
---------- Begin Simulation Statistics ----------
final_tick                               1316279205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702440                       # Number of bytes of host memory used
host_op_rate                                    60372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23866.18                       # Real time elapsed on the host
host_tick_rate                               55152495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436645844                       # Number of instructions simulated
sim_ops                                    1440849585                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.316279                       # Number of seconds simulated
sim_ticks                                1316279205000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.167211                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185319718                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212602555                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19958669                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        275945904                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21166479                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22553199                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1386720                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351889661                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188446                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100249                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10941051                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548409                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32418835                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61967538                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316568775                       # Number of instructions committed
system.cpu0.commit.committedOps            1318672344                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2352605537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560516                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.270580                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1675876346     71.23%     71.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    417246482     17.74%     88.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    101812516      4.33%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86468579      3.68%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25017556      1.06%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5396982      0.23%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6588408      0.28%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1779833      0.08%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32418835      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2352605537                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143591                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273940397                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172511                       # Number of loads committed
system.cpu0.commit.membars                    4203725                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203731      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742076475     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272752     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186478     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318672344                       # Class of committed instruction
system.cpu0.commit.refs                     558459258                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316568775                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318672344                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.994347                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.994347                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            446641166                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9071588                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180686819                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1414610115                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               928273763                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975603494                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10951676                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13263627                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6233755                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351889661                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240132359                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1429194893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5245372                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1440514301                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 233                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39938606                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134018                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         918539228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206486197                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.548622                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2367703854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.609290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891272                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1344443182     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               761509785     32.16%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146815463      6.20%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92031413      3.89%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13827407      0.58%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4750301      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   93628      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101024      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2131651      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2367703854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      257991326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11051344                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335030376                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.520269                       # Inst execution rate
system.cpu0.iew.exec_refs                   590150149                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155555165                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              362145757                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436139201                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106486                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9465784                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           156238412                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1380571332                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434594984                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8272035                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1366068534                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1926049                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11463487                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10951676                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15769145                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       209412                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25050722                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71620                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10239                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4415337                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30966690                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2951654                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10239                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       755641                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10295703                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                617898391                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1352771866                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831129                       # average fanout of values written-back
system.cpu0.iew.wb_producers                513553014                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515205                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1352900477                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1677674520                       # number of integer regfile reads
system.cpu0.int_regfile_writes              872240402                       # number of integer regfile writes
system.cpu0.ipc                              0.501417                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.501417                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205601      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            762445133     55.48%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848594      0.86%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100408      0.15%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440028678     32.02%     88.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153712106     11.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1374340570                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2976754                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002166                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 544721     18.30%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1978345     66.46%     84.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               453686     15.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1373111671                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5119566261                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1352771816                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1442479507                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1374260898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1374340570                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310434                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61898903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           204616                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           734                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27728895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2367703854                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580453                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.832686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1373268058     58.00%     58.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          720452881     30.43%     88.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196772044      8.31%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59658516      2.52%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11333592      0.48%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2910138      0.12%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1952588      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1080829      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             275208      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2367703854                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523420                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20183376                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1450895                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436139201                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          156238412                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1887                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2625695180                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6863231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              394454582                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845210820                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14279904                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               941802805                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14008127                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24533                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1719353054                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1401932472                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          914478463                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                967061416                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24253389                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10951676                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52980289                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69267576                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1719353010                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        453086                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5878                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31971776                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5878                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3700802521                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2776408427                       # The number of ROB writes
system.cpu0.timesIdled                       33428228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1854                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.264150                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20713283                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24876592                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2774865                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30824863                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1062875                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1077581                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14706                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35364911                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47899                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1974634                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121460                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3760954                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300655                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15510999                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120077069                       # Number of instructions committed
system.cpu1.commit.committedOps             122177241                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    464223298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.263186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.025332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    414694215     89.33%     89.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24488678      5.28%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8646230      1.86%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6889271      1.48%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2033148      0.44%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1068316      0.23%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2330916      0.50%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       311570      0.07%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3760954      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    464223298                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798275                       # Number of function calls committed.
system.cpu1.commit.int_insts                116614186                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177790                       # Number of loads committed
system.cpu1.commit.membars                    4200118                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200118      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76675578     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277787     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023614      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122177241                       # Class of committed instruction
system.cpu1.commit.refs                      41301413                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120077069                       # Number of Instructions Simulated
system.cpu1.committedOps                    122177241                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.899676                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.899676                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            370899428                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               850899                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19689851                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144687575                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22711129                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67295836                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1976144                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2049273                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4570519                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35364911                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21458944                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    441174628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               244893                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     149837087                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5552750                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075524                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23502052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21776158                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.319986                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         467453056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.744960                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               370042187     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62061943     13.28%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20240308      4.33%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11638248      2.49%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2931220      0.63%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  479912      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   58955      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     276      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           467453056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         808586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2051998                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30446902                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283089                       # Inst execution rate
system.cpu1.iew.exec_refs                    44993968                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11514581                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              308555182                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34232147                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100709                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2354534                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11807405                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137644175                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33479387                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2114522                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132559940                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1846659                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6668044                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1976144                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10781561                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        87247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          864761                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28211                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2062                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14594                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4054357                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       683782                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2062                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545217                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1506781                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75600384                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131283239                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851245                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64354413                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280363                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131344861                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168341070                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88304887                       # number of integer regfile writes
system.cpu1.ipc                              0.256432                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.256432                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200214      3.12%      3.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84841606     63.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36176446     26.86%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9456048      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134674462                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2756171                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020465                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 535414     19.43%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1805353     65.50%     84.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               415402     15.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133230405                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         739750919                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131283227                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153112636                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131343102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134674462                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301073                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15466933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           192794                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           418                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6315485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    467453056                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.769865                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384600356     82.28%     82.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52275284     11.18%     93.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19497166      4.17%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5234700      1.12%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3680811      0.79%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             752765      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             816282      0.17%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             449551      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             146141      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      467453056                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.287605                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13469003                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1255277                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34232147                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11807405                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       468261642                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2164280711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              335247446                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81696784                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14594044                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26555203                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4555346                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38145                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180622261                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142127875                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95679080                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67130104                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17390392                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1976144                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36525831                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13982296                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180622249                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18328                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28253524                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   598150415                       # The number of ROB reads
system.cpu1.rob.rob_writes                  278615419                       # The number of ROB writes
system.cpu1.timesIdled                          18154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11717175                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6443                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11796306                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                359034                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14700149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29305000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       192220                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       143801                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71985966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6717266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143973058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6861067                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11720815                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3930812                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10673902                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2978462                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2978460                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11720815                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           391                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44004275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44004275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1192325568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1192325568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              552                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14700286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14700286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14700286                       # Request fanout histogram
system.membus.respLayer1.occupancy        76227607516                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         49092609889                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       686323600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   677078378.392081                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1533218500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1312847587000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3431618000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201271493                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201271493                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201271493                       # number of overall hits
system.cpu0.icache.overall_hits::total      201271493                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38860865                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38860865                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38860865                       # number of overall misses
system.cpu0.icache.overall_misses::total     38860865                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 556593585997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 556593585997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 556593585997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 556593585997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240132358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240132358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240132358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240132358                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161831                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161831                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161831                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161831                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14322.727659                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14322.727659                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14322.727659                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14322.727659                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2866                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.280702                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36949270                       # number of writebacks
system.cpu0.icache.writebacks::total         36949270                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1911562                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1911562                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1911562                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1911562                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36949303                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36949303                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36949303                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36949303                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 495349093999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 495349093999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 495349093999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 495349093999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153871                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153871                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153871                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153871                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13406.182357                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13406.182357                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13406.182357                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13406.182357                       # average overall mshr miss latency
system.cpu0.icache.replacements              36949270                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201271493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201271493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38860865                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38860865                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 556593585997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 556593585997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240132358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240132358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161831                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161831                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14322.727659                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14322.727659                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1911562                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1911562                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36949303                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36949303                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 495349093999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 495349093999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153871                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153871                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13406.182357                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13406.182357                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238220588                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36949270                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.447234                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        517214018                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       517214018                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    504918727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       504918727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    504918727                       # number of overall hits
system.cpu0.dcache.overall_hits::total      504918727                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50851388                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50851388                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50851388                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50851388                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1634259222210                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1634259222210                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1634259222210                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1634259222210                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555770115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555770115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555770115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555770115                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091497                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091497                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091497                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091497                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32137.947193                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32137.947193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32137.947193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32137.947193                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12204385                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       313620                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           249443                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3585                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.926548                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.481172                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32413482                       # number of writebacks
system.cpu0.dcache.writebacks::total         32413482                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19349081                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19349081                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19349081                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19349081                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31502307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31502307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31502307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31502307                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 625948223253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 625948223253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 625948223253                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 625948223253                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056682                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056682                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056682                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056682                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19869.916932                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19869.916932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19869.916932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19869.916932                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32413482                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    370280621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      370280621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34306862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34306862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 879781891500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 879781891500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404587483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404587483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.084795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25644.487435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25644.487435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7433230                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7433230                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26873632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26873632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 437765194500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 437765194500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16289.766657                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16289.766657                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134638106                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134638106                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16544526                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16544526                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 754477330710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 754477330710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182632                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182632                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.109434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.109434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45602.837501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45602.837501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11915851                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11915851                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4628675                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4628675                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 188183028753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 188183028753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030616                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030616                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40655.917461                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40655.917461                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1795                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1795                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    155920500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    155920500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459314                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459314                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 86863.788301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 86863.788301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       965500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       965500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003838                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003838                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3688                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3688                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       922500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       922500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5241.477273                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5241.477273                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       746500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       746500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4241.477273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4241.477273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188217                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188217                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912032                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912032                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93582285000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93582285000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434249                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434249                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102608.554305                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102608.554305                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912032                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912032                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92670253000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92670253000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434249                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434249                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101608.554305                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101608.554305                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999389                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538527314                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32414098                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.613984                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999389                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148170402                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148170402                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36316778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29010293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20999                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              558866                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65906936                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36316778                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29010293                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20999                       # number of overall hits
system.l2.overall_hits::.cpu1.data             558866                       # number of overall hits
system.l2.overall_hits::total                65906936                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            632525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3402404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2036689                       # number of demand (read+write) misses
system.l2.demand_misses::total                6077669                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           632525                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3402404                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6051                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2036689                       # number of overall misses
system.l2.overall_misses::total               6077669                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  50998641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 321461729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    550151500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 213394189499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     586404711499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  50998641000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 321461729500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    550151500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 213394189499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    586404711499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36949303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32412697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2595555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71984605                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36949303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32412697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2595555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71984605                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.017119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.104971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.223697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.784683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084430                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.017119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.104971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.223697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.784683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084430                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80627.075610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94480.764042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90919.104280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104775.048866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96485.134597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80627.075610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94480.764042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90919.104280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104775.048866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96485.134597                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8264092                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3930811                       # number of writebacks
system.l2.writebacks::total                   3930811                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         466155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         272922                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              739194                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        466155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        272922                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             739194                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       632449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2936249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1763767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5338475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       632449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2936249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1763767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9721843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15060318                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  44669626500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 256679230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    488192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 171779498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 473616546500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  44669626500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 256679230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    488192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 171779498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 780979616621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1254596163121                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.017117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.090589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.222181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.679534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.017117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.090589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.222181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.679534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209216                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70629.610451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87417.392054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81229.950083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97393.532139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88717.573183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70629.610451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87417.392054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81229.950083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97393.532139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80332.465420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83304.759111                       # average overall mshr miss latency
system.l2.replacements                       21057289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7578489                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7578489                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      7578490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7578490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     64217985                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64217985                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64217985                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64217985                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9721843                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9721843                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 780979616621                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 780979616621                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80332.465420                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80332.465420                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.893617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.619048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.808824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2130.952381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1627.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       846500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       254500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.893617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.619048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.808824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20154.761905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19576.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20018.181818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       124500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       123000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       247500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17785.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 19038.461538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       146500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       249000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 24416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22636.363636                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3545133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           192328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3737461                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1994393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3388611                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 199573995500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149536077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  349110072500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5539526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7126072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.360030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100067.537090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107254.444427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103024.534979                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       288946                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       166132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           455078                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1705447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1228086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2933533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 159253574000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122273796500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 281527370500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.307869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.774063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.411662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93379.374440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99564.522761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95968.707528                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36316778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36337777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       632525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           638576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  50998641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    550151500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  51548792500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36949303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36976353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.017119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.223697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80627.075610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90919.104280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80724.600517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       632449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       638459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  44669626500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    488192000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45157818500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.017117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.222181                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70629.610451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81229.950083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70729.394527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25465160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       366538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25831698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1408011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       642471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2050482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 121887734000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63858112499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 185745846499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26873171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1009009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27882180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.052395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.636735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86567.316591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99394.544655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90586.431141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       177209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       106790                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       283999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1230802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       535681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1766483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  97425656000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49505701500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 146931357500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.530898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79156.237965                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92416.384938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83177.340229                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          114                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               301                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          398                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          188                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             586                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7004000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5564000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12568000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          585                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           887                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.680342                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.622517                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.660654                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17597.989950                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29595.744681                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21447.098976                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          118                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          198                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          280                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          388                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5516998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2134499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7651497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.478632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.357616                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.437430                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19703.564286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19763.879630                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19720.353093                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   152402830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21057785                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.237363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.450045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.741878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.590743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.883040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.315659                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.348682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1171314249                       # Number of tag accesses
system.l2.tags.data_accesses               1171314249                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      40476736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     189402432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        384640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     114294144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    596195648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          940753600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     40476736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       384640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40861376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251571968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251571968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         632449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2959413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1785846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9315557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14699275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3930812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3930812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30750874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        143892292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           292218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86831231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    452940110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             714706725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30750874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       292218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31043092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191123560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191123560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191123560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30750874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       143892292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          292218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86831231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    452940110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            905830285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3735922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    632449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2748588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1768042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9310433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004098174500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27761299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3517968                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14699275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3930812                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14699275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3930812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 233753                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                194890                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            762986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            780234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            775209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            768855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1324756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1107568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1278437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            790915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            785665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            766251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           781714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           755120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1005465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           758505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1067065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           956777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           250086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 468273807958                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                72327610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            739502345458                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32371.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51121.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10853058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1750246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14699275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3930812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3374469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3129300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3070637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1662454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1385202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1027335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  295391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  216468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  151567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  37839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 257046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5598105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.085981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.440162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.478746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1835254     32.78%     32.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2648585     47.31%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       494178      8.83%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       234442      4.19%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75107      1.34%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41075      0.73%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34327      0.61%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26901      0.48%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       208236      3.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5598105                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.808888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.449402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    300.428269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230305    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.221167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.704316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207305     90.01%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1994      0.87%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15794      6.86%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3995      1.73%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              916      0.40%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              193      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              925793408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14960192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239097408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               940753600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251571968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       703.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    714.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1316279191000                       # Total gap between requests
system.mem_ctrls.avgGap                      70653.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     40476736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    175909632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       384640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    113154688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    595867712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239097408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30750874.013845715672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133641579.485410153866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 292217.637822516495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85965566.857071176171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 452690971.441731452942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181646422.044629961252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       632449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2959413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1785846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9315557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3930812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  18620819988                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 136191004401                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    235095992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97835873795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 486619551282                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31637127895471                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29442.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46019.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39117.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54784.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52237.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8048496.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19198296180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10204117440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         49098652680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9797214420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     103905506640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     310127564790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     244291160160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       746622512310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.221992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 631602110889                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43953260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 640723834111                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20772244920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11040691035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54185174400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9704167920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103905506640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     441899279010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     133325506080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       774832570005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.653659                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 341320880609                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43953260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 931005064391                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13033816560.240963                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   64253545630.937187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        61000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 516362330500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   234472430500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1081806774500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21423334                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21423334                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21423334                       # number of overall hits
system.cpu1.icache.overall_hits::total       21423334                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35610                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35610                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35610                       # number of overall misses
system.cpu1.icache.overall_misses::total        35610                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1027372000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1027372000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1027372000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1027372000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21458944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21458944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21458944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21458944                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001659                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001659                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001659                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001659                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28850.659927                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28850.659927                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28850.659927                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28850.659927                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   128.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27018                       # number of writebacks
system.cpu1.icache.writebacks::total            27018                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8560                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8560                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8560                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8560                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27050                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27050                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27050                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27050                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    823163000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    823163000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    823163000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    823163000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001261                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001261                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001261                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001261                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30431.164510                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30431.164510                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30431.164510                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30431.164510                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27018                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21423334                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21423334                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1027372000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1027372000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21458944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21458944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001659                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001659                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28850.659927                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28850.659927                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8560                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8560                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27050                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27050                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    823163000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    823163000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30431.164510                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30431.164510                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991659                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18056976                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27018                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           668.331335                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341752500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991659                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42944938                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42944938                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32983250                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32983250                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32983250                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32983250                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8333989                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8333989                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8333989                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8333989                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 690168206088                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 690168206088                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 690168206088                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 690168206088                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41317239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41317239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41317239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41317239                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201707                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201707                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201707                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201707                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82813.668951                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82813.668951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82813.668951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82813.668951                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6463546                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       291440                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96889                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3873                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.710834                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.249161                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2595647                       # number of writebacks
system.cpu1.dcache.writebacks::total          2595647                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6511083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6511083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6511083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6511083                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1822906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1822906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1822906                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1822906                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 148443951669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 148443951669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 148443951669                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 148443951669                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044120                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044120                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044120                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044120                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81432.587127                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81432.587127                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81432.587127                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81432.587127                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2595647                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27450673                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27450673                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4843384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4843384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 347404481000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 347404481000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32294057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32294057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71727.635265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71727.635265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3834122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3834122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1009262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1009262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69858382500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69858382500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69217.291942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69217.291942                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5532577                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5532577                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3490605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3490605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 342763725088                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 342763725088                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9023182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9023182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.386849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.386849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98196.079215                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98196.079215                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2676961                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2676961                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813644                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813644                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78585569169                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78585569169                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090173                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090173                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96584.709245                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96584.709245                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          108                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3766000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3766000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.219067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.219067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34870.370370                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34870.370370                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.091278                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091278                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62844.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62844.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       688000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       688000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.236486                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.236486                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6552.380952                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6552.380952                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.236486                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.236486                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5552.380952                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5552.380952                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326298                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326298                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773699                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773699                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76881646500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76881646500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368429                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368429                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99368.936111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99368.936111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773699                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773699                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76107947500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76107947500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98368.936111                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98368.936111                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.908197                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36902736                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2596495                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.212520                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341764000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.908197                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89432870                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89432870                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1316279205000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64859277                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11509301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64406927                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17126478                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14578377                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7126842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7126842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36976353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27882925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          887                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          887                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110847875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97241349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        81118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7788288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215958630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4729508608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4148875456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3460352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332236992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9214081408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        35637732                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251668928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        107623306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              100569556     93.45%     93.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6909090      6.42%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 144129      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    531      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          107623306                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143971946998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48648871764                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55425715967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3895945304                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40591467                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1440523461500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448674                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707496                       # Number of bytes of host memory used
host_op_rate                                   449966                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3531.02                       # Real time elapsed on the host
host_tick_rate                               35186493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584278129                       # Number of instructions simulated
sim_ops                                    1588838291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124244                       # Number of seconds simulated
sim_ticks                                124244256500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.696467                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39940904                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            40062507                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6970162                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         41137008                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21563                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36581                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15018                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41283123                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8962                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41575                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3563599                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21493002                       # Number of branches committed
system.cpu0.commit.bw_lim_events               280226                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         397951                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22682853                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74194321                       # Number of instructions committed
system.cpu0.commit.committedOps              74370419                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    234659998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.316928                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.788291                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    193327901     82.39%     82.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     17856495      7.61%     90.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15783046      6.73%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7105804      3.03%     99.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       203709      0.09%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        56485      0.02%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        32973      0.01%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13359      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       280226      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    234659998                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27633607                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46741                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70492755                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11809486                       # Number of loads committed
system.cpu0.commit.membars                     283161                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       283356      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40967584     55.09%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2542      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66991      0.09%     55.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        103265      0.14%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35867      0.05%     60.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443596      4.63%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1560617      2.10%     67.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3922157      5.27%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290444     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285494     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74370419                       # Class of committed instruction
system.cpu0.commit.refs                      26058712                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74194321                       # Number of Instructions Simulated
system.cpu0.committedOps                     74370419                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.308749                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.308749                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            148971475                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3408029                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32017087                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111548746                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33732705                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50149078                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3566673                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3529204                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3614336                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   41283123                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22354311                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    205367223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2936517                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     127932134                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 671                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3689                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13947602                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168166                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27688781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39962467                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.521129                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         240034267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.534265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               164685077     68.61%     68.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31404606     13.08%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36376230     15.15%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6937364      2.89%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  361787      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21660      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   79218      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  104701      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   63624      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           240034267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26468093                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16670406                       # number of floating regfile writes
system.cpu0.idleCycles                        5456085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3592309                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26923400                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.356041                       # Inst execution rate
system.cpu0.iew.exec_refs                    29322840                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14309438                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15247431                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15051973                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            145414                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5981484                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14455105                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97024444                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15013402                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4313699                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87404632                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                124057                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             58160842                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3566673                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             58322241                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       352311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5266                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1421                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3242487                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       205890                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1421                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        87728                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3504581                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53608835                       # num instructions consuming a value
system.cpu0.iew.wb_count                     86489716                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.707223                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 37913421                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.352314                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      86505016                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107478219                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28466339                       # number of integer regfile writes
system.cpu0.ipc                              0.302229                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.302229                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           285693      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50003616     54.52%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2869      0.00%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  631      0.00%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71315      0.08%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3637736      3.97%     58.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             173602      0.19%     59.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35889      0.04%     59.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443932      3.75%     62.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4408969      4.81%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2912385      3.18%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3935798      4.29%     75.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12466151     13.59%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10339744     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91718330                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34896682                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70185555                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30637082                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46344635                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     460164                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005017                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  32151      6.99%      6.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%      6.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.01%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      7.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  230      0.05%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1510      0.33%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14190      3.08%     10.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              286758     62.32%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 98653     21.44%     94.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9939      2.16%     96.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13519      2.94%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3135      0.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56996119                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         354520198                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55852634                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73335326                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96536865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91718330                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             487579                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22654109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           774661                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         89628                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9552562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    240034267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.382105                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.738826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          177939928     74.13%     74.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38514294     16.05%     90.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18502010      7.71%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4457487      1.86%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             416973      0.17%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             105423      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              66783      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19102      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              12267      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      240034267                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.373613                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4163018                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3511701                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15051973                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14455105                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11842985                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7057669                       # number of misc regfile writes
system.cpu0.numCycles                       245490352                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2998161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               79428675                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38483139                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5306676                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38997987                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18918917                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               180832                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            166696807                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             110043940                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62903563                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 48237254                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30697937                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3566673                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50406135                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24420491                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44710601                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       121986206                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19397543                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            102927                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22873001                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        103694                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   331415299                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199481531                       # The number of ROB writes
system.cpu0.timesIdled                          67972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1759                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.783090                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               40266050                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            40353581                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7063729                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41325198                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17457                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25074                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7617                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41445552                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3728                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41554                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3605799                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21370517                       # Number of branches committed
system.cpu1.commit.bw_lim_events               264317                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         405818                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22961921                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73437964                       # Number of instructions committed
system.cpu1.commit.committedOps              73618287                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233684810                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.315032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.782100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    192637172     82.43%     82.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17665643      7.56%     89.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15846004      6.78%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7081359      3.03%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        99464      0.04%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        52320      0.02%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27150      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11381      0.00%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       264317      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233684810                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27642497                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29765                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69733819                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11716990                       # Number of loads committed
system.cpu1.commit.membars                     289665                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       289665      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40638779     55.20%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            436      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         68808      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        105583      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36743      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444391      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1466508      1.99%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3580210      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292036     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287230     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73618287                       # Class of committed instruction
system.cpu1.commit.refs                      25625984                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73437964                       # Number of Instructions Simulated
system.cpu1.committedOps                     73618287                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.287397                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.287397                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            148392338                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3458783                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32162411                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             111175933                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                33453544                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50086787                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3608075                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3600564                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3577960                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41445552                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22690599                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    204874400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3001267                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     127870096                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          791                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               14132138                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.171674                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27177346                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          40283507                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.529659                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         239118704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.536266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.890084                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               164007914     68.59%     68.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30923100     12.93%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36652093     15.33%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6903984      2.89%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  352986      0.15%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17448      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   95566      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  105537      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60076      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           239118704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26453148                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                16708420                       # number of floating regfile writes
system.cpu1.idleCycles                        2301029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3633469                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26863298                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.359314                       # Inst execution rate
system.cpu1.iew.exec_refs                    28915350                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13966527                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15460693                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             14981019                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            150229                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6055063                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14116411                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96550433                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             14948823                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4377617                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86745473                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                128441                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             57438517                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3608075                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             57599289                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       329378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1286                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          859                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3264029                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       207417                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           859                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80939                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3552530                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53453844                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85821821                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.705864                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37731153                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.355488                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85834335                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               106461689                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28147374                       # number of integer regfile writes
system.cpu1.ipc                              0.304192                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.304192                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           291164      0.32%      0.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49756060     54.60%     54.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 454      0.00%     54.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     54.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73545      0.08%     55.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620548      3.97%     58.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             178832      0.20%     59.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36756      0.04%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444621      3.78%     62.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4471136      4.91%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2816249      3.09%     70.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3587601      3.94%     74.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12501824     13.72%     88.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10344108     11.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              91123090                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               34991407                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           70415502                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     30667476                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46693035                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     451322                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004953                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  31498      6.98%      6.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      6.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    2      0.00%      6.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  252      0.06%      7.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1257      0.28%      7.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                13498      2.99%     10.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              287780     63.76%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98038     21.72%     95.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1749      0.39%     96.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13958      3.09%     99.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3289      0.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              56291841                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         352217517                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55154345                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72790394                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96047395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 91123090                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             503038                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22932146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           816813                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         97220                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9769091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    239118704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.381079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735422                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          177296734     74.15%     74.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38319847     16.03%     90.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18564395      7.76%     97.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4392885      1.84%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             362881      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              88429      0.04%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              63620      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              18895      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11018      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      239118704                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.377447                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4156251                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3512464                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            14981019                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14116411                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11843246                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7063231                       # number of misc regfile writes
system.cpu1.numCycles                       241419733                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     6991235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               78975290                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38180200                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5257913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38725949                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18851539                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               183368                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            166164484                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             109705250                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           62887664                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48134028                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30317013                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3608075                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49932700                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24707464                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         45052497                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       121111987                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      19742662                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            108100                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22470749                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        108893                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   329989533                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198595088                       # The number of ROB writes
system.cpu1.timesIdled                          27865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4853640                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                47521                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5047369                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                216                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                130855                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4874604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9708984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        73561                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44111                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3518085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2840962                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7034987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2885073                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4527112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2425565                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2409312                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5957                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3458                       # Transaction distribution
system.membus.trans_dist::ReadExReq            337496                       # Transaction distribution
system.membus.trans_dist::ReadExResp           337462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4527115                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14573558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14573558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    466568896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               466568896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7684                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4874107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4874107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4874107                       # Request fanout histogram
system.membus.respLayer1.occupancy        25050184508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20501284273                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   124244256500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   124244256500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                786                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          393                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3814954.198473                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27680235.501367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    531193000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            393                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   122744979500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1499277000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22280620                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22280620                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22280620                       # number of overall hits
system.cpu0.icache.overall_hits::total       22280620                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73689                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73689                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73689                       # number of overall misses
system.cpu0.icache.overall_misses::total        73689                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4574114498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4574114498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4574114498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4574114498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22354309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22354309                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22354309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22354309                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003296                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003296                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003296                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003296                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62073.233427                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62073.233427                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62073.233427                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62073.233427                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3261                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.482759                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67677                       # number of writebacks
system.cpu0.icache.writebacks::total            67677                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6011                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6011                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67678                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67678                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67678                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67678                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4203999500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4203999500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4203999500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4203999500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003028                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62117.667484                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62117.667484                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62117.667484                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62117.667484                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67677                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22280620                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22280620                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73689                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73689                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4574114498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4574114498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22354309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22354309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62073.233427                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62073.233427                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67678                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67678                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4203999500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4203999500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62117.667484                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62117.667484                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22348504                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67709                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           330.066963                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44776295                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44776295                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16379411                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16379411                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16379411                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16379411                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11952439                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11952439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11952439                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11952439                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 773961896677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 773961896677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 773961896677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 773961896677                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28331850                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28331850                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28331850                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28331850                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.421873                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.421873                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.421873                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.421873                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64753.469704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64753.469704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64753.469704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64753.469704                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     31648102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1227                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           483550                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.449492                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   111.545455                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1727965                       # number of writebacks
system.cpu0.dcache.writebacks::total          1727965                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10247400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10247400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10247400                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10247400                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1705039                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1705039                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1705039                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1705039                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 135435983150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 135435983150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 135435983150                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 135435983150                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060181                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79432.777285                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79432.777285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79432.777285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79432.777285                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1727965                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11525369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11525369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2670091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2670091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 158101646000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 158101646000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14195460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14195460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.188095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.188095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59212.081536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59212.081536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1898449                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1898449                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       771642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       771642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  57483513500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  57483513500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.054358                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.054358                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74495.055350                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74495.055350                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4854042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4854042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9282348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9282348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 615860250677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 615860250677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14136390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14136390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.656628                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.656628                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66347.464098                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66347.464098                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8348951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8348951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933397                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933397                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77952469650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77952469650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066028                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066028                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83514.806294                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83514.806294                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71375                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71375                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          988                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          988                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45680000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45680000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013653                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013653                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46234.817814                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46234.817814                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          558                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          558                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      8661500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8661500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005942                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005942                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20143.023256                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20143.023256                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1825                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1825                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12929500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12929500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71196                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71196                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025633                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025633                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7084.657534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7084.657534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1825                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1825                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025633                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025633                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6092.328767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6092.328767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       294000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       294000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       280000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       280000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        10018                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          10018                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31557                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31557                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2994902337                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2994902337                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41575                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41575                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.759038                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.759038                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 94904.532655                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 94904.532655                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           12                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           12                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31545                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31545                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2963345337                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2963345337                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.758749                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.758749                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 93940.254779                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 93940.254779                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950170                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18270540                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1733982                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.536753                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998443                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998443                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         58767918                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        58767918                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               26828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              438201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12860                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              435823                       # number of demand (read+write) hits
system.l2.demand_hits::total                   913712                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              26828                       # number of overall hits
system.l2.overall_hits::.cpu0.data             438201                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12860                       # number of overall hits
system.l2.overall_hits::.cpu1.data             435823                       # number of overall hits
system.l2.overall_hits::total                  913712                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1288388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1242246                       # number of demand (read+write) misses
system.l2.demand_misses::total                2589111                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40850                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1288388                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17627                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1242246                       # number of overall misses
system.l2.overall_misses::total               2589111                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3804404977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130636105033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1704746969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 127382982481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     263528239460                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3804404977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130636105033                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1704746969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 127382982481                       # number of overall miss cycles
system.l2.overall_miss_latency::total    263528239460                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1726589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1678069                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3502823                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1726589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1678069                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3502823                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.603593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.746204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.578181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.740283                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.739150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.603593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.746204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.578181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.740283                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.739150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93131.088788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101395.002928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96712.257843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102542.477481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101783.291431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93131.088788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101395.002928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96712.257843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102542.477481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101783.291431                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             520545                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23132                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.503242                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2708429                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2425564                       # number of writebacks
system.l2.writebacks::total                   2425564                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         664979                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         629776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1295847                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        664979                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        629776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1295847                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       623409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       612470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1293264                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       623409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       612470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3617382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4910646                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3355969478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68138786538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1503896469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  67269322991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 140267975476                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3355969478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68138786538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1503896469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  67269322991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 369674139562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 509942115038                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.593383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.361064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.565028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.364985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.369206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.593383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.361064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.565028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.364985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.401911                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83567.057895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109300.293287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87303.870254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109832.845676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108460.434587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83567.057895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109300.293287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87303.870254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109832.845676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102193.835089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103844.201972                       # average overall mshr miss latency
system.l2.replacements                        7651732                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2450530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2450530                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2450531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2450531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       993670                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           993670                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       993670                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       993670                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3617382                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3617382                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 369674139562                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 369674139562                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102193.835089                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102193.835089                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             168                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  310                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           607                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           807                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1414                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1303499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1682500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2985999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.783226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.850369                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.820186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2147.444811                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2084.882280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2111.739038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          801                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1403                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12421999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     16195499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     28617498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.776774                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.844046                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.813805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20634.549834                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20219.099875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20397.361368                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          183                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              344                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       309500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       238000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       547500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            434                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.828054                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.755869                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.792627                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1691.256831                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1478.260870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1591.569767                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          158                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          341                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3695000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6874000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.828054                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.741784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20191.256831                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20120.253165                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20158.357771                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           141562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280846                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         818588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         781680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1600268                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77613116737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74891590748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152504707485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       960150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1881114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.852563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.848763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94813.406423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95808.503157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95299.479515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       654877                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       623586                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1278463                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       163711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       158094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         321805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20315749738                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19796619248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40112368986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.170506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.171661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.171072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 124095.202754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125220.560224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124648.060117                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         26828                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              39688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3804404977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1704746969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5509151946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.603593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.578181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.595701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93131.088788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96712.257843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94210.577595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          691                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          401                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1092                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3355969478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1503896469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4859865947                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.593383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.565028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.584577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83567.057895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87303.870254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84688.785345                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       296639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       296539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            593178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       469800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       460566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          930366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  53022988296                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52491391733                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 105514380029                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       766439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       757105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.612965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.608325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112862.895479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113971.486677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113411.689624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       459698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       454376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       914074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47823036800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47472703743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95295740543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.599784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.600149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.599966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104031.422369                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104478.897968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104253.857503                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                51                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             181                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5558000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       375000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5933000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          193                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           232                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.782383                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.780172                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 36807.947020                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        12500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32779.005525                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1061495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       495500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1556995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.264249                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.641026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.327586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20813.627451                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19820                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20486.776316                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999973                       # Cycle average of tags in use
system.l2.tags.total_refs                     9223213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7651947                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.205342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.465874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.150295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.030849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.085787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.954668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    48.312500                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.179154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.754883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63247251                       # Number of tag accesses
system.l2.tags.data_accesses                 63247251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2570368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40438848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1102464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39681408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    227539712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          311332800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2570368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1102464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3672832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155236160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155236160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         631857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         620022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3555308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4864575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2425565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2425565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20688023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        325478611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8873360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        319382232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1831390186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2505812412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20688023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8873360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29561383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1249443350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1249443350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1249443350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20688023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       325478611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8873360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       319382232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1831390186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3755255761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2420860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    623795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    614050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3552705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004621509750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       147139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       147139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8162202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2286625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4864577                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2425565                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4864577                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2425565                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16643                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4705                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            289373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            294878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            326902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            338267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            332768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            347030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            292517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            283179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            283939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           286897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           290395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           319728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           286143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           278927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            152023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149110                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 251053318931                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24239670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            341952081431                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51785.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70535.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3917315                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2134013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4864577                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2425565                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  500549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  577808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  729716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  501221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  330577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  290957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  254548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  232358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  211535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  191392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 192560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 314385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 250061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 103889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  44671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  55647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 123449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 151090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 211569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 290455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 284290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 204950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 167988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1217465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.106755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.888540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.019677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       219155     18.00%     18.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       583650     47.94%     65.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59985      4.93%     70.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36534      3.00%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12422      1.02%     74.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8170      0.67%     75.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7006      0.58%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9229      0.76%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       281314     23.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1217465                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       147139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.947736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.723923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    289.769592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       147123     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        147139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       147139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.452891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.153765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           124071     84.32%     84.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1202      0.82%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9603      6.53%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6399      4.35%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3410      2.32%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1582      1.08%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              654      0.44%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              190      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        147139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310267776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1065152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154935168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               311332928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155236160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2497.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1247.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2505.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1249.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124244257000                       # Total gap between requests
system.mem_ctrls.avgGap                      17042.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2570112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39922880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1102464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39299200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    227373120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154935168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20685962.252106197178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 321325758.828940331936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8873359.872373657301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 316305969.443344056606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1830049343.166217088699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1247020766.710451602936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       631857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       620022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3555309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2425565                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1685338423                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41991789930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    783398791                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41588763945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 255902790342                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3154054036656                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41962.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66457.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45477.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67076.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71977.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1300337.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4106535300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2182675275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16552076520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6255433980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9807810480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53951935260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2276586240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        95133053055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        765.693769                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5227541213                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4148820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 114867895287                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4586186220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2437604400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18062172240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6381465660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9807810480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53995895940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2239566720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97510701660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.830659                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5132586773                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4148820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 114962849727                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1146                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          574                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6157974.738676                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10982797.875153                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          574    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     49106500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            574                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120709579000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3534677500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22657626                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22657626                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22657626                       # number of overall hits
system.cpu1.icache.overall_hits::total       22657626                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32973                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32973                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32973                       # number of overall misses
system.cpu1.icache.overall_misses::total        32973                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2071072000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2071072000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2071072000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2071072000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22690599                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22690599                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22690599                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22690599                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001453                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001453                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001453                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001453                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62811.148515                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62811.148515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62811.148515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62811.148515                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1319                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.638889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30487                       # number of writebacks
system.cpu1.icache.writebacks::total            30487                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2486                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2486                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2486                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2486                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30487                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30487                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1895412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1895412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1895412000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1895412000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001344                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001344                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001344                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001344                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62171.154918                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62171.154918                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62171.154918                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62171.154918                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30487                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22657626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22657626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32973                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32973                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2071072000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2071072000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22690599                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22690599                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001453                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001453                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62811.148515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62811.148515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2486                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2486                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1895412000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1895412000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62171.154918                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62171.154918                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26081521                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30519                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           854.599463                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45411685                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45411685                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16232641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16232641                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16232641                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16232641                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11676731                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11676731                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11676731                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11676731                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 756732292575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 756732292575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 756732292575                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 756732292575                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     27909372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27909372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     27909372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27909372                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418380                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418380                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418380                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418380                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64806.861833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64806.861833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64806.861833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64806.861833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     30622278                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           456272                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.114085                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   116.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1677384                       # number of writebacks
system.cpu1.dcache.writebacks::total          1677384                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10022159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10022159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10022159                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10022159                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1654572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1654572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1654572                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1654572                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 131956589999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 131956589999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 131956589999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 131956589999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059284                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059284                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059284                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059284                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79752.703418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79752.703418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79752.703418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79752.703418                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1677384                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11439799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11439799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2675300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2675300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 157593948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 157593948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14115099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14115099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.189535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.189535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58907.019213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58907.019213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1913966                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1913966                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       761334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       761334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  56917318500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  56917318500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.053938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.053938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74759.985105                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74759.985105                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4792842                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4792842                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9001431                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9001431                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 599138344075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 599138344075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.652548                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.652548                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66560.344025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66560.344025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8108193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8108193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75039271499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75039271499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064754                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064754                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84008.149563                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84008.149563                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        73576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        73576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          680                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          680                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28278000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28278000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        74256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        74256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009158                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009158                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41585.294118                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41585.294118                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          587                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          587                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24132500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24132500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007905                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007905                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 41111.584327                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41111.584327                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        71354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        71354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12098500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12098500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        73104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        73104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.023938                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.023938                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6913.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6913.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1748                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1748                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10359500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10359500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.023911                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.023911                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5926.487414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5926.487414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       131000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       131000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9408                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9408                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32146                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32146                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3083504837                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3083504837                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41554                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41554                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.773596                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.773596                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95921.882567                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95921.882567                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        32145                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        32145                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3051358837                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3051358837                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.773572                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.773572                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94924.835495                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94924.835495                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.840103                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18081290                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1684254                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.735489                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.840103                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57880797                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57880797                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 124244256500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1052981                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5226168                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5822687                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6258                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3550                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9808                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98165                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1534017                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          232                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       203032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5194612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5045770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10534875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8662656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    221091392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3902336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214749056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448405440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13495358                       # Total snoops (count)
system.tol2bus.snoopTraffic                 156086592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17002929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.177220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14033780     82.54%     82.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2925038     17.20%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44111      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17002929                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7023619761                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2605111684                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101794440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2530684668                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45938583                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
