#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff282bdf0 .scope module, "Counter" "Counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "out"
o0x7f2f9f360018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff289fbb0_0 .net "clk", 0 0, o0x7f2f9f360018;  0 drivers
v0x7ffff2899a50_0 .var "out", 31 0;
o0x7f2f9f360078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff28bbbf0_0 .net "rst", 0 0, o0x7f2f9f360078;  0 drivers
E_0x7ffff28561a0 .event posedge, v0x7ffff28bbbf0_0, v0x7ffff289fbb0_0;
S_0x7ffff2893c70 .scope module, "MAIN_tb" "MAIN_tb" 3 1;
 .timescale 0 0;
v0x7ffff28c5bb0_0 .var "RW", 0 0;
v0x7ffff28c5c70_0 .var "clk", 0 0;
v0x7ffff28c5d10_0 .var "dataIN", 31 0;
v0x7ffff28c5db0_0 .var "en", 0 0;
v0x7ffff28c5ea0_0 .var "rst", 0 0;
S_0x7ffff28bbd10 .scope module, "u_MAIN" "MAIN" 3 13, 4 1 0, S_0x7ffff2893c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "RW"
v0x7ffff28c38d0_0 .net "JPC", 31 0, v0x7ffff28c15d0_0;  1 drivers
v0x7ffff28c39b0_0 .net "OpA", 31 0, L_0x7ffff28c6390;  1 drivers
v0x7ffff28c3a70_0 .net "OpB", 31 0, L_0x7ffff28c6480;  1 drivers
v0x7ffff28c3b70_0 .net "PC", 31 0, v0x7ffff28c32a0_0;  1 drivers
v0x7ffff28c3c60_0 .net "RW", 0 0, v0x7ffff28c5bb0_0;  1 drivers
v0x7ffff28c3d50_0 .net *"_s10", 1 0, L_0x7ffff28c65c0;  1 drivers
v0x7ffff28c3e30_0 .net *"_s12", 1 0, L_0x7ffff28c66b0;  1 drivers
L_0x7f2f9f310018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffff28c3f10_0 .net/2s *"_s4", 1 0, L_0x7f2f9f310018;  1 drivers
L_0x7f2f9f310060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff28c3ff0_0 .net/2s *"_s6", 1 0, L_0x7f2f9f310060;  1 drivers
L_0x7f2f9f3100a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7ffff28c4160_0 .net/2s *"_s8", 1 0, L_0x7f2f9f3100a8;  1 drivers
v0x7ffff28c4240_0 .net "aluOP", 5 0, v0x7ffff28bd8a0_0;  1 drivers
v0x7ffff28c4300_0 .net "aluOut", 31 0, v0x7ffff28c22f0_0;  1 drivers
v0x7ffff28c43c0_0 .net "clk", 0 0, v0x7ffff28c5c70_0;  1 drivers
v0x7ffff28c44f0_0 .net "counter_address", 4 0, v0x7ffff28c35f0_0;  1 drivers
v0x7ffff28c45b0_0 .net "dataIN", 31 0, v0x7ffff28c5d10_0;  1 drivers
v0x7ffff28c4670_0 .net "dataMemLoad", 31 0, v0x7ffff28c0220_0;  1 drivers
v0x7ffff28c4730_0 .net "en", 0 0, v0x7ffff28c5db0_0;  1 drivers
v0x7ffff28c48e0_0 .net "imm_gen_inst", 31 0, v0x7ffff28bdc00_0;  1 drivers
v0x7ffff28c49d0_0 .net "instMemOUT", 31 0, v0x7ffff28c3430_0;  1 drivers
v0x7ffff28c4ae0_0 .net "jalEN", 0 0, v0x7ffff28bde10_0;  1 drivers
v0x7ffff28c4bd0_0 .net "jalrEN", 0 0, v0x7ffff28bded0_0;  1 drivers
v0x7ffff28c4cc0_0 .net "jump", 0 0, v0x7ffff28c19f0_0;  1 drivers
v0x7ffff28c4db0_0 .net "load_write", 31 0, v0x7ffff28bf940_0;  1 drivers
v0x7ffff28c4ec0_0 .net "memToReg", 0 0, v0x7ffff28bdf90_0;  1 drivers
v0x7ffff28c4f60_0 .net "memWrite", 0 0, v0x7ffff28be0e0_0;  1 drivers
v0x7ffff28c5050_0 .net "operandA", 0 0, v0x7ffff28be280_0;  1 drivers
v0x7ffff28c50f0_0 .net "operandB", 0 0, v0x7ffff28be340_0;  1 drivers
v0x7ffff28c5190_0 .net "rd", 4 0, L_0x7ffff28c6170;  1 drivers
v0x7ffff28c5280_0 .net "readWrite", 0 0, L_0x7ffff28c67a0;  1 drivers
v0x7ffff28c5320_0 .net "read_data1", 31 0, v0x7ffff28bc540_0;  1 drivers
v0x7ffff28c5430_0 .net "read_data2", 31 0, v0x7ffff28bc620_0;  1 drivers
v0x7ffff28c5540_0 .net "regWrite", 0 0, v0x7ffff28be4c0_0;  1 drivers
v0x7ffff28c5630_0 .net "rs1", 4 0, L_0x7ffff28c6210;  1 drivers
v0x7ffff28c5740_0 .net "rs2", 4 0, L_0x7ffff28c62b0;  1 drivers
v0x7ffff28c5850_0 .net "rst", 0 0, v0x7ffff28c5ea0_0;  1 drivers
v0x7ffff28c5940_0 .net "store_data", 31 0, v0x7ffff28bfb10_0;  1 drivers
v0x7ffff28c5a50_0 .net "write_data", 31 0, v0x7ffff28c1c90_0;  1 drivers
L_0x7ffff28c6390 .functor MUXZ 32, v0x7ffff28bc540_0, v0x7ffff28bdc00_0, v0x7ffff28be280_0, C4<>;
L_0x7ffff28c6480 .functor MUXZ 32, v0x7ffff28bc620_0, v0x7ffff28c32a0_0, v0x7ffff28be340_0, C4<>;
L_0x7ffff28c65c0 .functor MUXZ 2, L_0x7f2f9f3100a8, L_0x7f2f9f310060, v0x7ffff28be0e0_0, C4<>;
L_0x7ffff28c66b0 .functor MUXZ 2, L_0x7ffff28c65c0, L_0x7f2f9f310018, v0x7ffff28bdf90_0, C4<>;
L_0x7ffff28c67a0 .part L_0x7ffff28c66b0, 0, 1;
S_0x7ffff28bbe90 .scope module, "o_register" "register" 4 48, 5 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "regWrite"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 5 "rd_data"
    .port_info 5 /INPUT 5 "rs1_data"
    .port_info 6 /INPUT 5 "rs2_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x7ffff28bc2c0_0 .net "clk", 0 0, v0x7ffff28c5c70_0;  alias, 1 drivers
v0x7ffff28bc3a0_0 .var/i "i", 31 0;
v0x7ffff28bc480_0 .net "rd_data", 4 0, L_0x7ffff28c6170;  alias, 1 drivers
v0x7ffff28bc540_0 .var "read_data1", 31 0;
v0x7ffff28bc620_0 .var "read_data2", 31 0;
v0x7ffff28bc750_0 .net "regWrite", 0 0, v0x7ffff28be4c0_0;  alias, 1 drivers
v0x7ffff28bc810 .array "registerf", 31 0, 31 0;
v0x7ffff28bccd0_0 .net "reset", 0 0, v0x7ffff28c5ea0_0;  alias, 1 drivers
v0x7ffff28bcd90_0 .net "rs1_data", 4 0, L_0x7ffff28c6210;  alias, 1 drivers
v0x7ffff28bce70_0 .net "rs2_data", 4 0, L_0x7ffff28c62b0;  alias, 1 drivers
v0x7ffff28bcf50_0 .net "write_data", 31 0, v0x7ffff28c1c90_0;  alias, 1 drivers
v0x7ffff28bc810_0 .array/port v0x7ffff28bc810, 0;
v0x7ffff28bc810_1 .array/port v0x7ffff28bc810, 1;
v0x7ffff28bc810_2 .array/port v0x7ffff28bc810, 2;
E_0x7ffff2855740/0 .event edge, v0x7ffff28bcd90_0, v0x7ffff28bc810_0, v0x7ffff28bc810_1, v0x7ffff28bc810_2;
v0x7ffff28bc810_3 .array/port v0x7ffff28bc810, 3;
v0x7ffff28bc810_4 .array/port v0x7ffff28bc810, 4;
v0x7ffff28bc810_5 .array/port v0x7ffff28bc810, 5;
v0x7ffff28bc810_6 .array/port v0x7ffff28bc810, 6;
E_0x7ffff2855740/1 .event edge, v0x7ffff28bc810_3, v0x7ffff28bc810_4, v0x7ffff28bc810_5, v0x7ffff28bc810_6;
v0x7ffff28bc810_7 .array/port v0x7ffff28bc810, 7;
v0x7ffff28bc810_8 .array/port v0x7ffff28bc810, 8;
v0x7ffff28bc810_9 .array/port v0x7ffff28bc810, 9;
v0x7ffff28bc810_10 .array/port v0x7ffff28bc810, 10;
E_0x7ffff2855740/2 .event edge, v0x7ffff28bc810_7, v0x7ffff28bc810_8, v0x7ffff28bc810_9, v0x7ffff28bc810_10;
v0x7ffff28bc810_11 .array/port v0x7ffff28bc810, 11;
v0x7ffff28bc810_12 .array/port v0x7ffff28bc810, 12;
v0x7ffff28bc810_13 .array/port v0x7ffff28bc810, 13;
v0x7ffff28bc810_14 .array/port v0x7ffff28bc810, 14;
E_0x7ffff2855740/3 .event edge, v0x7ffff28bc810_11, v0x7ffff28bc810_12, v0x7ffff28bc810_13, v0x7ffff28bc810_14;
v0x7ffff28bc810_15 .array/port v0x7ffff28bc810, 15;
v0x7ffff28bc810_16 .array/port v0x7ffff28bc810, 16;
v0x7ffff28bc810_17 .array/port v0x7ffff28bc810, 17;
v0x7ffff28bc810_18 .array/port v0x7ffff28bc810, 18;
E_0x7ffff2855740/4 .event edge, v0x7ffff28bc810_15, v0x7ffff28bc810_16, v0x7ffff28bc810_17, v0x7ffff28bc810_18;
v0x7ffff28bc810_19 .array/port v0x7ffff28bc810, 19;
v0x7ffff28bc810_20 .array/port v0x7ffff28bc810, 20;
v0x7ffff28bc810_21 .array/port v0x7ffff28bc810, 21;
v0x7ffff28bc810_22 .array/port v0x7ffff28bc810, 22;
E_0x7ffff2855740/5 .event edge, v0x7ffff28bc810_19, v0x7ffff28bc810_20, v0x7ffff28bc810_21, v0x7ffff28bc810_22;
v0x7ffff28bc810_23 .array/port v0x7ffff28bc810, 23;
v0x7ffff28bc810_24 .array/port v0x7ffff28bc810, 24;
v0x7ffff28bc810_25 .array/port v0x7ffff28bc810, 25;
v0x7ffff28bc810_26 .array/port v0x7ffff28bc810, 26;
E_0x7ffff2855740/6 .event edge, v0x7ffff28bc810_23, v0x7ffff28bc810_24, v0x7ffff28bc810_25, v0x7ffff28bc810_26;
v0x7ffff28bc810_27 .array/port v0x7ffff28bc810, 27;
v0x7ffff28bc810_28 .array/port v0x7ffff28bc810, 28;
v0x7ffff28bc810_29 .array/port v0x7ffff28bc810, 29;
v0x7ffff28bc810_30 .array/port v0x7ffff28bc810, 30;
E_0x7ffff2855740/7 .event edge, v0x7ffff28bc810_27, v0x7ffff28bc810_28, v0x7ffff28bc810_29, v0x7ffff28bc810_30;
v0x7ffff28bc810_31 .array/port v0x7ffff28bc810, 31;
E_0x7ffff2855740/8 .event edge, v0x7ffff28bc810_31, v0x7ffff28bce70_0;
E_0x7ffff2855740 .event/or E_0x7ffff2855740/0, E_0x7ffff2855740/1, E_0x7ffff2855740/2, E_0x7ffff2855740/3, E_0x7ffff2855740/4, E_0x7ffff2855740/5, E_0x7ffff2855740/6, E_0x7ffff2855740/7, E_0x7ffff2855740/8;
E_0x7ffff2855b60 .event posedge, v0x7ffff28bc2c0_0;
S_0x7ffff28bd150 .scope module, "u_ControlDecode" "ControlDecoder" 4 31, 6 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "imm_gen_inst"
    .port_info 2 /OUTPUT 5 "rs1"
    .port_info 3 /OUTPUT 5 "rs2"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 1 "regWrite"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "operandA"
    .port_info 9 /OUTPUT 1 "operandB"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 6 "aluOP"
    .port_info 12 /OUTPUT 1 "jalrEN"
    .port_info 13 /OUTPUT 1 "jalEN"
P_0x7ffff28bd2f0 .param/l "alu_Itype" 1 6 19, C4<0010011>;
P_0x7ffff28bd330 .param/l "alu_rtype" 1 6 21, C4<0110011>;
P_0x7ffff28bd370 .param/l "jalr_Itype" 1 6 20, C4<1100111>;
P_0x7ffff28bd3b0 .param/l "load_Itype" 1 6 18, C4<0000011>;
P_0x7ffff28bd3f0 .param/l "store" 1 6 22, C4<0100011>;
v0x7ffff28bd8a0_0 .var "aluOP", 5 0;
v0x7ffff28bd9a0_0 .var "branch", 0 0;
v0x7ffff28bda60_0 .net "func3", 2 0, L_0x7ffff28c6030;  1 drivers
v0x7ffff28bdb20_0 .net "func7", 6 0, L_0x7ffff28c60d0;  1 drivers
v0x7ffff28bdc00_0 .var "imm_gen_inst", 31 0;
v0x7ffff28bdd30_0 .net "instruction", 31 0, v0x7ffff28c3430_0;  alias, 1 drivers
v0x7ffff28bde10_0 .var "jalEN", 0 0;
v0x7ffff28bded0_0 .var "jalrEN", 0 0;
v0x7ffff28bdf90_0 .var "memToReg", 0 0;
v0x7ffff28be0e0_0 .var "memWrite", 0 0;
v0x7ffff28be1a0_0 .net "opcode", 6 0, L_0x7ffff28c5f90;  1 drivers
v0x7ffff28be280_0 .var "operandA", 0 0;
v0x7ffff28be340_0 .var "operandB", 0 0;
v0x7ffff28be400_0 .net "rd", 4 0, L_0x7ffff28c6170;  alias, 1 drivers
v0x7ffff28be4c0_0 .var "regWrite", 0 0;
v0x7ffff28be560_0 .net "rs1", 4 0, L_0x7ffff28c6210;  alias, 1 drivers
v0x7ffff28be600_0 .net "rs2", 4 0, L_0x7ffff28c62b0;  alias, 1 drivers
v0x7ffff28be6d0_0 .var "split_inst", 11 0;
v0x7ffff28be770_0 .var "split_inst2", 20 0;
E_0x7ffff2859080 .event edge, v0x7ffff28be1a0_0, v0x7ffff28bda60_0, v0x7ffff28bdb20_0;
E_0x7ffff2859370 .event edge, v0x7ffff28be1a0_0, v0x7ffff28bdd30_0, v0x7ffff28be6d0_0, v0x7ffff28be770_0;
L_0x7ffff28c5f90 .part v0x7ffff28c3430_0, 0, 7;
L_0x7ffff28c6030 .part v0x7ffff28c3430_0, 12, 3;
L_0x7ffff28c60d0 .part v0x7ffff28c3430_0, 25, 7;
L_0x7ffff28c6170 .part v0x7ffff28c3430_0, 7, 5;
L_0x7ffff28c6210 .part v0x7ffff28c3430_0, 15, 5;
L_0x7ffff28c62b0 .part v0x7ffff28c3430_0, 20, 5;
S_0x7ffff28bea90 .scope module, "u_DMI" "DMI" 4 85, 7 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load"
    .port_info 1 /INPUT 6 "aluOP"
    .port_info 2 /INPUT 32 "rs2"
    .port_info 3 /OUTPUT 32 "load_data"
    .port_info 4 /OUTPUT 32 "store_data"
P_0x7ffff28927b0 .param/l "loadByte" 1 7 8, C4<000000>;
P_0x7ffff28927f0 .param/l "loadByteUnsigned" 1 7 10, C4<000011>;
P_0x7ffff2892830 .param/l "loadHalf" 1 7 9, C4<000001>;
P_0x7ffff2892870 .param/l "loadHalfUnsigned" 1 7 11, C4<000100>;
P_0x7ffff28928b0 .param/l "loadWord" 1 7 12, C4<000010>;
P_0x7ffff28928f0 .param/l "storeByte" 1 7 15, C4<001111>;
P_0x7ffff2892930 .param/l "storeHalf" 1 7 14, C4<010000>;
P_0x7ffff2892970 .param/l "storeWord" 1 7 13, C4<010001>;
L_0x7ffff286fad0 .functor BUFZ 32, v0x7ffff28c0220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff28579a0 .functor BUFZ 32, v0x7ffff28bc620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff28bf040_0 .net "LB", 7 0, L_0x7ffff28c6890;  1 drivers
v0x7ffff28bf140_0 .net "LBU", 7 0, L_0x7ffff28c6a60;  1 drivers
v0x7ffff28bf220_0 .net "LH", 15 0, L_0x7ffff28c6930;  1 drivers
v0x7ffff28bf310_0 .net "LHU", 15 0, L_0x7ffff28c6b00;  1 drivers
v0x7ffff28bf3f0_0 .net "LW", 31 0, L_0x7ffff286fad0;  1 drivers
v0x7ffff28bf520_0 .net "SB", 7 0, L_0x7ffff28c6cd0;  1 drivers
v0x7ffff28bf600_0 .net "SH", 15 0, L_0x7ffff28c6c30;  1 drivers
v0x7ffff28bf6e0_0 .net "SW", 31 0, L_0x7ffff28579a0;  1 drivers
v0x7ffff28bf7c0_0 .net "aluOP", 5 0, v0x7ffff28bd8a0_0;  alias, 1 drivers
v0x7ffff28bf880_0 .net "load", 31 0, v0x7ffff28c0220_0;  alias, 1 drivers
v0x7ffff28bf940_0 .var "load_data", 31 0;
v0x7ffff28bfa20_0 .net "rs2", 31 0, v0x7ffff28bc620_0;  alias, 1 drivers
v0x7ffff28bfb10_0 .var "store_data", 31 0;
E_0x7ffff28a15e0/0 .event edge, v0x7ffff28bd8a0_0, v0x7ffff28bf040_0, v0x7ffff28bf220_0, v0x7ffff28bf140_0;
E_0x7ffff28a15e0/1 .event edge, v0x7ffff28bf310_0, v0x7ffff28bf3f0_0, v0x7ffff28bf6e0_0, v0x7ffff28bf600_0;
E_0x7ffff28a15e0/2 .event edge, v0x7ffff28bf520_0;
E_0x7ffff28a15e0 .event/or E_0x7ffff28a15e0/0, E_0x7ffff28a15e0/1, E_0x7ffff28a15e0/2;
L_0x7ffff28c6890 .part v0x7ffff28c0220_0, 0, 8;
L_0x7ffff28c6930 .part v0x7ffff28c0220_0, 0, 16;
L_0x7ffff28c6a60 .part v0x7ffff28c0220_0, 0, 8;
L_0x7ffff28c6b00 .part v0x7ffff28c0220_0, 0, 16;
L_0x7ffff28c6c30 .part v0x7ffff28bc620_0, 0, 16;
L_0x7ffff28c6cd0 .part v0x7ffff28bc620_0, 0, 8;
S_0x7ffff28bfca0 .scope module, "u_RAM2" "RAM" 4 73, 8 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "MemWrite"
    .port_info 2 /INPUT 32 "rs1"
    .port_info 3 /INPUT 32 "rd"
    .port_info 4 /INPUT 32 "Immediate"
    .port_info 5 /INPUT 1 "memToReg"
    .port_info 6 /INPUT 1 "memWrite"
    .port_info 7 /OUTPUT 32 "MemRead"
v0x7ffff28c0140_0 .net "Immediate", 31 0, v0x7ffff28bdc00_0;  alias, 1 drivers
v0x7ffff28c0220_0 .var "MemRead", 31 0;
v0x7ffff28c02f0_0 .net "MemWrite", 31 0, v0x7ffff28bfb10_0;  alias, 1 drivers
v0x7ffff28c03f0 .array "RAM", 31 0, 31 0;
v0x7ffff28c0980_0 .var "address", 4 0;
v0x7ffff28c0ab0_0 .net "clk", 0 0, v0x7ffff28c5c70_0;  alias, 1 drivers
v0x7ffff28c0b50_0 .var/i "i", 31 0;
v0x7ffff28c0c10_0 .var "loc", 31 0;
v0x7ffff28c0cf0_0 .net "memToReg", 0 0, v0x7ffff28bdf90_0;  alias, 1 drivers
v0x7ffff28c0e50_0 .net "memWrite", 0 0, v0x7ffff28be0e0_0;  alias, 1 drivers
v0x7ffff28c0f20_0 .net "rd", 31 0, v0x7ffff28c1c90_0;  alias, 1 drivers
v0x7ffff28c0ff0_0 .net "rs1", 31 0, v0x7ffff28bc540_0;  alias, 1 drivers
v0x7ffff28c03f0_0 .array/port v0x7ffff28c03f0, 0;
v0x7ffff28c03f0_1 .array/port v0x7ffff28c03f0, 1;
E_0x7ffff28bff40/0 .event edge, v0x7ffff28bdf90_0, v0x7ffff28c0980_0, v0x7ffff28c03f0_0, v0x7ffff28c03f0_1;
v0x7ffff28c03f0_2 .array/port v0x7ffff28c03f0, 2;
v0x7ffff28c03f0_3 .array/port v0x7ffff28c03f0, 3;
v0x7ffff28c03f0_4 .array/port v0x7ffff28c03f0, 4;
v0x7ffff28c03f0_5 .array/port v0x7ffff28c03f0, 5;
E_0x7ffff28bff40/1 .event edge, v0x7ffff28c03f0_2, v0x7ffff28c03f0_3, v0x7ffff28c03f0_4, v0x7ffff28c03f0_5;
v0x7ffff28c03f0_6 .array/port v0x7ffff28c03f0, 6;
v0x7ffff28c03f0_7 .array/port v0x7ffff28c03f0, 7;
v0x7ffff28c03f0_8 .array/port v0x7ffff28c03f0, 8;
v0x7ffff28c03f0_9 .array/port v0x7ffff28c03f0, 9;
E_0x7ffff28bff40/2 .event edge, v0x7ffff28c03f0_6, v0x7ffff28c03f0_7, v0x7ffff28c03f0_8, v0x7ffff28c03f0_9;
v0x7ffff28c03f0_10 .array/port v0x7ffff28c03f0, 10;
v0x7ffff28c03f0_11 .array/port v0x7ffff28c03f0, 11;
v0x7ffff28c03f0_12 .array/port v0x7ffff28c03f0, 12;
v0x7ffff28c03f0_13 .array/port v0x7ffff28c03f0, 13;
E_0x7ffff28bff40/3 .event edge, v0x7ffff28c03f0_10, v0x7ffff28c03f0_11, v0x7ffff28c03f0_12, v0x7ffff28c03f0_13;
v0x7ffff28c03f0_14 .array/port v0x7ffff28c03f0, 14;
v0x7ffff28c03f0_15 .array/port v0x7ffff28c03f0, 15;
v0x7ffff28c03f0_16 .array/port v0x7ffff28c03f0, 16;
v0x7ffff28c03f0_17 .array/port v0x7ffff28c03f0, 17;
E_0x7ffff28bff40/4 .event edge, v0x7ffff28c03f0_14, v0x7ffff28c03f0_15, v0x7ffff28c03f0_16, v0x7ffff28c03f0_17;
v0x7ffff28c03f0_18 .array/port v0x7ffff28c03f0, 18;
v0x7ffff28c03f0_19 .array/port v0x7ffff28c03f0, 19;
v0x7ffff28c03f0_20 .array/port v0x7ffff28c03f0, 20;
v0x7ffff28c03f0_21 .array/port v0x7ffff28c03f0, 21;
E_0x7ffff28bff40/5 .event edge, v0x7ffff28c03f0_18, v0x7ffff28c03f0_19, v0x7ffff28c03f0_20, v0x7ffff28c03f0_21;
v0x7ffff28c03f0_22 .array/port v0x7ffff28c03f0, 22;
v0x7ffff28c03f0_23 .array/port v0x7ffff28c03f0, 23;
v0x7ffff28c03f0_24 .array/port v0x7ffff28c03f0, 24;
v0x7ffff28c03f0_25 .array/port v0x7ffff28c03f0, 25;
E_0x7ffff28bff40/6 .event edge, v0x7ffff28c03f0_22, v0x7ffff28c03f0_23, v0x7ffff28c03f0_24, v0x7ffff28c03f0_25;
v0x7ffff28c03f0_26 .array/port v0x7ffff28c03f0, 26;
v0x7ffff28c03f0_27 .array/port v0x7ffff28c03f0, 27;
v0x7ffff28c03f0_28 .array/port v0x7ffff28c03f0, 28;
v0x7ffff28c03f0_29 .array/port v0x7ffff28c03f0, 29;
E_0x7ffff28bff40/7 .event edge, v0x7ffff28c03f0_26, v0x7ffff28c03f0_27, v0x7ffff28c03f0_28, v0x7ffff28c03f0_29;
v0x7ffff28c03f0_30 .array/port v0x7ffff28c03f0, 30;
v0x7ffff28c03f0_31 .array/port v0x7ffff28c03f0, 31;
E_0x7ffff28bff40/8 .event edge, v0x7ffff28c03f0_30, v0x7ffff28c03f0_31;
E_0x7ffff28bff40 .event/or E_0x7ffff28bff40/0, E_0x7ffff28bff40/1, E_0x7ffff28bff40/2, E_0x7ffff28bff40/3, E_0x7ffff28bff40/4, E_0x7ffff28bff40/5, E_0x7ffff28bff40/6, E_0x7ffff28bff40/7, E_0x7ffff28bff40/8;
E_0x7ffff28c00c0/0 .event edge, v0x7ffff28bdf90_0, v0x7ffff28bc540_0, v0x7ffff28bdc00_0, v0x7ffff28c0c10_0;
E_0x7ffff28c00c0/1 .event edge, v0x7ffff28be0e0_0, v0x7ffff28bcf50_0;
E_0x7ffff28c00c0 .event/or E_0x7ffff28c00c0/0, E_0x7ffff28c00c0/1;
S_0x7ffff28c1180 .scope module, "u_WriteBack" "WriteBack" 4 93, 9 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "load_write"
    .port_info 2 /INPUT 32 "PC_in"
    .port_info 3 /INPUT 32 "aluOut"
    .port_info 4 /INPUT 1 "memToReg"
    .port_info 5 /INPUT 1 "jalEN"
    .port_info 6 /INPUT 1 "jalrEN"
    .port_info 7 /OUTPUT 32 "write_data"
    .port_info 8 /OUTPUT 32 "PC_out"
    .port_info 9 /OUTPUT 1 "jump"
v0x7ffff28c14d0_0 .net "PC_in", 31 0, v0x7ffff28c32a0_0;  alias, 1 drivers
v0x7ffff28c15d0_0 .var "PC_out", 31 0;
v0x7ffff28c16b0_0 .net "aluOut", 31 0, v0x7ffff28c22f0_0;  alias, 1 drivers
v0x7ffff28c1770_0 .net "clk", 0 0, v0x7ffff28c5c70_0;  alias, 1 drivers
v0x7ffff28c1860_0 .net "jalEN", 0 0, v0x7ffff28bde10_0;  alias, 1 drivers
v0x7ffff28c1950_0 .net "jalrEN", 0 0, v0x7ffff28bded0_0;  alias, 1 drivers
v0x7ffff28c19f0_0 .var "jump", 0 0;
v0x7ffff28c1a90_0 .net "load_write", 31 0, v0x7ffff28bf940_0;  alias, 1 drivers
v0x7ffff28c1b60_0 .net "memToReg", 0 0, v0x7ffff28bdf90_0;  alias, 1 drivers
v0x7ffff28c1c90_0 .var "write_data", 31 0;
E_0x7ffff28c1450 .event edge, v0x7ffff28bdf90_0, v0x7ffff28bf940_0, v0x7ffff28c16b0_0;
S_0x7ffff28c1ec0 .scope module, "u_alu" "alu" 4 65, 10 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 32 "c"
v0x7ffff28c2110_0 .net "a", 31 0, L_0x7ffff28c6390;  alias, 1 drivers
v0x7ffff28c2210_0 .net "b", 31 0, L_0x7ffff28c6480;  alias, 1 drivers
v0x7ffff28c22f0_0 .var "c", 31 0;
v0x7ffff28c23c0_0 .net "opcode", 5 0, v0x7ffff28bd8a0_0;  alias, 1 drivers
E_0x7ffff28c2090 .event edge, v0x7ffff28bd8a0_0, v0x7ffff28c2110_0, v0x7ffff28c2210_0;
S_0x7ffff28c2530 .scope module, "u_fetch" "fetch" 4 19, 11 1 0, S_0x7ffff28bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 32 "JPC"
    .port_info 5 /OUTPUT 32 "counterOUT"
    .port_info 6 /OUTPUT 5 "mem_address"
    .port_info 7 /OUTPUT 32 "instruction"
v0x7ffff28c2a60_0 .var "FPC", 31 0;
v0x7ffff28c2b60 .array "INST_MEM", 31 0, 31 0;
v0x7ffff28c3130_0 .net "JPC", 31 0, v0x7ffff28c15d0_0;  alias, 1 drivers
v0x7ffff28c3200_0 .net "clk", 0 0, v0x7ffff28c5c70_0;  alias, 1 drivers
v0x7ffff28c32a0_0 .var "counterOUT", 31 0;
v0x7ffff28c3390_0 .net "en", 0 0, v0x7ffff28c5db0_0;  alias, 1 drivers
v0x7ffff28c3430_0 .var "instruction", 31 0;
v0x7ffff28c3520_0 .net "jump", 0 0, v0x7ffff28c19f0_0;  alias, 1 drivers
v0x7ffff28c35f0_0 .var "mem_address", 4 0;
v0x7ffff28c3720_0 .net "rst", 0 0, v0x7ffff28c5ea0_0;  alias, 1 drivers
v0x7ffff28c2b60_0 .array/port v0x7ffff28c2b60, 0;
v0x7ffff28c2b60_1 .array/port v0x7ffff28c2b60, 1;
E_0x7ffff28c2820/0 .event edge, v0x7ffff28c2a60_0, v0x7ffff28c35f0_0, v0x7ffff28c2b60_0, v0x7ffff28c2b60_1;
v0x7ffff28c2b60_2 .array/port v0x7ffff28c2b60, 2;
v0x7ffff28c2b60_3 .array/port v0x7ffff28c2b60, 3;
v0x7ffff28c2b60_4 .array/port v0x7ffff28c2b60, 4;
v0x7ffff28c2b60_5 .array/port v0x7ffff28c2b60, 5;
E_0x7ffff28c2820/1 .event edge, v0x7ffff28c2b60_2, v0x7ffff28c2b60_3, v0x7ffff28c2b60_4, v0x7ffff28c2b60_5;
v0x7ffff28c2b60_6 .array/port v0x7ffff28c2b60, 6;
v0x7ffff28c2b60_7 .array/port v0x7ffff28c2b60, 7;
v0x7ffff28c2b60_8 .array/port v0x7ffff28c2b60, 8;
v0x7ffff28c2b60_9 .array/port v0x7ffff28c2b60, 9;
E_0x7ffff28c2820/2 .event edge, v0x7ffff28c2b60_6, v0x7ffff28c2b60_7, v0x7ffff28c2b60_8, v0x7ffff28c2b60_9;
v0x7ffff28c2b60_10 .array/port v0x7ffff28c2b60, 10;
v0x7ffff28c2b60_11 .array/port v0x7ffff28c2b60, 11;
v0x7ffff28c2b60_12 .array/port v0x7ffff28c2b60, 12;
v0x7ffff28c2b60_13 .array/port v0x7ffff28c2b60, 13;
E_0x7ffff28c2820/3 .event edge, v0x7ffff28c2b60_10, v0x7ffff28c2b60_11, v0x7ffff28c2b60_12, v0x7ffff28c2b60_13;
v0x7ffff28c2b60_14 .array/port v0x7ffff28c2b60, 14;
v0x7ffff28c2b60_15 .array/port v0x7ffff28c2b60, 15;
v0x7ffff28c2b60_16 .array/port v0x7ffff28c2b60, 16;
v0x7ffff28c2b60_17 .array/port v0x7ffff28c2b60, 17;
E_0x7ffff28c2820/4 .event edge, v0x7ffff28c2b60_14, v0x7ffff28c2b60_15, v0x7ffff28c2b60_16, v0x7ffff28c2b60_17;
v0x7ffff28c2b60_18 .array/port v0x7ffff28c2b60, 18;
v0x7ffff28c2b60_19 .array/port v0x7ffff28c2b60, 19;
v0x7ffff28c2b60_20 .array/port v0x7ffff28c2b60, 20;
v0x7ffff28c2b60_21 .array/port v0x7ffff28c2b60, 21;
E_0x7ffff28c2820/5 .event edge, v0x7ffff28c2b60_18, v0x7ffff28c2b60_19, v0x7ffff28c2b60_20, v0x7ffff28c2b60_21;
v0x7ffff28c2b60_22 .array/port v0x7ffff28c2b60, 22;
v0x7ffff28c2b60_23 .array/port v0x7ffff28c2b60, 23;
v0x7ffff28c2b60_24 .array/port v0x7ffff28c2b60, 24;
v0x7ffff28c2b60_25 .array/port v0x7ffff28c2b60, 25;
E_0x7ffff28c2820/6 .event edge, v0x7ffff28c2b60_22, v0x7ffff28c2b60_23, v0x7ffff28c2b60_24, v0x7ffff28c2b60_25;
v0x7ffff28c2b60_26 .array/port v0x7ffff28c2b60, 26;
v0x7ffff28c2b60_27 .array/port v0x7ffff28c2b60, 27;
v0x7ffff28c2b60_28 .array/port v0x7ffff28c2b60, 28;
v0x7ffff28c2b60_29 .array/port v0x7ffff28c2b60, 29;
E_0x7ffff28c2820/7 .event edge, v0x7ffff28c2b60_26, v0x7ffff28c2b60_27, v0x7ffff28c2b60_28, v0x7ffff28c2b60_29;
v0x7ffff28c2b60_30 .array/port v0x7ffff28c2b60, 30;
v0x7ffff28c2b60_31 .array/port v0x7ffff28c2b60, 31;
E_0x7ffff28c2820/8 .event edge, v0x7ffff28c2b60_30, v0x7ffff28c2b60_31;
E_0x7ffff28c2820 .event/or E_0x7ffff28c2820/0, E_0x7ffff28c2820/1, E_0x7ffff28c2820/2, E_0x7ffff28c2820/3, E_0x7ffff28c2820/4, E_0x7ffff28c2820/5, E_0x7ffff28c2820/6, E_0x7ffff28c2820/7, E_0x7ffff28c2820/8;
E_0x7ffff28c29a0 .event posedge, v0x7ffff28bccd0_0, v0x7ffff28bc2c0_0;
E_0x7ffff28c2a00 .event edge, v0x7ffff28c19f0_0, v0x7ffff28c14d0_0, v0x7ffff28c15d0_0;
    .scope S_0x7ffff282bdf0;
T_0 ;
    %wait E_0x7ffff28561a0;
    %load/vec4 v0x7ffff28bbbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff2899a50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff2899a50_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ffff2899a50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff28c2530;
T_1 ;
    %vpi_call 11 16 "$readmemh", "file.mem", v0x7ffff28c2b60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7ffff28c2530;
T_2 ;
    %wait E_0x7ffff28c2a00;
    %load/vec4 v0x7ffff28c3520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7ffff28c32a0_0;
    %store/vec4 v0x7ffff28c2a60_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff28c3130_0;
    %store/vec4 v0x7ffff28c2a60_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffff28c2530;
T_3 ;
    %wait E_0x7ffff28c29a0;
    %load/vec4 v0x7ffff28c3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff28c2a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffff28c3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7ffff28c2a60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ffff28c2a60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff28c2530;
T_4 ;
    %wait E_0x7ffff28c2820;
    %load/vec4 v0x7ffff28c2a60_0;
    %store/vec4 v0x7ffff28c32a0_0, 0, 32;
    %load/vec4 v0x7ffff28c2a60_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x7ffff28c35f0_0, 0, 5;
    %load/vec4 v0x7ffff28c35f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff28c2b60, 4;
    %store/vec4 v0x7ffff28c3430_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff28bd150;
T_5 ;
    %wait E_0x7ffff2859370;
    %load/vec4 v0x7ffff28be1a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be6d0_0, 4, 5;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be6d0_0, 4, 7;
    %load/vec4 v0x7ffff28be6d0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7ffff28be6d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be770_0, 4, 1;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be770_0, 4, 1;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be770_0, 4, 1;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be770_0, 4, 10;
    %load/vec4 v0x7ffff28bdd30_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff28be770_0, 4, 8;
    %load/vec4 v0x7ffff28be770_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v0x7ffff28be770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bdc00_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffff28bd150;
T_6 ;
    %wait E_0x7ffff2859080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28bdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28be0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28be340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28bd9a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28bded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28bde10_0, 0, 1;
    %load/vec4 v0x7ffff28be1a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x7ffff28bda60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %jmp T_6.17;
T_6.9 ;
    %load/vec4 v0x7ffff28bdb20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.14 ;
    %load/vec4 v0x7ffff28bdb20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x7ffff28bda60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %jmp T_6.30;
T_6.22 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.23 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.24 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.25 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.26 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.27 ;
    %load/vec4 v0x7ffff28bdb20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.31, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_6.32, 8;
T_6.31 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_6.32, 8;
 ; End of false expr.
    %blend;
T_6.32;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.28 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.30;
T_6.30 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x7ffff28bda60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %jmp T_6.38;
T_6.33 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.38;
T_6.34 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.38;
T_6.35 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.38;
T_6.36 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.38;
T_6.37 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.38;
T_6.38 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28bdf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28bded0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x7ffff28bda60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.42;
T_6.41 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be340_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x7ffff28bd8a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28be340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28bde10_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff28bbe90;
T_7 ;
    %wait E_0x7ffff2855b60;
    %load/vec4 v0x7ffff28bccd0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff28bc750_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff28bc3a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7ffff28bc3a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff28bc3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff28bc810, 0, 4;
    %load/vec4 v0x7ffff28bc3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff28bc3a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff28bc750_0;
    %load/vec4 v0x7ffff28bc480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7ffff28bcf50_0;
    %load/vec4 v0x7ffff28bc480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff28bc810, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff28bbe90;
T_8 ;
    %wait E_0x7ffff2855740;
    %load/vec4 v0x7ffff28bcd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x7ffff28bcd90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff28bc810, 4;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x7ffff28bc540_0, 0, 32;
    %load/vec4 v0x7ffff28bce70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x7ffff28bce70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff28bc810, 4;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x7ffff28bc620_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffff28c1ec0;
T_9 ;
    %wait E_0x7ffff28c2090;
    %load/vec4 v0x7ffff28c23c0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.0 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %add;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.1 ;
    %load/vec4 v0x7ffff28c2110_0;
    %ix/getv 4, v0x7ffff28c2210_0;
    %shiftl 4;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.2 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.26, 8;
T_9.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.26, 8;
 ; End of false expr.
    %blend;
T_9.26;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.3 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.28, 8;
T_9.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.28, 8;
 ; End of false expr.
    %blend;
T_9.28;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.4 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %xor;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.5 ;
    %load/vec4 v0x7ffff28c2110_0;
    %ix/getv 4, v0x7ffff28c2210_0;
    %shiftr 4;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.6 ;
    %load/vec4 v0x7ffff28c2110_0;
    %ix/getv 4, v0x7ffff28c2210_0;
    %shiftr 4;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.7 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %or;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.8 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %and;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.9 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %add;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.10 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %sub;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.11 ;
    %load/vec4 v0x7ffff28c2110_0;
    %ix/getv 4, v0x7ffff28c2210_0;
    %shiftl 4;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.12 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.30, 8;
T_9.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.30, 8;
 ; End of false expr.
    %blend;
T_9.30;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.13 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.14 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %xor;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.15 ;
    %load/vec4 v0x7ffff28c2110_0;
    %ix/getv 4, v0x7ffff28c2210_0;
    %shiftr 4;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.16 ;
    %load/vec4 v0x7ffff28c2110_0;
    %ix/getv 4, v0x7ffff28c2210_0;
    %shiftr 4;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.17 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %or;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.18 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %and;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.19 ;
    %load/vec4 v0x7ffff28c2210_0;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.20 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %add;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.21 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %add;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.22 ;
    %load/vec4 v0x7ffff28c2110_0;
    %load/vec4 v0x7ffff28c2210_0;
    %add;
    %store/vec4 v0x7ffff28c22f0_0, 0, 32;
    %jmp T_9.24;
T_9.24 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff28bfca0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff28c0b50_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7ffff28c0b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffff28c0b50_0;
    %store/vec4a v0x7ffff28c03f0, 4, 0;
    %load/vec4 v0x7ffff28c0b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff28c0b50_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x7ffff28bfca0;
T_11 ;
    %wait E_0x7ffff28c00c0;
    %load/vec4 v0x7ffff28c0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7ffff28c0ff0_0;
    %load/vec4 v0x7ffff28c0140_0;
    %add;
    %store/vec4 v0x7ffff28c0c10_0, 0, 32;
    %load/vec4 v0x7ffff28c0c10_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7ffff28c0980_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ffff28c0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7ffff28c0f20_0;
    %load/vec4 v0x7ffff28c0140_0;
    %add;
    %store/vec4 v0x7ffff28c0c10_0, 0, 32;
    %load/vec4 v0x7ffff28c0c10_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7ffff28c0980_0, 0, 5;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ffff28bfca0;
T_12 ;
    %wait E_0x7ffff2855b60;
    %load/vec4 v0x7ffff28c0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7ffff28c0980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff28c03f0, 4;
    %assign/vec4 v0x7ffff28c0220_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ffff28c0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7ffff28c02f0_0;
    %load/vec4 v0x7ffff28c0980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff28c03f0, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ffff28bfca0;
T_13 ;
    %wait E_0x7ffff28bff40;
    %load/vec4 v0x7ffff28c0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7ffff28c0980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff28c03f0, 4;
    %store/vec4 v0x7ffff28c0220_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ffff28bea90;
T_14 ;
    %wait E_0x7ffff28a15e0;
    %load/vec4 v0x7ffff28bf7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff28bf940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff28bfb10_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7ffff28bf040_0;
    %parti/s 1, 7, 4;
    %replicate 25;
    %load/vec4 v0x7ffff28bf040_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x7ffff28bf940_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7ffff28bf220_0;
    %parti/s 1, 15, 5;
    %replicate 17;
    %load/vec4 v0x7ffff28bf220_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x7ffff28bf940_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffff28bf140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bf940_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffff28bf310_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bf940_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7ffff28bf3f0_0;
    %store/vec4 v0x7ffff28bf940_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7ffff28bf6e0_0;
    %store/vec4 v0x7ffff28bfb10_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffff28bf600_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bfb10_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffff28bf520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff28bfb10_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ffff28c1180;
T_15 ;
    %wait E_0x7ffff2855b60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28c19f0_0, 0, 1;
    %load/vec4 v0x7ffff28c1860_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff28c1950_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %load/vec4 v0x7ffff28c14d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ffff28c1c90_0, 0;
    %load/vec4 v0x7ffff28c16b0_0;
    %assign/vec4 v0x7ffff28c15d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff28c19f0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ffff28c1180;
T_16 ;
    %wait E_0x7ffff28c1450;
    %load/vec4 v0x7ffff28c1b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7ffff28c1a90_0;
    %store/vec4 v0x7ffff28c1c90_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ffff28c16b0_0;
    %store/vec4 v0x7ffff28c1c90_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ffff2893c70;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x7ffff28c5c70_0;
    %inv;
    %store/vec4 v0x7ffff28c5c70_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ffff2893c70;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28c5c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28c5ea0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28c5ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28c5db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff28c5ea0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28c5ea0_0, 0, 1;
    %delay 450, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff28c5db0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7ffff2893c70;
T_19 ;
    %vpi_call 3 35 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff2893c70 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/writeBack.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/fetch.v";
