# 控制信号划分

|       | PCSrc[2:0] | Sign | RegWrite | RegDst[1:0] | MemRead | MemWrite | MemtoReg[1:0] | ALUSrc1 | ALUSrc2 | ExtOp | LuOp |
| ----- | ---------- | ---- | -------- | ----------- | ------- | -------- | ------------- | ------- | ------- | ----- | ---- |
| lw    | 0          | 1    | 1        | 1           | 1       | 0        | 1             | 0       | 1       | 1     | 0    |
| sw    | 0          | 1    | 0        | x           | 0       | 1        | x             | 0       | 1       | 1     | 0    |
| lui   | 0          | x    | 1        | 1           | 0       | 0        | 0             | 0       | 1       | x     | 1    |
| add   | 0          | 1    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| addu  | 0          | 1    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| sub   | 0          | 1    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| subu  | 0          | 1    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| addi  | 0          | 1    | 1        | 1           | 0       | 0        | 0             | 0       | 1       | 1     | 0    |
| addiu | 0          | 1    | 1        | 1           | 0       | 0        | 0             | 0       | 1       | 1     | 0    |
| and   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| or    | 0          | x    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| xor   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| nor   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| andi  | 0          | x    | 1        | 1           | 0       | 0        | 0             | 0       | 1       | 0     | 0    |
| sll   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 1       | 0       | x     | x    |
| srl   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 1       | 0       | x     | x    |
| sra   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 1       | 0       | x     | x    |
| slt   | 0          | x    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| sltu  | 0          | x    | 1        | 0           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| slti  | 0          | x    | 1        | 1           | 0       | 0        | 0             | 0       | 1       | 1     | 0    |
| sltiu | 0          | x    | 1        | 1           | 0       | 0        | 0             | 0       | 1       | 1     | 0    |
| beq   | 1          | x    | 0        | x           | 0       | 0        | x             | 0       | 0       | x     | x    |
| bne   | 1          | x    | 0        | x           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| blez  | 1          | x    | 0        | x           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| bgtz  | 1          | x    | 0        | x           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| bltz  | 1          | x    | 0        | x           | 0       | 0        | 0             | 0       | 0       | x     | x    |
| j     | 2          | x    | 0        | x           | 0       | 0        | x             | x       | x       | x     | x    |
| jal   | 2          | x    | 1        | 2           | 0       | 0        | 2             | x       | x       | x     | x    |
| jr    | 3          | x    | 0        | x           | 0       | 0        | x             | x       | x       | x     | x    |
| jalr  | 6          | x    | 1        | 1           | 0       | 0        | 2             | x       | x       | x     | x    |
