// Seed: 1561268645
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input wand id_3,
    output tri0 id_4,
    output wor id_5,
    input wire id_6
);
  assign id_1 = 1;
  wire [1 : -1] id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    output wand id_5,
    input tri1 id_6,
    output uwire id_7["" : 1],
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    input wire id_12,
    output wand id_13
);
  wire id_15[-1 : -1 'h0], id_16;
  assign id_13 = id_9;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_1,
      id_5,
      id_3,
      id_11
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = 1;
  wire [1 : 1] id_17;
  assign id_10 = 1;
endmodule
