do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:11 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:59:11 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:11 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:59:11 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:11 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 18:59:11 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:11 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 18:59:11 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 18:59:13 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:04:47 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:04:47 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 19:04:47 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:47 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 19:04:47 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 19:04:49 on Nov 25,2017, Elapsed time: 0:05:36
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 19:04:49 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:24 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:10:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:24 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:10:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:24 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 19:10:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:24 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 19:10:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 19:10:26 on Nov 25,2017, Elapsed time: 0:05:37
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 19:10:26 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:30 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:13:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:30 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:13:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:30 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 19:13:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 19:13:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 19:13:32 on Nov 25,2017, Elapsed time: 0:03:06
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 19:13:33 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:30 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:28:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:30 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:28:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:30 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:28:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:30 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:28:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# End time: 20:28:37 on Nov 25,2017, Elapsed time: 1:15:04
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl 
# Start time: 20:28:37 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 12_sim.do
# End time: 20:31:24 on Nov 25,2017, Elapsed time: 0:02:47
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl 
# Start time: 20:31:24 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 20:31:58 on Nov 25,2017, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
quit -sim
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:22:34 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:22:34 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:22:34 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:22:34 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 21:22:44 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:23 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:26:23 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:23 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:26:23 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:23 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:26:23 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:23 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:26:23 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:26:26 on Nov 25,2017, Elapsed time: 0:03:42
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 21:26:26 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:41 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:27:41 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:41 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:27:41 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:41 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:27:41 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:41 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:27:41 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:27:43 on Nov 25,2017, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 21:27:43 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:26 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:01:26 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:26 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:01:26 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:26 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 22:01:26 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:26 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 22:01:26 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 22:01:30 on Nov 25,2017, Elapsed time: 0:33:47
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 22:01:30 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_alu/i_alu/sqrtCount_s'.
# Executing ONERROR command at macro ./alu_wave.do line 21
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 32_sim.do
# End time: 22:01:53 on Nov 25,2017, Elapsed time: 0:00:23
# Errors: 3, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 22:01:53 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 32_sim.do
# End time: 22:03:14 on Nov 25,2017, Elapsed time: 0:01:21
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 22:03:14 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 32_sim.do
# End time: 22:04:10 on Nov 25,2017, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 22:04:10 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:24 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:21:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:24 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:21:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:24 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:21:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:24 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:21:24 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# End time: 22:21:27 on Nov 25,2017, Elapsed time: 0:17:17
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl 
# Start time: 22:21:27 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 22:21:45 on Nov 25,2017, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:26 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:22:26 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:27 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:22:27 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:22:30 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_io_ctrl/pb_i'.
# Executing ONERROR command at macro ./calc_top_wave.do line 9
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 22:23:06 on Nov 25,2017, Elapsed time: 0:00:36
# Errors: 3, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:23:06 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:34 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:28:34 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:34 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:35 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:28:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:28:37 on Nov 25,2017, Elapsed time: 0:05:31
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:28:37 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 22:29:16 on Nov 25,2017, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:29:16 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:50 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:33:50 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:33:53 on Nov 25,2017, Elapsed time: 0:04:37
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:33:53 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:34:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:34:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:34:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:34:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:34:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:34:29 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:34:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:34:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:34:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:34:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:34:31 on Nov 25,2017, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:34:31 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:36:31 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:31 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:36:32 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:32 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:36:32 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:36:34 on Nov 25,2017, Elapsed time: 0:02:03
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:36:34 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:38 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:37:38 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:38 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:37:38 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:38 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:37:38 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:39 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:37:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:37:41 on Nov 25,2017, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:37:41 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:38:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:36 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:38:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:36 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:38:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:36 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:38:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:38:38 on Nov 25,2017, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:38:38 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:39:13 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:39:14 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:14 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:39:14 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:39:15 on Nov 25,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:39:15 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:05 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:42:06 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:42:08 on Nov 25,2017, Elapsed time: 0:02:53
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:42:08 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:55 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:42:55 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:55 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:42:55 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:55 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:42:55 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:56 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:42:56 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:42:58 on Nov 25,2017, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:42:58 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:53 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:43:53 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:53 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:43:53 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:53 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:43:53 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:53 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:43:53 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:53 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:43:53 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:53 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:43:54 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:54 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:43:54 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:54 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:43:54 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:54 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:43:54 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:54 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:43:54 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:43:56 on Nov 25,2017, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:43:56 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:38 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:44:38 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:38 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:44:38 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:38 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:44:39 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:44:41 on Nov 25,2017, Elapsed time: 0:00:45
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:44:41 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:28 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:45:28 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:45:31 on Nov 25,2017, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:45:31 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:48:42 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:43 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:48:43 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:48:44 on Nov 25,2017, Elapsed time: 0:03:13
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:48:44 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:07 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:53:07 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:07 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:53:07 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:07 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:53:07 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:07 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:08 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:08 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:08 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:08 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:08 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:08 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:53:08 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:53:10 on Nov 25,2017, Elapsed time: 0:04:26
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:53:10 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:59 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:53:59 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:59 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:53:59 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:59 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:53:59 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:59 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:53:59 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:59 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:54:00 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:00 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:54:00 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:00 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:54:00 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:00 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:54:00 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:00 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:54:00 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:00 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:54:00 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:54:03 on Nov 25,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:54:03 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:54:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:54:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:35 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:54:35 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:36 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:54:36 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:54:38 on Nov 25,2017, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:54:38 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:55:43 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:55:43 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:44 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:55:44 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:55:46 on Nov 25,2017, Elapsed time: 0:01:08
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:55:46 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:56:29 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:56:30 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:30 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:56:30 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:56:32 on Nov 25,2017, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:56:32 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 22:58:54 on Nov 25,2017, Elapsed time: 0:02:22
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:58:54 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:59:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:59:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:59:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:59:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:59:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:59:04 on Nov 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:04 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:59:04 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:04 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:59:04 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:04 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:59:04 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:04 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:59:04 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:59:06 on Nov 25,2017, Elapsed time: 0:00:12
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:59:06 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 23:01:39 on Nov 25,2017, Elapsed time: 0:02:33
# Errors: 0, Warnings: 1
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:01:40 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:01:40 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:01:41 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:01:41 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl 
# Start time: 23:01:43 on Nov 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:01 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:02:01 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:01 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:02:01 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:01 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:02:01 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:01 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:02:01 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:02:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:03 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:02:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:03 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:02:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:03 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:02:03 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:09 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 23:02:09 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:09 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 23:02:09 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:09 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 23:02:09 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:09 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 23:02:09 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:12 on Nov 25,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 23:02:12 on Nov 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit
# End time: 23:02:19 on Nov 25,2017, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
