<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v81A_xml-00bet3-->
  <register_group name="IMP_DEF">
    <gui_name language="en">IMP_DEF</gui_name>
    <description language="en">IMP_DEF</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-actlr.html" name="ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-actlr.html" name="S_ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-actlr.html" name="N_ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-actlr2.html" name="ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-actlr2.html" name="S_ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-actlr2.html" name="N_ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-adfsr.html" name="ADFSR" size="4">
      <gui_name language="en">Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Data Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-adfsr.html" name="S_ADFSR" size="4">
      <gui_name language="en">Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Data Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-adfsr.html" name="N_ADFSR" size="4">
      <gui_name language="en">Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Data Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.</description>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-aidr.html" name="AIDR" size="4">
      <gui_name language="en">Auxiliary ID Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED identification information...</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-aifsr.html" name="AIFSR" size="4">
      <gui_name language="en">Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Prefetch Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-aifsr.html" name="S_AIFSR" size="4">
      <gui_name language="en">Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Prefetch Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-aifsr.html" name="N_AIFSR" size="4">
      <gui_name language="en">Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for Prefetch Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-amair0.html" name="AMAIR0" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-amair0.html" name="S_AMAIR0" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-amair0.html" name="N_AMAIR0" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-amair1.html" name="AMAIR1" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-amair1.html" name="S_AMAIR1" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-amair1.html" name="N_AMAIR1" size="4">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-hactlr.html" name="HACTLR" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register</gui_name>
      <description language="en">Controls IMPLEMENTATION DEFINED features of Hyp mode operation.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-hactlr2-ns.html" name="HACTLR2" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the HACTLR register to hold IMPLEMENTATION DEFINED trap functionality.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-hadfsr.html" name="HADFSR" size="4">
      <gui_name language="en">Hyp Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED syndrome information for Data Abort exceptions taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-haifsr.html" name="HAIFSR" size="4">
      <gui_name language="en">Hyp Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED syndrome information for Prefetch Abort exceptions taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-hamair0.html" name="HAMAIR0" size="4">
      <gui_name language="en">Hyp Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR0. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-hamair1.html" name="HAMAIR1" size="4">
      <gui_name language="en">Hyp Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR1. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR1.</description>
    </register>
  </register_group>
</register_list>
