{
  "module_name": "ov9640.h",
  "hash_id": "ba565ee61217e90cc9bdfef745baebf8710c51e889efda63f30f8b85a43ef8ce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov9640.h",
  "human_readable_source": " \n \n\n#ifndef\t__DRIVERS_MEDIA_VIDEO_OV9640_H__\n#define\t__DRIVERS_MEDIA_VIDEO_OV9640_H__\n\n \n#define\tOV9640_GAIN\t0x00\n#define\tOV9640_BLUE\t0x01\n#define\tOV9640_RED\t0x02\n#define\tOV9640_VFER\t0x03\n#define\tOV9640_COM1\t0x04\n#define\tOV9640_BAVE\t0x05\n#define\tOV9640_GEAVE\t0x06\n#define\tOV9640_RSID\t0x07\n#define\tOV9640_RAVE\t0x08\n#define\tOV9640_COM2\t0x09\n#define\tOV9640_PID\t0x0a\n#define\tOV9640_VER\t0x0b\n#define\tOV9640_COM3\t0x0c\n#define\tOV9640_COM4\t0x0d\n#define\tOV9640_COM5\t0x0e\n#define\tOV9640_COM6\t0x0f\n#define\tOV9640_AECH\t0x10\n#define\tOV9640_CLKRC\t0x11\n#define\tOV9640_COM7\t0x12\n#define\tOV9640_COM8\t0x13\n#define\tOV9640_COM9\t0x14\n#define\tOV9640_COM10\t0x15\n \n#define\tOV9640_HSTART\t0x17\n#define\tOV9640_HSTOP\t0x18\n#define\tOV9640_VSTART\t0x19\n#define\tOV9640_VSTOP\t0x1a\n#define\tOV9640_PSHFT\t0x1b\n#define\tOV9640_MIDH\t0x1c\n#define\tOV9640_MIDL\t0x1d\n#define\tOV9640_MVFP\t0x1e\n#define\tOV9640_LAEC\t0x1f\n#define\tOV9640_BOS\t0x20\n#define\tOV9640_GBOS\t0x21\n#define\tOV9640_GROS\t0x22\n#define\tOV9640_ROS\t0x23\n#define\tOV9640_AEW\t0x24\n#define\tOV9640_AEB\t0x25\n#define\tOV9640_VPT\t0x26\n#define\tOV9640_BBIAS\t0x27\n#define\tOV9640_GBBIAS\t0x28\n \n#define\tOV9640_EXHCH\t0x2a\n#define\tOV9640_EXHCL\t0x2b\n#define\tOV9640_RBIAS\t0x2c\n#define\tOV9640_ADVFL\t0x2d\n#define\tOV9640_ADVFH\t0x2e\n#define\tOV9640_YAVE\t0x2f\n#define\tOV9640_HSYST\t0x30\n#define\tOV9640_HSYEN\t0x31\n#define\tOV9640_HREF\t0x32\n#define\tOV9640_CHLF\t0x33\n#define\tOV9640_ARBLM\t0x34\n \n#define\tOV9640_ADC\t0x37\n#define\tOV9640_ACOM\t0x38\n#define\tOV9640_OFON\t0x39\n#define\tOV9640_TSLB\t0x3a\n#define\tOV9640_COM11\t0x3b\n#define\tOV9640_COM12\t0x3c\n#define\tOV9640_COM13\t0x3d\n#define\tOV9640_COM14\t0x3e\n#define\tOV9640_EDGE\t0x3f\n#define\tOV9640_COM15\t0x40\n#define\tOV9640_COM16\t0x41\n#define\tOV9640_COM17\t0x42\n \n#define\tOV9640_MTX1\t0x4f\n#define\tOV9640_MTX2\t0x50\n#define\tOV9640_MTX3\t0x51\n#define\tOV9640_MTX4\t0x52\n#define\tOV9640_MTX5\t0x53\n#define\tOV9640_MTX6\t0x54\n#define\tOV9640_MTX7\t0x55\n#define\tOV9640_MTX8\t0x56\n#define\tOV9640_MTX9\t0x57\n#define\tOV9640_MTXS\t0x58\n \n#define\tOV9640_LCC1\t0x62\n#define\tOV9640_LCC2\t0x63\n#define\tOV9640_LCC3\t0x64\n#define\tOV9640_LCC4\t0x65\n#define\tOV9640_LCC5\t0x66\n#define\tOV9640_MANU\t0x67\n#define\tOV9640_MANV\t0x68\n#define\tOV9640_HV\t0x69\n#define\tOV9640_MBD\t0x6a\n#define\tOV9640_DBLV\t0x6b\n#define\tOV9640_GSP\t0x6c\t \n#define\tOV9640_GST\t0x7c\t \n\n#define\tOV9640_CLKRC_DPLL_EN\t0x80\n#define\tOV9640_CLKRC_DIRECT\t0x40\n#define\tOV9640_CLKRC_DIV(x)\t((x) & 0x3f)\n\n#define\tOV9640_PSHFT_VAL(x)\t((x) & 0xff)\n\n#define\tOV9640_ACOM_2X_ANALOG\t0x80\n#define\tOV9640_ACOM_RSVD\t0x12\n\n#define\tOV9640_MVFP_V\t\t0x10\n#define\tOV9640_MVFP_H\t\t0x20\n\n#define\tOV9640_COM1_HREF_NOSKIP\t0x00\n#define\tOV9640_COM1_HREF_2SKIP\t0x04\n#define\tOV9640_COM1_HREF_3SKIP\t0x08\n#define\tOV9640_COM1_QQFMT\t0x20\n\n#define\tOV9640_COM2_SSM\t\t0x10\n\n#define\tOV9640_COM3_VP\t\t0x04\n\n#define\tOV9640_COM4_QQ_VP\t0x80\n#define\tOV9640_COM4_RSVD\t0x40\n\n#define\tOV9640_COM5_SYSCLK\t0x80\n#define\tOV9640_COM5_LONGEXP\t0x01\n\n#define\tOV9640_COM6_OPT_BLC\t0x40\n#define\tOV9640_COM6_ADBLC_BIAS\t0x08\n#define\tOV9640_COM6_FMT_RST\t0x82\n#define\tOV9640_COM6_ADBLC_OPTEN\t0x01\n\n#define\tOV9640_COM7_RAW_RGB\t0x01\n#define\tOV9640_COM7_RGB\t\t0x04\n#define\tOV9640_COM7_QCIF\t0x08\n#define\tOV9640_COM7_QVGA\t0x10\n#define\tOV9640_COM7_CIF\t\t0x20\n#define\tOV9640_COM7_VGA\t\t0x40\n#define\tOV9640_COM7_SCCB_RESET\t0x80\n\n#define\tOV9640_TSLB_YVYU_YUYV\t0x04\n#define\tOV9640_TSLB_YUYV_UYVY\t0x08\n\n#define\tOV9640_COM12_YUV_AVG\t0x04\n#define\tOV9640_COM12_RSVD\t0x40\n\n#define\tOV9640_COM13_GAMMA_NONE\t0x00\n#define\tOV9640_COM13_GAMMA_Y\t0x40\n#define\tOV9640_COM13_GAMMA_RAW\t0x80\n#define\tOV9640_COM13_RGB_AVG\t0x20\n#define\tOV9640_COM13_MATRIX_EN\t0x10\n#define\tOV9640_COM13_Y_DELAY_EN\t0x08\n#define\tOV9640_COM13_YUV_DLY(x)\t((x) & 0x07)\n\n#define\tOV9640_COM15_OR_00FF\t0x00\n#define\tOV9640_COM15_OR_01FE\t0x40\n#define\tOV9640_COM15_OR_10F0\t0xc0\n#define\tOV9640_COM15_RGB_NORM\t0x00\n#define\tOV9640_COM15_RGB_565\t0x10\n#define\tOV9640_COM15_RGB_555\t0x30\n\n#define\tOV9640_COM16_RB_AVG\t0x01\n\n \n#define\tOV9640_V2\t\t0x9648\n#define\tOV9640_V3\t\t0x9649\n#define\tVERSION(pid, ver)\t(((pid) << 8) | ((ver) & 0xFF))\n\n \nenum {\n\tW_QQCIF\t= 88,\n\tW_QQVGA\t= 160,\n\tW_QCIF\t= 176,\n\tW_QVGA\t= 320,\n\tW_CIF\t= 352,\n\tW_VGA\t= 640,\n\tW_SXGA\t= 1280\n};\n#define\tH_SXGA\t960\n\n \nstruct ov9640_reg_alt {\n\tu8\tcom7;\n\tu8\tcom12;\n\tu8\tcom13;\n\tu8\tcom15;\n};\n\nstruct ov9640_reg {\n\tu8\treg;\n\tu8\tval;\n};\n\nstruct ov9640_priv {\n\tstruct v4l2_subdev\t\tsubdev;\n\tstruct v4l2_ctrl_handler\thdl;\n\tstruct clk\t\t\t*clk;\n\tstruct gpio_desc\t\t*gpio_power;\n\tstruct gpio_desc\t\t*gpio_reset;\n\n\tint\t\t\t\tmodel;\n\tint\t\t\t\trevision;\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}