digraph CallGraph {
  node [shape=box];
  "Central processing unit" [label="Central processing unit"];
  "Memory controller" [label="Memory controller"];
  "Cache unit" [label="Cache unit"];
  "ALU" [label="ALU"];
  "Register file" [label="Register file"];
  "Bus interface" [label="Bus interface"];
  "I/O controller" [label="I/O controller"];
  "DMA engine" [label="DMA engine"];
  "Interrupt controller" [label="Interrupt controller"];
  "Clock generator" [label="Clock generator"];

  // Core pipeline connections
  "Central processing unit" -> "ALU";
  "ALU" -> "Register file";
  "Register file" -> "Cache unit";
  "Cache unit" -> "Memory controller";
  
  // Bus connections
  "Bus interface" -> "Central processing unit";
  "Bus interface" -> "Memory controller";
  "Bus interface" -> "I/O controller";
  "Bus interface" -> "DMA engine";
  
  // Memory subsystem
  "Memory controller" -> "Cache unit";
  "Cache unit" -> "Register file";
  
  // I/O and peripheral connections
  "I/O controller" -> "Bus interface";
  "DMA engine" -> "Bus interface";
  "Interrupt controller" -> "Central processing unit";
  
  // Clock distribution
  "Clock generator" -> "Central processing unit";
  "Clock generator" -> "Memory controller";
  "Clock generator" -> "Cache unit";
  "Clock generator" -> "ALU";
  "Clock generator" -> "Register file";
  
  // Control signals
  "Central processing unit" -> "Interrupt controller";
  "Central processing unit" -> "DMA engine";
  "Central processing unit" -> "I/O controller";
  
  // Additional data paths
  "DMA engine" -> "Memory controller";
  "I/O controller" -> "Memory controller";
  "Register file" -> "ALU";
}
