#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar 22 23:23:39 2022
# Process ID: 27656
# Current directory: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1
# Command line: vivado.exe -log Zed_SPI_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zed_SPI_wrapper.tcl -notrace
# Log file: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper.vdi
# Journal file: C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1\vivado.jou
# Running On: DESKTOP-TBK7KCD, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17137 MB
#-----------------------------------------------------------
source Zed_SPI_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MGWs/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top Zed_SPI_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_LED_Connector_v1_0_0_0/Zed_SPI_LED_Connector_v1_0_0_0.dcp' for cell 'Zed_SPI_i/LED_Connector_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADAR_v1_0_0_0/Zed_SPI_PL_SPI_ADAR_v1_0_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_ADAR_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_MasterStr_0_0/Zed_SPI_PL_SPI_ADC_MasterStr_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_ADC_MasterStr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADF4159_v1_0_0_0/Zed_SPI_PL_SPI_ADF4159_v1_0_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_ADF4159_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_DDS_v1_0_0_0/Zed_SPI_PL_SPI_DDS_v1_0_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_DDS_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_axi_dma_0/Zed_SPI_axi_dma_0.dcp' for cell 'Zed_SPI_i/axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.dcp' for cell 'Zed_SPI_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/Zed_SPI_processing_system7_0_0.dcp' for cell 'Zed_SPI_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0.dcp' for cell 'Zed_SPI_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0.dcp' for cell 'Zed_SPI_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_1/Zed_SPI_auto_pc_1.dcp' for cell 'Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_0/Zed_SPI_auto_us_0.dcp' for cell 'Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_xbar_0/Zed_SPI_xbar_0.dcp' for cell 'Zed_SPI_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_0/Zed_SPI_auto_pc_0.dcp' for cell 'Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1419.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Zed_SPI_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Zed_SPI_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/Zed_SPI_processing_system7_0_0.xdc] for cell 'Zed_SPI_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/Zed_SPI_processing_system7_0_0.xdc] for cell 'Zed_SPI_i/processing_system7_0/inst'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0_board.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0_board.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1755.047 ; gain = 335.234
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_axi_dma_0/Zed_SPI_axi_dma_0.xdc] for cell 'Zed_SPI_i/axi_dma/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_axi_dma_0/Zed_SPI_axi_dma_0.xdc:61]
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_axi_dma_0/Zed_SPI_axi_dma_0.xdc] for cell 'Zed_SPI_i/axi_dma/U0'
Parsing XDC File [C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/constrs_1/new/Zed_PSPL.xdc]
Finished Parsing XDC File [C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/constrs_1/new/Zed_PSPL.xdc]
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_axi_dma_0/Zed_SPI_axi_dma_0_clocks.xdc] for cell 'Zed_SPI_i/axi_dma/U0'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_axi_dma_0/Zed_SPI_axi_dma_0_clocks.xdc] for cell 'Zed_SPI_i/axi_dma/U0'
Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_0/Zed_SPI_auto_us_0_clocks.xdc] for cell 'Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_0/Zed_SPI_auto_us_0_clocks.xdc] for cell 'Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1755.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1755.047 ; gain = 335.234
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1755.047 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29370b8e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1755.047 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/o_LED[2]_INST_0 into driver instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/o_LED[2]_INST_0_i_1, which resulted in an inversion of 86 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_2 into driver instance Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[24]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 96 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e85f8317

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.293 ; gain = 0.504
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Retarget, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 21d5f5d83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.293 ; gain = 0.504
INFO: [Opt 31-389] Phase Constant propagation created 132 cells and removed 355 cells
INFO: [Opt 31-1021] In phase Constant propagation, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1402524c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.293 ; gain = 0.504
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 499 cells
INFO: [Opt 31-1021] In phase Sweep, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1402524c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.293 ; gain = 0.504
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1402524c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.293 ; gain = 0.504
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1754939b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.293 ; gain = 0.504
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |             120  |                                             18  |
|  Constant propagation         |             132  |             355  |                                             18  |
|  Sweep                        |               1  |             499  |                                             66  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             22  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2025.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11eb8ce07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2025.293 ; gain = 0.504

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 99 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 53 newly gated: 0 Total Ports: 198
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 13cbcfdd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 2305.398 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13cbcfdd6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2305.398 ; gain = 280.105

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 210d9119e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2305.398 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 210d9119e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.398 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2305.398 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 210d9119e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2305.398 ; gain = 550.352
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zed_SPI_wrapper_drc_opted.rpt -pb Zed_SPI_wrapper_drc_opted.pb -rpx Zed_SPI_wrapper_drc_opted.rpx
Command: report_drc -file Zed_SPI_wrapper_drc_opted.rpt -pb Zed_SPI_wrapper_drc_opted.pb -rpx Zed_SPI_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13846d7a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2305.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 153bf981f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140c3c606

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140c3c606

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 140c3c606

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e3624725

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ab040c1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 161945c7a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 24 LUTNM shape to break, 342 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 5, total 24, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 153 nets or LUTs. Breaked 24 LUTs, combined 129 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[15]_rep__1_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[15]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[15]_rep__0_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[15]_rep_n_0. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 17 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Physopt 32-46] Identified 134 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[13]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[14]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[12] was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[11]_rep__2_n_0 was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[10]_rep__8_n_0 was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[4]_rep__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[8]_rep__2_n_0 was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[9]_rep__2_n_0 was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[14]_rep__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[0] was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[1] was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[2] was not replicated.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer_reg[3] was not replicated.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[10]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[11]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[2]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[6]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[7]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[1]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[4]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[6]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[12]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[9]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[10]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[11]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[13]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[14]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[0]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[0]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[10]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[1]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[4]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[7]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[8]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[14]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[1]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[2]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[2]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[3]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[5]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[6]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[11]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[5]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[8]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[8]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[9]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[7]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[5]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[12]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[13]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[13]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[14]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[3]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[3]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[4]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[12]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[0]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg_rep[9]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_count_reg[10] was not replicated.
INFO: [Physopt 32-232] Optimized 62 nets. Created 111 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 62 nets or cells. Created 111 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2305.398 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           24  |            129  |                   153  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           17  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |          111  |              0  |                    62  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          152  |            129  |                   220  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17e081863

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1e8b4213f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e8b4213f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cd575981

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 183918969

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d02986ab

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f3399e9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17f5077fe

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1671f092a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20a7a04d3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e99fdaca

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22c5b6eb5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22c5b6eb5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23af42740

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.998 | TNS=-2987.919 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b2b84468

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.742 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1aea3113f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 23af42740

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.651. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 118001e72

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2305.398 ; gain = 0.000

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 118001e72

Time (s): cpu = 00:02:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 118001e72

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 118001e72

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 118001e72

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2305.398 ; gain = 0.000

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.398 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e6bf7d74

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.398 ; gain = 0.000
Ending Placer Task | Checksum: ce470201

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
187 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:00 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Zed_SPI_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Zed_SPI_wrapper_utilization_placed.rpt -pb Zed_SPI_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zed_SPI_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2305.398 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 3.83s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2305.398 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-2973.572 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b62c873

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-2973.572 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17b62c873

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-2973.572 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_3_ENBWREN_cooolgate_en_sig_11. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_3_ENBWREN_cooolgate_en_gate_17_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-2973.299 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_3_ENBWREN_cooolgate_en_sig_24. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_3_ENBWREN_cooolgate_en_gate_42_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.524 | TNS=-2972.958 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_1_ENBWREN_cooolgate_en_sig_6. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_1_ENBWREN_cooolgate_en_gate_7_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.521 | TNS=-2972.601 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_1_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_0_i_2_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_0_i_2_comp_2.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.508 | TNS=-2963.376 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_0_i_2_n_0.  Re-placed instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_0_i_2
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-2963.076 |
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_6_ENBWREN_cooolgate_en_sig_53. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_6_ENBWREN_cooolgate_en_gate_98_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.479 | TNS=-2962.615 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_7_6_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_0_i_2_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.424 | TNS=-2956.486 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_10_ENBWREN_cooolgate_en_sig_21. Critical path length was reduced through logic transformation on cell Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_10_ENBWREN_cooolgate_en_gate_36_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.402 | TNS=-2955.996 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_3_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Replicated 6 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2914.687 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[0].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[0]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2914.584 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[1].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[1]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2914.481 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[2].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[2]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2913.592 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[3].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[3]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2913.923 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/clk_wiz_0/inst/clk_out2_Zed_SPI_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_i_2_n_0.  Re-placed instance Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_i_2
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2913.245 |
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_3_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2913.245 |
Phase 3 Critical Path Optimization | Checksum: 17b62c873

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2913.245 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_3_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_3_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-2913.245 |
Phase 4 Critical Path Optimization | Checksum: 17b62c873

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2305.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.367 | TNS=-2913.245 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.284  |         60.327  |            6  |              0  |                    14  |           0  |           2  |  00:00:24  |
|  Total          |          0.284  |         60.327  |            6  |              0  |                    14  |           0  |           3  |  00:00:24  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2305.398 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a49c9502

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.398 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bf62d798 ConstDB: 0 ShapeSum: a1ce0902 RouteDB: 0
Post Restoration Checksum: NetGraph: f61784bb NumContArr: ff24aaf0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1f53c2fab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f53c2fab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f53c2fab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2305.398 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f53c2fab

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2305.398 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17b19a6a2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 2305.398 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.184 | TNS=-2685.282| WHS=-0.668 | THS=-145.145|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: a5d5f9ee

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2334.562 ; gain = 29.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.184 | TNS=-2634.673| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: bb318c5c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.172 ; gain = 37.773

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10732
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10732
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e840e84f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.172 ; gain = 37.773

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e840e84f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.172 ; gain = 37.773
Phase 3 Initial Routing | Checksum: 1a53d0cf6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2366.465 ; gain = 61.066
INFO: [Route 35-580] Design has 13 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============================+==============================+===============================================================================================================================================================================+
| Launch Clock                 | Capture Clock                | Pin                                                                                                                                                                           |
+==============================+==============================+===============================================================================================================================================================================+
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_reg/D                                                                             |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/count_reg[0]/D                                                                               |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_reg/D                                                                             |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/D |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[16]/D     |
+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1754
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.432 | TNS=-5165.455| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2288bb063

Time (s): cpu = 00:01:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2366.465 ; gain = 61.066

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.449 | TNS=-5170.705| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f34672d0

Time (s): cpu = 00:01:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2366.465 ; gain = 61.066
Phase 4 Rip-up And Reroute | Checksum: 1f34672d0

Time (s): cpu = 00:01:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2366.465 ; gain = 61.066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22635986c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:09 . Memory (MB): peak = 2366.465 ; gain = 61.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.432 | TNS=-5012.249| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f838fc32

Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 2453.266 ; gain = 147.867

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f838fc32

Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 2453.266 ; gain = 147.867
Phase 5 Delay and Skew Optimization | Checksum: f838fc32

Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 2453.266 ; gain = 147.867

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f8099e2c

Time (s): cpu = 00:02:46 ; elapsed = 00:01:42 . Memory (MB): peak = 2453.266 ; gain = 147.867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.410 | TNS=-4956.602| WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e64eb4a3

Time (s): cpu = 00:02:46 ; elapsed = 00:01:42 . Memory (MB): peak = 2453.266 ; gain = 147.867
Phase 6 Post Hold Fix | Checksum: e64eb4a3

Time (s): cpu = 00:02:46 ; elapsed = 00:01:42 . Memory (MB): peak = 2453.266 ; gain = 147.867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.5102 %
  Global Horizontal Routing Utilization  = 4.25947 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17404b87e

Time (s): cpu = 00:02:46 ; elapsed = 00:01:42 . Memory (MB): peak = 2453.266 ; gain = 147.867

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17404b87e

Time (s): cpu = 00:02:46 ; elapsed = 00:01:42 . Memory (MB): peak = 2453.266 ; gain = 147.867

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 224d75cfe

Time (s): cpu = 00:02:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2453.266 ; gain = 147.867

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.410 | TNS=-4956.602| WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 224d75cfe

Time (s): cpu = 00:02:50 ; elapsed = 00:01:45 . Memory (MB): peak = 2453.266 ; gain = 147.867
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:50 ; elapsed = 00:01:46 . Memory (MB): peak = 2453.266 ; gain = 147.867

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
309 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:51 . Memory (MB): peak = 2453.266 ; gain = 147.867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2453.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Zed_SPI_wrapper_drc_routed.rpt -pb Zed_SPI_wrapper_drc_routed.pb -rpx Zed_SPI_wrapper_drc_routed.rpx
Command: report_drc -file Zed_SPI_wrapper_drc_routed.rpt -pb Zed_SPI_wrapper_drc_routed.pb -rpx Zed_SPI_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Zed_SPI_wrapper_methodology_drc_routed.rpt -pb Zed_SPI_wrapper_methodology_drc_routed.pb -rpx Zed_SPI_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zed_SPI_wrapper_methodology_drc_routed.rpt -pb Zed_SPI_wrapper_methodology_drc_routed.pb -rpx Zed_SPI_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Zed_SPI_wrapper_power_routed.rpt -pb Zed_SPI_wrapper_power_summary_routed.pb -rpx Zed_SPI_wrapper_power_routed.rpx
Command: report_power -file Zed_SPI_wrapper_power_routed.rpt -pb Zed_SPI_wrapper_power_summary_routed.pb -rpx Zed_SPI_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
321 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Zed_SPI_wrapper_route_status.rpt -pb Zed_SPI_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Zed_SPI_wrapper_timing_summary_routed.rpt -pb Zed_SPI_wrapper_timing_summary_routed.pb -rpx Zed_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zed_SPI_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zed_SPI_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zed_SPI_wrapper_bus_skew_routed.rpt -pb Zed_SPI_wrapper_bus_skew_routed.pb -rpx Zed_SPI_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Zed_SPI_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Zed_SPI_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Zed_SPI_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force Zed_SPI_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 22 net(s) have no routable loads. The problem bus(es) and/or net(s) are Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0], and Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zed_SPI_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2844.383 ; gain = 391.117
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 23:30:32 2022...
