{"Source Block": ["oh/spi/hdl/spi_master_regs.v@187:200@HdlStmProcess", "   assign write_mask[63:0] = (datamode_in[1:0]==2'b00) ? 64'h00000000000000FF :\n\t\t\t     (datamode_in[1:0]==2'b01) ? 64'h000000000000FFFF :\n\t\t\t     (datamode_in[1:0]==2'b10) ? 64'h00000000FFFFFFFF :\n\t\t\t                                 64'hFFFFFFFFFFFFFFFF;\n   \n   always @ (posedge clk)\n     for(i=0;i<64;i=i+1)\t   \n       if(tx_write & write_mask[i])\t       \n \t tx_reg[dstaddr_in[4:3]][i] <= reg_wdata[i]; \n   \n   assign tx_vector[255:0]= {tx_reg[3],\n                             tx_reg[2],\n\t\t\t     tx_reg[1],\n\t\t\t     tx_reg[0]};\n"], "Clone Blocks": [["oh/spi/hdl/spi_master_regs.v@182:195", "   //####################################\n\n   //auto start on writing to lowest tx data register\n  \n\n   assign write_mask[63:0] = (datamode_in[1:0]==2'b00) ? 64'h00000000000000FF :\n\t\t\t     (datamode_in[1:0]==2'b01) ? 64'h000000000000FFFF :\n\t\t\t     (datamode_in[1:0]==2'b10) ? 64'h00000000FFFFFFFF :\n\t\t\t                                 64'hFFFFFFFFFFFFFFFF;\n   \n   always @ (posedge clk)\n     for(i=0;i<64;i=i+1)\t   \n       if(tx_write & write_mask[i])\t       \n \t tx_reg[dstaddr_in[4:3]][i] <= reg_wdata[i]; \n"]], "Diff Content": {"Delete": [[192, "   always @ (posedge clk)\n"], [193, "     for(i=0;i<64;i=i+1)\t   \n"], [194, "       if(tx_write & write_mask[i])\t       \n"], [195, " \t tx_reg[dstaddr_in[4:3]][i] <= reg_wdata[i]; \n"]], "Add": []}}