{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715022769120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715022769120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 13:12:49 2024 " "Processing started: Mon May 06 13:12:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715022769120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715022769120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715022769120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715022769364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715022769364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 2 2 " "Found 2 design units, including 2 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774469 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_d " "Found entity 2: nand_d" {  } { { "inversor.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file add1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add1bit " "Found entity 1: add1bit" {  } { { "add1bit.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/add1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/andGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file orgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/orGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715022774474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715022774474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715022774500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:adder " "Elaborating entity \"add\" for hierarchy \"add:adder\"" {  } { { "ALU.sv" "adder" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1bit add:adder\|add1bit:forloop\[0\].misumador " "Elaborating entity \"add1bit\" for hierarchy \"add:adder\|add1bit:forloop\[0\].misumador\"" {  } { { "add.sv" "forloop\[0\].misumador" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/add.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:subtractor " "Elaborating entity \"sub\" for hierarchy \"sub:subtractor\"" {  } { { "ALU.sv" "subtractor" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor sub:subtractor\|inversor:inverter " "Elaborating entity \"inversor\" for hierarchy \"sub:subtractor\|inversor:inverter\"" {  } { { "sub.sv" "inverter" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/sub.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_d sub:subtractor\|inversor:inverter\|nand_d:loop\[0\].nand_inst " "Elaborating entity \"nand_d\" for hierarchy \"sub:subtractor\|inversor:inverter\|nand_d:loop\[0\].nand_inst\"" {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate orGate:or_gate " "Elaborating entity \"orGate\" for hierarchy \"orGate:or_gate\"" {  } { { "ALU.sv" "or_gate" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate andGate:and_gate " "Elaborating entity \"andGate\" for hierarchy \"andGate:and_gate\"" {  } { { "ALU.sv" "and_gate" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715022774515 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[3\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[3\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[3\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[2\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[2\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[2\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[1\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[1\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[1\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[0\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[0\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[0\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/edgar/OneDrive/Documents/Gaby/ProyectoFunda/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1715022774529 "|ALU|sub:subtractor|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1715022774553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715022774572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 13:12:54 2024 " "Processing ended: Mon May 06 13:12:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715022774572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715022774572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715022774572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715022774572 ""}
