#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 18 23:03:56 2019
# Process ID: 21608
# Current directory: C:/Users/aaksh/project_lcdverilog/project_lcdverilog.runs/synth_1
# Command line: vivado.exe -log lcd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lcd.tcl
# Log file: C:/Users/aaksh/project_lcdverilog/project_lcdverilog.runs/synth_1/lcd.vds
# Journal file: C:/Users/aaksh/project_lcdverilog/project_lcdverilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lcd.tcl -notrace
Command: synth_design -top lcd -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7304 
WARNING: [Synth 8-976] lcd_cmd_ptr has already been declared [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:96]
WARNING: [Synth 8-2654] second declaration of lcd_cmd_ptr ignored [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:96]
INFO: [Synth 8-994] lcd_cmd_ptr is declared here [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.395 ; gain = 109.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lcd' [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:5]
	Parameter stFunctionSet bound to: 4'b0000 
	Parameter stDisplayCtrlSet bound to: 4'b0001 
	Parameter stDisplayClear bound to: 4'b0010 
	Parameter stPowerOn_Delay bound to: 4'b0011 
	Parameter stFunctionSet_Delay bound to: 4'b0100 
	Parameter stDisplayCtrlSet_Delay bound to: 4'b0101 
	Parameter stDisplayClear_Delay bound to: 4'b0110 
	Parameter stInitDne bound to: 4'b0111 
	Parameter stActWr bound to: 4'b1000 
	Parameter stCharDelay bound to: 4'b1001 
WARNING: [Synth 8-6014] Unused sequential element cal1_reg was removed.  [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:99]
WARNING: [Synth 8-6014] Unused sequential element cal_reg was removed.  [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:628]
INFO: [Synth 8-6155] done synthesizing module 'lcd' (1#1) [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 523.383 ; gain = 163.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.383 ; gain = 163.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.383 ; gain = 163.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 862.000 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 862.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.000 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 862.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'LCD_CMDS_reg[1][9:0]' into 'LCD_CMDS_reg[0][9:0]' [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:101]
INFO: [Synth 8-4471] merging register 'LCD_CMDS_reg[2][9:0]' into 'LCD_CMDS_reg[0][9:0]' [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:101]
INFO: [Synth 8-4471] merging register 'LCD_CMDS_reg[3][9:0]' into 'LCD_CMDS_reg[0][9:0]' [C:/Users/aaksh/project_lcdverilog/project_lcdverilog.srcs/sources_1/new/lcd.sv:101]
INFO: [Synth 8-5546] ROM "oneUSClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "writeDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oneUSClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "writeDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LCD_CMDS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  21 Input     10 Bit        Muxes := 3     
	  20 Input     10 Bit        Muxes := 12    
	   8 Input     10 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 2     
	  13 Input     10 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  20 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  21 Input     10 Bit        Muxes := 3     
	  20 Input     10 Bit        Muxes := 12    
	   8 Input     10 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 2     
	  13 Input     10 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  20 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "oneUSClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][0]' (FDRE) to 'LCD_CMDS_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[19][0]' (FDE) to 'LCD_CMDS_reg[19][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[13][0]' (FDE) to 'LCD_CMDS_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[12][0]' (FDE) to 'LCD_CMDS_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[10][0]' (FDRE) to 'LCD_CMDS_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[8][0]' (FDE) to 'LCD_CMDS_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[5][0]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[4][0]' (FDRE) to 'LCD_CMDS_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][0]' (FDRE) to 'LCD_CMDS_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][1]' (FDRE) to 'LCD_CMDS_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[16][1]' (FDE) to 'LCD_CMDS_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[15][1]' (FDE) to 'LCD_CMDS_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[12][1]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[11][1]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[9][1]' (FDE) to 'LCD_CMDS_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[6][1]' (FDRE) to 'LCD_CMDS_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[5][1]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[4][1]' (FDRE) to 'LCD_CMDS_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][1]' (FDRE) to 'LCD_CMDS_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][2]' (FDRE) to 'LCD_CMDS_reg[23][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[20][2]' (FDE) to 'LCD_CMDS_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[16][2]' (FDE) to 'LCD_CMDS_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[14][2]' (FDE) to 'LCD_CMDS_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[10][2]' (FDSE) to 'LCD_CMDS_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[9][2]' (FDE) to 'LCD_CMDS_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[7][2]' (FDE) to 'LCD_CMDS_reg[20][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[6][2]' (FDSE) to 'LCD_CMDS_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[5][2]' (FDE) to 'LCD_CMDS_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[4][2]' (FDRE) to 'LCD_CMDS_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][2]' (FDRE) to 'LCD_CMDS_reg[23][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][3]' (FDSE) to 'LCD_CMDS_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[18][3]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[17][3]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[16][3]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[15][3]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[14][3]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[13][3]' (FDE) to 'LCD_CMDS_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[9][3]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[8][3]' (FDE) to 'LCD_CMDS_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[7][3]' (FDE) to 'LCD_CMDS_reg[20][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[5][3]' (FDE) to 'LCD_CMDS_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[4][3]' (FDRE) to 'LCD_CMDS_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][3]' (FDRE) to 'LCD_CMDS_reg[23][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LCD_CMDS_reg[23][4] )
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[22][4]' (FDSE) to 'LCD_CMDS_reg[22][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[20][4]' (FDE) to 'LCD_CMDS_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[17][4]' (FDE) to 'LCD_CMDS_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[8][4]' (FDE) to 'LCD_CMDS_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[7][4]' (FDE) to 'LCD_CMDS_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[6][4]' (FDSE) to 'LCD_CMDS_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[5][4]' (FDE) to 'LCD_CMDS_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[4][4]' (FDRE) to 'LCD_CMDS_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][4]' (FDRE) to 'LCD_CMDS_reg[23][5]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][5]' (FDRE) to 'LCD_CMDS_reg[23][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[22][5]' (FDSE) to 'LCD_CMDS_reg[22][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[21][5]' (FDSE) to 'LCD_CMDS_reg[21][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[20][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[19][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[18][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[17][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[16][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[15][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[14][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[13][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[12][5]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[8][5]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][5]' (FDRE) to 'LCD_CMDS_reg[23][6]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][6]' (FDRE) to 'LCD_CMDS_reg[23][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[22][6]' (FDRE) to 'LCD_CMDS_reg[22][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[18][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[17][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[16][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[15][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[14][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[13][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[12][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[11][6]' (FDE) to 'LCD_CMDS_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[10][6]' (FDSE) to 'LCD_CMDS_reg[10][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[9][6]' (FDE) to 'LCD_CMDS_reg[9][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[8][6]' (FDE) to 'LCD_CMDS_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[7][6]' (FDE) to 'LCD_CMDS_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[6][6]' (FDRE) to 'LCD_CMDS_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[4][6]' (FDRE) to 'LCD_CMDS_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[0][6]' (FDRE) to 'LCD_CMDS_reg[23][7]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[23][7]' (FDRE) to 'LCD_CMDS_reg[23][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[22][7]' (FDRE) to 'LCD_CMDS_reg[22][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[21][7]' (FDRE) to 'LCD_CMDS_reg[21][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[20][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[19][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[18][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[17][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[16][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[15][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[14][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[13][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[12][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[11][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[10][7]' (FDRE) to 'LCD_CMDS_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[9][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[8][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'LCD_CMDS_reg[7][7]' (FDE) to 'LCD_CMDS_reg[20][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LCD_CMDS_reg[22][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LCD_CMDS_reg[21][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LCD_CMDS_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[22][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[21][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[10][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD_CMDS_reg[0][8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 862.000 ; gain = 502.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |    13|
|5     |LUT3   |    15|
|6     |LUT4   |    22|
|7     |LUT5   |    78|
|8     |LUT6   |    61|
|9     |FDRE   |    64|
|10    |FDSE   |    11|
|11    |IBUF   |    15|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   311|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 874.055 ; gain = 175.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 874.055 ; gain = 514.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 874.055 ; gain = 526.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 874.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aaksh/project_lcdverilog/project_lcdverilog.runs/synth_1/lcd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lcd_utilization_synth.rpt -pb lcd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 23:04:39 2019...
