# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do kadia2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/COMPSYS/kadai2/kadai2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:33 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:37:33 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/COMPSYS/kadai2/clock_down.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:33 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 16:37:33 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/COMPSYS/kadai2/4bit_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:33 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:37:33 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/COMPSYS/kadai2/leddec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:33 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:37:33 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:08 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:38:08 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:08 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 16:38:08 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:08 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:38:08 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:08 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:38:08 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:08 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(26): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(26): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(26): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(26): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(26): (vcom-1136) Unknown identifier "â€˜0â€™".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(36): near "'": syntax error
# ** Warning: F:/COMPSYS/kadai2/tbkadai2.vhd(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(36): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(36): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(36): near "'": syntax error
# ** Warning: F:/COMPSYS/kadai2/tbkadai2.vhd(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(36): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(36): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(37): near "'": syntax error
# ** Warning: F:/COMPSYS/kadai2/tbkadai2.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(37): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(37): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(38): near "'": syntax error
# ** Warning: F:/COMPSYS/kadai2/tbkadai2.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(38): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(38): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(39): near "'": syntax error
# ** Warning: F:/COMPSYS/kadai2/tbkadai2.vhd(39): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(39): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(39): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(40): near "'": syntax error
# ** Warning: F:/COMPSYS/kadai2/tbkadai2.vhd(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(40): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(40): near "â": Identifier may not contain non-graphic character.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(43): near "constant": syntax error
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(46): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(46): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(47): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(47): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(51): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(51): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(56): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(56): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(57): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(57): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(58): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(58): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(59): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(59): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(60): (vcom-1136) Unknown identifier "CLK_CYCLE".
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(60): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(63): VHDL Compiler exiting
# End time: 16:38:08 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 41, Warnings: 6
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:47 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:43:47 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:47 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 16:43:47 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:47 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:43:47 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:47 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:43:47 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:47 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# ** Error: (vcom-11) Could not find work.tbkaida2.
# ** Error: F:/COMPSYS/kadai2/tbkadai2.vhd(64): VHDL Compiler exiting
# End time: 16:43:47 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:58 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:44:58 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:58 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 16:44:58 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:58 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:44:58 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:58 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:44:58 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:58 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 16:44:58 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tbkadai2 -t ns
# vsim -gui -l msim_transcript work.tbkadai2 -t ns 
# Start time: 16:45:36 on Nov 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbkadai2(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.kadai2(rtl)
# Loading work.clkdown(rtl)
# Loading work.count(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbkadai2/TB_CLK \
sim:/tbkadai2/TB_RSTN \
sim:/tbkadai2/TB_STARN \
sim:/tbkadai2/TB_STOPN \
sim:/tbkadai2/TB_LEDH \
sim:/tbkadai2/TB_LEDL \
sim:/tbkadai2/CLK_CYCLE
# Load canceled
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tbkadai2/U1
run -all
# Break key hit
# Simulation stop requested.
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:33 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:57:33 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:33 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(20): near "00000000000000000000": (vcom-1203) String literal is not terminated with the " character.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(21): near "constant": (vcom-1576) expecting ';'.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(28): (vcom-1136) Unknown identifier "MAXCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(37): (vcom-1136) Unknown identifier "ZEROCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(37): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(38): (vcom-1136) Unknown identifier "MAXCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(47): VHDL Compiler exiting
# End time: 16:57:33 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:34 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:57:34 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:34 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:57:34 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:34 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 16:57:34 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:22 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:58:22 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:22 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(20): near "00000000000000000000": (vcom-1203) String literal is not terminated with the " character.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(21): near "constant": (vcom-1576) expecting ';'.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(28): (vcom-1136) Unknown identifier "MAXCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(37): (vcom-1136) Unknown identifier "ZEROCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(37): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(38): (vcom-1136) Unknown identifier "MAXCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(47): VHDL Compiler exiting
# End time: 16:58:22 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:22 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:58:22 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:22 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:58:22 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:22 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 16:58:22 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:53 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:58:53 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:53 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(20): near "00000000000000000000": (vcom-1203) String literal is not terminated with the " character.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(21): near "constant": (vcom-1576) expecting ';'.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(28): (vcom-1136) Unknown identifier "MAXCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(37): (vcom-1136) Unknown identifier "ZEROCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(37): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(38): (vcom-1136) Unknown identifier "MAXCOUNT".
# ** Error: F:/COMPSYS/kadai2/clock_down.vhd(47): VHDL Compiler exiting
# End time: 16:58:53 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:53 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:58:53 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:53 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:58:53 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:53 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 16:58:53 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:59:26 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 16:59:26 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:59:26 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:59:26 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 16:59:26 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:45 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 16:59:45 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:45 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 16:59:45 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:45 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 16:59:46 on Nov 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:46 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 16:59:46 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:46 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 16:59:46 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.tbkadai2
# End time: 17:00:11 on Nov 10,2019, Elapsed time: 0:14:35
# Errors: 22, Warnings: 1
# vsim -gui -l msim_transcript -t ns work.tbkadai2 
# Start time: 17:00:11 on Nov 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbkadai2(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.kadai2(rtl)
# Loading work.clkdown(rtl)
# Loading work.count(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbkadai2/TB_CLK \
sim:/tbkadai2/TB_RSTN \
sim:/tbkadai2/TB_STARN \
sim:/tbkadai2/TB_STOPN \
sim:/tbkadai2/TB_LEDH \
sim:/tbkadai2/TB_LEDL \
sim:/tbkadai2/CLK_CYCLE
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tbkadai2/U1
# Break key hit
# Simulation stop requested.
# End time: 17:02:42 on Nov 10,2019, Elapsed time: 0:02:31
# Errors: 0, Warnings: 1
