// Seed: 1048430339
module module_0 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  logic [id_3 : 1] id_8 = -1'h0;
  assign id_2[1] = id_4;
  logic [id_3 : id_3] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_2 = 32'd44
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  inout wire _id_1;
  assign id_3 = id_1;
  assign id_3 = id_2;
  wire [1 : id_2  -  1] id_4;
  logic [7:0][-1 'b0 : 1] id_5;
  assign id_2 = id_5;
  assign id_5[1'b0] = 1'b0;
  bit  id_6;
  wire id_7;
  assign id_6 = id_4;
  always @(posedge -1'b0 or posedge -1) id_6 = id_2;
  assign id_4 = id_7;
  assign id_5 = id_4;
  assign id_5[id_1] = id_4;
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_2,
      id_4,
      id_7,
      id_4,
      id_7
  );
  logic id_9;
endmodule
