

================================================================
== Vitis HLS Report for 'forwardOutput'
================================================================
* Date:           Wed May 21 10:33:40 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      338|      338|  3.380 us|  3.380 us|  338|  338|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_forwardOutput_Pipeline_VITIS_LOOP_54_1_fu_321  |forwardOutput_Pipeline_VITIS_LOOP_54_1  |      329|      329|  3.290 us|  3.290 us|  328|  328|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     769|   1198|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    273|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|     800|   1471|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_forwardOutput_Pipeline_VITIS_LOOP_54_1_fu_321  |forwardOutput_Pipeline_VITIS_LOOP_54_1  |        0|  16|  769|  1198|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        0|  16|  769|  1198|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |WEIGHTS_blk_n_AR          |   9|          2|    1|          2|
    |ap_NS_fsm                 |  45|         11|    1|         11|
    |m_axi_WEIGHTS_0_ARADDR    |  13|          3|   64|        192|
    |m_axi_WEIGHTS_0_ARBURST   |   9|          2|    2|          4|
    |m_axi_WEIGHTS_0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_WEIGHTS_0_ARID      |   9|          2|    1|          2|
    |m_axi_WEIGHTS_0_ARLEN     |  13|          3|   32|         96|
    |m_axi_WEIGHTS_0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_WEIGHTS_0_ARPROT    |   9|          2|    3|          6|
    |m_axi_WEIGHTS_0_ARQOS     |   9|          2|    4|          8|
    |m_axi_WEIGHTS_0_ARREGION  |   9|          2|    4|          8|
    |m_axi_WEIGHTS_0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_WEIGHTS_0_ARUSER    |   9|          2|    1|          2|
    |m_axi_WEIGHTS_0_ARVALID   |  13|          3|    1|          3|
    |m_axi_WEIGHTS_0_RREADY    |   9|          2|    1|          2|
    |output_0                  |   9|          2|    2|          4|
    |output_1                  |   9|          2|    2|          4|
    |output_2                  |   9|          2|    2|          4|
    |output_3                  |   9|          2|    2|          4|
    |output_4                  |   9|          2|    2|          4|
    |output_5                  |   9|          2|    2|          4|
    |output_6                  |   9|          2|    2|          4|
    |output_7                  |   9|          2|    2|          4|
    |output_8                  |   9|          2|    2|          4|
    |output_9                  |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 273|         62|  144|        394|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  10|   0|   10|          0|
    |grp_forwardOutput_Pipeline_VITIS_LOOP_54_1_fu_321_ap_start_reg  |   1|   0|    1|          0|
    |output_0_reg                                                    |   2|   0|    2|          0|
    |output_1_reg                                                    |   2|   0|    2|          0|
    |output_2_reg                                                    |   2|   0|    2|          0|
    |output_3_reg                                                    |   2|   0|    2|          0|
    |output_4_reg                                                    |   2|   0|    2|          0|
    |output_5_reg                                                    |   2|   0|    2|          0|
    |output_6_reg                                                    |   2|   0|    2|          0|
    |output_7_reg                                                    |   2|   0|    2|          0|
    |output_8_reg                                                    |   2|   0|    2|          0|
    |output_9_reg                                                    |   2|   0|    2|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  31|   0|   31|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  forwardOutput|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  forwardOutput|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  forwardOutput|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  forwardOutput|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  forwardOutput|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  forwardOutput|  return value|
|hidden_0_val              |   in|    2|     ap_none|   hidden_0_val|        scalar|
|hidden_1_val              |   in|    2|     ap_none|   hidden_1_val|        scalar|
|hidden_2_val              |   in|    2|     ap_none|   hidden_2_val|        scalar|
|hidden_3_val              |   in|    2|     ap_none|   hidden_3_val|        scalar|
|hidden_4_val              |   in|    2|     ap_none|   hidden_4_val|        scalar|
|hidden_5_val              |   in|    2|     ap_none|   hidden_5_val|        scalar|
|hidden_6_val              |   in|    2|     ap_none|   hidden_6_val|        scalar|
|hidden_7_val              |   in|    2|     ap_none|   hidden_7_val|        scalar|
|hidden_8_val              |   in|    2|     ap_none|   hidden_8_val|        scalar|
|hidden_9_val              |   in|    2|     ap_none|   hidden_9_val|        scalar|
|hidden_10_val             |   in|    2|     ap_none|  hidden_10_val|        scalar|
|hidden_11_val             |   in|    2|     ap_none|  hidden_11_val|        scalar|
|hidden_12_val             |   in|    2|     ap_none|  hidden_12_val|        scalar|
|hidden_13_val             |   in|    2|     ap_none|  hidden_13_val|        scalar|
|hidden_14_val             |   in|    2|     ap_none|  hidden_14_val|        scalar|
|hidden_15_val             |   in|    2|     ap_none|  hidden_15_val|        scalar|
|hidden_16_val             |   in|    2|     ap_none|  hidden_16_val|        scalar|
|hidden_17_val             |   in|    2|     ap_none|  hidden_17_val|        scalar|
|hidden_18_val             |   in|    2|     ap_none|  hidden_18_val|        scalar|
|hidden_19_val             |   in|    2|     ap_none|  hidden_19_val|        scalar|
|hidden_20_val             |   in|    2|     ap_none|  hidden_20_val|        scalar|
|hidden_21_val             |   in|    2|     ap_none|  hidden_21_val|        scalar|
|hidden_22_val             |   in|    2|     ap_none|  hidden_22_val|        scalar|
|hidden_23_val             |   in|    2|     ap_none|  hidden_23_val|        scalar|
|hidden_24_val             |   in|    2|     ap_none|  hidden_24_val|        scalar|
|hidden_25_val             |   in|    2|     ap_none|  hidden_25_val|        scalar|
|hidden_26_val             |   in|    2|     ap_none|  hidden_26_val|        scalar|
|hidden_27_val             |   in|    2|     ap_none|  hidden_27_val|        scalar|
|hidden_28_val             |   in|    2|     ap_none|  hidden_28_val|        scalar|
|hidden_29_val             |   in|    2|     ap_none|  hidden_29_val|        scalar|
|hidden_30_val             |   in|    2|     ap_none|  hidden_30_val|        scalar|
|hidden_31_val             |   in|    2|     ap_none|  hidden_31_val|        scalar|
|output_0                  |  out|    2|      ap_vld|       output_0|       pointer|
|output_0_ap_vld           |  out|    1|      ap_vld|       output_0|       pointer|
|output_1                  |  out|    2|      ap_vld|       output_1|       pointer|
|output_1_ap_vld           |  out|    1|      ap_vld|       output_1|       pointer|
|output_2                  |  out|    2|      ap_vld|       output_2|       pointer|
|output_2_ap_vld           |  out|    1|      ap_vld|       output_2|       pointer|
|output_3                  |  out|    2|      ap_vld|       output_3|       pointer|
|output_3_ap_vld           |  out|    1|      ap_vld|       output_3|       pointer|
|output_4                  |  out|    2|      ap_vld|       output_4|       pointer|
|output_4_ap_vld           |  out|    1|      ap_vld|       output_4|       pointer|
|output_5                  |  out|    2|      ap_vld|       output_5|       pointer|
|output_5_ap_vld           |  out|    1|      ap_vld|       output_5|       pointer|
|output_6                  |  out|    2|      ap_vld|       output_6|       pointer|
|output_6_ap_vld           |  out|    1|      ap_vld|       output_6|       pointer|
|output_7                  |  out|    2|      ap_vld|       output_7|       pointer|
|output_7_ap_vld           |  out|    1|      ap_vld|       output_7|       pointer|
|output_8                  |  out|    2|      ap_vld|       output_8|       pointer|
|output_8_ap_vld           |  out|    1|      ap_vld|       output_8|       pointer|
|output_9                  |  out|    2|      ap_vld|       output_9|       pointer|
|output_9_ap_vld           |  out|    1|      ap_vld|       output_9|       pointer|
|m_axi_WEIGHTS_0_AWVALID   |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWREADY   |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWADDR    |  out|   64|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWID      |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWLEN     |  out|   32|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWSIZE    |  out|    3|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWBURST   |  out|    2|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWLOCK    |  out|    2|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWCACHE   |  out|    4|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWPROT    |  out|    3|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWQOS     |  out|    4|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWREGION  |  out|    4|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWUSER    |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WVALID    |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WREADY    |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WDATA     |  out|    8|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WSTRB     |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WLAST     |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WID       |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WUSER     |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARVALID   |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARREADY   |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARADDR    |  out|   64|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARID      |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARLEN     |  out|   32|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARSIZE    |  out|    3|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARBURST   |  out|    2|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARLOCK    |  out|    2|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARCACHE   |  out|    4|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARPROT    |  out|    3|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARQOS     |  out|    4|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARREGION  |  out|    4|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARUSER    |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RVALID    |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RREADY    |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RDATA     |   in|    8|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RLAST     |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RID       |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RFIFONUM  |   in|   11|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RUSER     |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RRESP     |   in|    2|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BVALID    |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BREADY    |  out|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BRESP     |   in|    2|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BID       |   in|    1|       m_axi|        WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BUSER     |   in|    1|       m_axi|        WEIGHTS|       pointer|
|W2                        |   in|   64|     ap_none|             W2|        scalar|
+--------------------------+-----+-----+------------+---------------+--------------+

