(S (NP (JJ Main) (NNS memories)) (VP (VBP play) (NP (DT an) (JJ important) (NN role)) (PP (IN in) (NP (NP (JJ overall) (NN energy) (NN consumption)) (PP (IN of) (NP (VBN embedded) (NNS systems)))))) (. .))
(SINV (VP (VBG Using) (NP (JJ conventional) (NN memory) (NNS technologies)) (PP (IN in) (NP (NP (JJ future) (NNS designs)) (PP (IN in) (NP (JJ nanoscale) (NN era)))))) (VP (VBZ causes) (NP (DT a) (JJ drastic) (NN increase)) (PP (IN in) (NP (NN leakage) (NN power)))) (NP (NP (NN consumption)) (CC and) (NP (ADJP (NN temperature) (HYPH -) (VBN related)) (NNS problems))) (. .))
(S (NP (VBG Emerging) (JJ non-volatile) (NML (NN memory) (-LRB- -LRB-) (NN NVM) (-RRB- -RRB-)) (NNS technologies)) (VP (VBP offer) (NP (NP (JJ many) (JJ desirable) (NNS characteristics)) (PP (JJ such) (IN as) (NP (NP (NML (JJ near) (HYPH -) (NN zero)) (NN leakage) (NN power)) (, ,) (NP (JJ high) (NN density)) (CC and) (NP (NN non-volatility)))))) (. .))
(S (NP (PRP They)) (VP (MD can) (ADVP (RB significantly)) (VP (VB mitigate) (NP (NP (DT the) (NN issue)) (PP (IN of) (NP (NN memory) (NN leakage) (NN power)))) (PP (IN in) (NP (ADJP (JJ future) (VBN embedded)) (NML (NN chip) (HYPH -) (NN multiprocessor) (PRN (-LRB- -LRB-) (NP (NN eCMP)) (-RRB- -RRB-))) (NNS systems))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (PRP they)) (VP (VBP suffer) (PP (IN from) (NP (NP (NP (NNS challenges)) (PP (JJ such) (IN as) (NP (JJ limited) (NML (NML (NN write) (NN endurance)) (CC and) (NML (JJ high) (NN write) (NN energy))) (NN consumption)))) (SBAR (WHNP (WDT which)) (S (VP (VBP restrict) (NP (PRP them)) (PP (IN for) (NP (NP (NN adoption)) (PP (IN in) (NP (JJ modern) (NN memory) (NNS systems))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN article))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (DT a) (NN convex) (NN optimization) (NN model)) (S (VP (TO to) (VP (VB design) (NP (NP (DT a) (NN 3D)) (VP (VBN stacked) (NP (NP (NML (NN hybrid) (NN memory)) (NN architecture)) (PP (IN in) (NP (NN order)))) (S (VP (TO to) (VP (VB minimize) (NP (NP (DT the) (JJ future) (VBN embedded) (NML (NNS systems) (NN energy)) (NN consumption)) (PP (IN in) (NP (DT the) (JJ dark) (NN silicon) (NN era))))))))))))) (. .))
(S (NP (DT This) (VBN proposed) (NN approach)) (VP (VBZ satisfies) (NP (NP (NN endurance) (NN constraint)) (PP (IN in) (NP (NN order) (S (VP (TO to) (VP (VB design) (NP (DT a) (JJ reliable) (NN memory) (NN system))))))))) (. .))
(S (NP (PRP$ Our) (NN convex) (NN model)) (VP (VBZ optimizes) (NP (NP (NP (NNS numbers) (CC and) (NN placement)) (PP (IN of) (NP (NNP eDRAM)))) (CC and) (NP (NP (NML (NNP STT) (HYPH -) (NNP RAM)) (NN memory) (NNS banks)) (PP (IN on) (NP (DT the) (NN memory) (NN layer))))) (S (VP (TO to) (VP (VB exploit) (NP (NP (DT the) (NNS advantages)) (PP (IN of) (NP (NP (DT both) (NNS technologies)) (PP (IN in) (NP (JJ future) (NNS eCMPs)))))))))) (. .))
(S (S (NP (NP (NNP Energy) (NN consumption)) (, ,) (NP (NP (DT the) (JJ main) (NN challenge)) (PP (IN in) (NP (DT the) (JJ dark) (NN silicon) (NN era)))) (, ,)) (VP (VBZ is) (VP (VBN represented) (PP (IN as) (NP (NP (DT a) (JJ major) (NN target)) (PP (IN in) (NP (DT this) (NN work)))))))) (CC and) (S (NP (PRP it)) (VP (VBZ is) (VP (VBN minimized) (PP (IN by) (NP (NP (DT the) (JJ detailed) (NN optimization) (NN model)) (PP (IN in) (NP (NN order))))) (S (VP (TO to) (VP (VB design) (NP (DT a) (JJ dark) (NML (NN silicon) (ADJP (JJ aware)) (NN 3D)) (NN Chip) (HYPH -) (NN Multiprocessor)))))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (PP (IN in) (NP (NP (NN comparison)) (PP (IN with) (NP (DT the) (NML (NN Baseline) (NN memory)) (NN design))))) (, ,) (NP (DT the) (VBN proposed) (NN architecture)) (VP (VBZ improves) (NP (NP (DT the) (NN energy) (NN consumption) (CC and) (NN performance)) (PP (IN of) (NP (NP (DT the) (NN 3D) (NN CMP)) (PP (IN on) (NP (ADJP (JJ average) (PP (IN about) (NP (CD 61.33) (CC and) (CD 9)))) (NN percent)))))) (ADVP (RB respectively)))))) (. .))
