
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d54  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20070000  00081d54  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000020c  20070430  00082184  00020430  2**2
                  ALLOC
  3 .stack        00002004  2007063c  00082390  00020430  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020459  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000a016  00000000  00000000  000204b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001de3  00000000  00000000  0002a4c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005905  00000000  00000000  0002c2ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000880  00000000  00000000  00031bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000750  00000000  00000000  00032430  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018880  00000000  00000000  00032b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f177  00000000  00000000  0004b400  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005ff9f  00000000  00000000  0005a577  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000011e8  00000000  00000000  000ba518  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072640 	.word	0x20072640
   80004:	00080f01 	.word	0x00080f01
   80008:	00080efd 	.word	0x00080efd
   8000c:	00080efd 	.word	0x00080efd
   80010:	00080efd 	.word	0x00080efd
   80014:	00080efd 	.word	0x00080efd
   80018:	00080efd 	.word	0x00080efd
	...
   8002c:	00080efd 	.word	0x00080efd
   80030:	00080efd 	.word	0x00080efd
   80034:	00000000 	.word	0x00000000
   80038:	00080efd 	.word	0x00080efd
   8003c:	00080efd 	.word	0x00080efd
   80040:	00080efd 	.word	0x00080efd
   80044:	00080efd 	.word	0x00080efd
   80048:	00080efd 	.word	0x00080efd
   8004c:	00080efd 	.word	0x00080efd
   80050:	00080efd 	.word	0x00080efd
   80054:	00080efd 	.word	0x00080efd
   80058:	00080efd 	.word	0x00080efd
   8005c:	00080efd 	.word	0x00080efd
   80060:	00080efd 	.word	0x00080efd
   80064:	00080efd 	.word	0x00080efd
   80068:	00000000 	.word	0x00000000
   8006c:	00080d6d 	.word	0x00080d6d
   80070:	00080d81 	.word	0x00080d81
   80074:	00080d95 	.word	0x00080d95
   80078:	00080da9 	.word	0x00080da9
	...
   80084:	00080efd 	.word	0x00080efd
   80088:	00080efd 	.word	0x00080efd
   8008c:	00080efd 	.word	0x00080efd
   80090:	00080efd 	.word	0x00080efd
   80094:	00080efd 	.word	0x00080efd
   80098:	00080efd 	.word	0x00080efd
   8009c:	00080efd 	.word	0x00080efd
   800a0:	00080efd 	.word	0x00080efd
   800a4:	00000000 	.word	0x00000000
   800a8:	00080efd 	.word	0x00080efd
   800ac:	000801e9 	.word	0x000801e9
   800b0:	00080efd 	.word	0x00080efd
   800b4:	00080efd 	.word	0x00080efd
   800b8:	00080efd 	.word	0x00080efd
   800bc:	00080efd 	.word	0x00080efd
   800c0:	00080efd 	.word	0x00080efd
   800c4:	00080efd 	.word	0x00080efd
   800c8:	00080efd 	.word	0x00080efd
   800cc:	00080efd 	.word	0x00080efd
   800d0:	00080efd 	.word	0x00080efd
   800d4:	00080efd 	.word	0x00080efd
   800d8:	00080efd 	.word	0x00080efd
   800dc:	00080efd 	.word	0x00080efd
   800e0:	00080efd 	.word	0x00080efd
   800e4:	00080efd 	.word	0x00080efd
   800e8:	00080efd 	.word	0x00080efd
   800ec:	00080efd 	.word	0x00080efd
   800f0:	00080efd 	.word	0x00080efd

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070430 	.word	0x20070430
   80110:	00000000 	.word	0x00000000
   80114:	00081d54 	.word	0x00081d54

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070434 	.word	0x20070434
   80144:	00081d54 	.word	0x00081d54
   80148:	00081d54 	.word	0x00081d54
   8014c:	00000000 	.word	0x00000000

00080150 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80150:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80152:	2401      	movs	r4, #1
   80154:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80156:	2500      	movs	r5, #0
   80158:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8015a:	f240 2402 	movw	r4, #514	; 0x202
   8015e:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80162:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80166:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8016a:	6844      	ldr	r4, [r0, #4]
   8016c:	0052      	lsls	r2, r2, #1
   8016e:	fbb1 f1f2 	udiv	r1, r1, r2
   80172:	1e4a      	subs	r2, r1, #1
   80174:	0212      	lsls	r2, r2, #8
   80176:	b292      	uxth	r2, r2
   80178:	4323      	orrs	r3, r4
   8017a:	431a      	orrs	r2, r3
   8017c:	6042      	str	r2, [r0, #4]
	return 0;
}
   8017e:	4628      	mov	r0, r5
   80180:	bc30      	pop	{r4, r5}
   80182:	4770      	bx	lr

00080184 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80184:	6843      	ldr	r3, [r0, #4]
   80186:	0109      	lsls	r1, r1, #4
   80188:	f001 0110 	and.w	r1, r1, #16
   8018c:	430b      	orrs	r3, r1
   8018e:	6043      	str	r3, [r0, #4]
   80190:	4770      	bx	lr
   80192:	bf00      	nop

00080194 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80194:	6843      	ldr	r3, [r0, #4]
   80196:	01d2      	lsls	r2, r2, #7
   80198:	b2d2      	uxtb	r2, r2
   8019a:	4319      	orrs	r1, r3
   8019c:	4311      	orrs	r1, r2
   8019e:	6041      	str	r1, [r0, #4]
   801a0:	4770      	bx	lr
   801a2:	bf00      	nop

000801a4 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801a4:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801a6:	6844      	ldr	r4, [r0, #4]
   801a8:	0609      	lsls	r1, r1, #24
   801aa:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   801ae:	4322      	orrs	r2, r4
   801b0:	430a      	orrs	r2, r1
   801b2:	071b      	lsls	r3, r3, #28
   801b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   801b8:	4313      	orrs	r3, r2
   801ba:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   801bc:	bc10      	pop	{r4}
   801be:	4770      	bx	lr

000801c0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   801c0:	2302      	movs	r3, #2
   801c2:	6003      	str	r3, [r0, #0]
   801c4:	4770      	bx	lr
   801c6:	bf00      	nop

000801c8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   801c8:	2301      	movs	r3, #1
   801ca:	fa03 f101 	lsl.w	r1, r3, r1
   801ce:	6101      	str	r1, [r0, #16]
   801d0:	4770      	bx	lr
   801d2:	bf00      	nop

000801d4 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   801d4:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   801d6:	bf9a      	itte	ls
   801d8:	3050      	addls	r0, #80	; 0x50
   801da:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   801de:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   801e0:	4770      	bx	lr
   801e2:	bf00      	nop

000801e4 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   801e4:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   801e6:	4770      	bx	lr

000801e8 <TC0_Handler>:
#include "Filter/sevenToNinekHz.h"
/**
*  Hanterar interruptet som då utför filtret
*/
void TC0_Handler(void)
{
   801e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   801ea:	b083      	sub	sp, #12
	uint32_t invalue, outvalue;
	uint32_t out0,out1,out2,out3;
	uint32_t analogpin0,analogpin1,analogpin2,analogpin3;

	
	ul_dummy = tc_get_status(TC0, 0);
   801ec:	2100      	movs	r1, #0
   801ee:	481a      	ldr	r0, [pc, #104]	; (80258 <TC0_Handler+0x70>)
   801f0:	4b1a      	ldr	r3, [pc, #104]	; (8025c <TC0_Handler+0x74>)
   801f2:	4798      	blx	r3
   801f4:	9001      	str	r0, [sp, #4]

	
	UNUSED(ul_dummy);
   801f6:	9b01      	ldr	r3, [sp, #4]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   801f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   801fc:	4b18      	ldr	r3, [pc, #96]	; (80260 <TC0_Handler+0x78>)
   801fe:	631a      	str	r2, [r3, #48]	; 0x30
	
	ioport_set_pin_level(CHECK_PIN,HIGH);		// Sätter pin 22 hög
	adc_start(ADC);								// Startar ADC
   80200:	4818      	ldr	r0, [pc, #96]	; (80264 <TC0_Handler+0x7c>)
   80202:	4b19      	ldr	r3, [pc, #100]	; (80268 <TC0_Handler+0x80>)
   80204:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // väntar till DRDY blir hög
   80206:	4d17      	ldr	r5, [pc, #92]	; (80264 <TC0_Handler+0x7c>)
   80208:	4c18      	ldr	r4, [pc, #96]	; (8026c <TC0_Handler+0x84>)
   8020a:	4628      	mov	r0, r5
   8020c:	47a0      	blx	r4
   8020e:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   80212:	d0fa      	beq.n	8020a <TC0_Handler+0x22>

	invalue=adc_get_channel_value(ADC,ADC_CHANNEL_10);			// Läser av värdet på analogpin8 som är själva ljud signalen
   80214:	210a      	movs	r1, #10
   80216:	4813      	ldr	r0, [pc, #76]	; (80264 <TC0_Handler+0x7c>)
   80218:	4b15      	ldr	r3, [pc, #84]	; (80270 <TC0_Handler+0x88>)
   8021a:	4798      	blx	r3
   8021c:	4606      	mov	r6, r0
	
	//Filter 1-2500 Hz
	out0 = 0;
	out0 = oneHzToTwoFivekHz(invalue);//FUNGERAR BRA MEN SIGNALEN GÅR UPP LÅNGSAMT
   8021e:	4b15      	ldr	r3, [pc, #84]	; (80274 <TC0_Handler+0x8c>)
   80220:	4798      	blx	r3
   80222:	4607      	mov	r7, r0
	//analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_7);
	//out0 = modifyOutPut(out0,analogpin0);
	//Filter 2500-5000 Hz
	out1 = 0;
	out1 = twofiveToFivekHz(invalue);//FUNGERAR BRA
   80224:	4630      	mov	r0, r6
   80226:	4b14      	ldr	r3, [pc, #80]	; (80278 <TC0_Handler+0x90>)
   80228:	4798      	blx	r3
   8022a:	4604      	mov	r4, r0
	//analogpin1 = adc_get_channel_value(ADC,ADC_CHANNEL_6);
	//out1 = modifyOutPut(out1,analogpin1);
	//Filter 5000-7500 Hz
	out2 = 0;
	out2 = fiveToSevenkHz(invalue);//FUNGERAR BRA
   8022c:	4630      	mov	r0, r6
   8022e:	4b13      	ldr	r3, [pc, #76]	; (8027c <TC0_Handler+0x94>)
   80230:	4798      	blx	r3
   80232:	4605      	mov	r5, r0
	//analogpin2 = adc_get_channel_value(ADC,ADC_CHANNEL_5);
	//out2 = modifyOutPut(out2,analogpin2);
	//Filter 7500-9999 Hz
	out3 = 0;
	out3 = sevenToNinekHz(invalue);//FUNGERAR BRA
   80234:	4630      	mov	r0, r6
   80236:	4b12      	ldr	r3, [pc, #72]	; (80280 <TC0_Handler+0x98>)
   80238:	4798      	blx	r3

	//OUTPUT
	outvalue = (out0+out1+out2+out3)+2048;							//lägger till filter på outvalue som skickas till DAC. 2048 lägger till offset!! på ~1.4 V
	
	
	dacc_write_conversion_data(DACC,outvalue);	// Skickar ut värdet på DAC
   8023a:	1939      	adds	r1, r7, r4
   8023c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
   80240:	4429      	add	r1, r5
   80242:	4401      	add	r1, r0
   80244:	480f      	ldr	r0, [pc, #60]	; (80284 <TC0_Handler+0x9c>)
   80246:	4b10      	ldr	r3, [pc, #64]	; (80288 <TC0_Handler+0xa0>)
   80248:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8024a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8024e:	4b04      	ldr	r3, [pc, #16]	; (80260 <TC0_Handler+0x78>)
   80250:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// Sätter pin22 låg
	
}
   80252:	b003      	add	sp, #12
   80254:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80256:	bf00      	nop
   80258:	40080000 	.word	0x40080000
   8025c:	000809d5 	.word	0x000809d5
   80260:	400e1000 	.word	0x400e1000
   80264:	400c0000 	.word	0x400c0000
   80268:	000801c1 	.word	0x000801c1
   8026c:	000801e5 	.word	0x000801e5
   80270:	000801d5 	.word	0x000801d5
   80274:	000803f1 	.word	0x000803f1
   80278:	000806a9 	.word	0x000806a9
   8027c:	00080291 	.word	0x00080291
   80280:	00080549 	.word	0x00080549
   80284:	400c8000 	.word	0x400c8000
   80288:	00080945 	.word	0x00080945
   8028c:	00000000 	.word	0x00000000

00080290 <fiveToSevenkHz>:


/*-------------------------------------------------*/

//5000-7500 Hz
uint32_t fiveToSevenkHz(uint32_t invalue){
   80290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80294:	4b44      	ldr	r3, [pc, #272]	; (803a8 <fiveToSevenkHz+0x118>)
   80296:	689a      	ldr	r2, [r3, #8]
   80298:	60da      	str	r2, [r3, #12]
   8029a:	6859      	ldr	r1, [r3, #4]
   8029c:	6099      	str	r1, [r3, #8]
   8029e:	681a      	ldr	r2, [r3, #0]
   802a0:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   802a2:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   802a4:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   802a8:	4c40      	ldr	r4, [pc, #256]	; (803ac <fiveToSevenkHz+0x11c>)
   802aa:	6862      	ldr	r2, [r4, #4]
   802ac:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   802ae:	60e5      	str	r5, [r4, #12]
   802b0:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   802b2:	4f3f      	ldr	r7, [pc, #252]	; (803b0 <fiveToSevenkHz+0x120>)
   802b4:	fb07 f101 	mul.w	r1, r7, r1
   802b8:	fb08 1000 	mla	r0, r8, r0, r1
   802bc:	4e3d      	ldr	r6, [pc, #244]	; (803b4 <fiveToSevenkHz+0x124>)
   802be:	fb86 1300 	smull	r1, r3, r6, r0
   802c2:	17c0      	asrs	r0, r0, #31
   802c4:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   802c8:	4b3b      	ldr	r3, [pc, #236]	; (803b8 <fiveToSevenkHz+0x128>)
   802ca:	fb03 f305 	mul.w	r3, r3, r5
   802ce:	493b      	ldr	r1, [pc, #236]	; (803bc <fiveToSevenkHz+0x12c>)
   802d0:	fb01 3302 	mla	r3, r1, r2, r3
   802d4:	fb86 1203 	smull	r1, r2, r6, r3
   802d8:	17db      	asrs	r3, r3, #31
   802da:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   802de:	f8df 9108 	ldr.w	r9, [pc, #264]	; 803e8 <fiveToSevenkHz+0x158>
   802e2:	4418      	add	r0, r3
   802e4:	47c8      	blx	r9
   802e6:	4d36      	ldr	r5, [pc, #216]	; (803c0 <fiveToSevenkHz+0x130>)
   802e8:	47a8      	blx	r5
   802ea:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   802ec:	4b35      	ldr	r3, [pc, #212]	; (803c4 <fiveToSevenkHz+0x134>)
   802ee:	689a      	ldr	r2, [r3, #8]
   802f0:	60da      	str	r2, [r3, #12]
   802f2:	6859      	ldr	r1, [r3, #4]
   802f4:	6099      	str	r1, [r3, #8]
   802f6:	681a      	ldr	r2, [r3, #0]
   802f8:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   802fa:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   802fc:	4c32      	ldr	r4, [pc, #200]	; (803c8 <fiveToSevenkHz+0x138>)
   802fe:	6862      	ldr	r2, [r4, #4]
   80300:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80302:	60e3      	str	r3, [r4, #12]
   80304:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80306:	fb07 f101 	mul.w	r1, r7, r1
   8030a:	fb08 1000 	mla	r0, r8, r0, r1
   8030e:	fb86 e100 	smull	lr, r1, r6, r0
   80312:	17c0      	asrs	r0, r0, #31
   80314:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80318:	492c      	ldr	r1, [pc, #176]	; (803cc <fiveToSevenkHz+0x13c>)
   8031a:	fb01 f303 	mul.w	r3, r1, r3
   8031e:	f06f 014d 	mvn.w	r1, #77	; 0x4d
   80322:	fb01 3302 	mla	r3, r1, r2, r3
   80326:	fb86 1203 	smull	r1, r2, r6, r3
   8032a:	17db      	asrs	r3, r3, #31
   8032c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80330:	4418      	add	r0, r3
   80332:	47c8      	blx	r9
   80334:	47a8      	blx	r5
   80336:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80338:	4b25      	ldr	r3, [pc, #148]	; (803d0 <fiveToSevenkHz+0x140>)
   8033a:	689a      	ldr	r2, [r3, #8]
   8033c:	60da      	str	r2, [r3, #12]
   8033e:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80342:	f8c3 e008 	str.w	lr, [r3, #8]
   80346:	681a      	ldr	r2, [r3, #0]
   80348:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   8034a:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   8034c:	4c21      	ldr	r4, [pc, #132]	; (803d4 <fiveToSevenkHz+0x144>)
   8034e:	6862      	ldr	r2, [r4, #4]
   80350:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   80352:	60e1      	str	r1, [r4, #12]
   80354:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.08);
	ysection3[1] = totsumsection3;
   80356:	fb07 f70e 	mul.w	r7, r7, lr
   8035a:	fb08 7000 	mla	r0, r8, r0, r7
   8035e:	fb86 7300 	smull	r7, r3, r6, r0
   80362:	17c0      	asrs	r0, r0, #31
   80364:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80368:	4b1b      	ldr	r3, [pc, #108]	; (803d8 <fiveToSevenkHz+0x148>)
   8036a:	fb03 f301 	mul.w	r3, r3, r1
   8036e:	f46f 7112 	mvn.w	r1, #584	; 0x248
   80372:	fb01 3302 	mla	r3, r1, r2, r3
   80376:	fb86 2603 	smull	r2, r6, r6, r3
   8037a:	17db      	asrs	r3, r3, #31
   8037c:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80380:	4418      	add	r0, r3
   80382:	4b16      	ldr	r3, [pc, #88]	; (803dc <fiveToSevenkHz+0x14c>)
   80384:	4798      	blx	r3
   80386:	a306      	add	r3, pc, #24	; (adr r3, 803a0 <fiveToSevenkHz+0x110>)
   80388:	e9d3 2300 	ldrd	r2, r3, [r3]
   8038c:	4e14      	ldr	r6, [pc, #80]	; (803e0 <fiveToSevenkHz+0x150>)
   8038e:	47b0      	blx	r6
   80390:	4b14      	ldr	r3, [pc, #80]	; (803e4 <fiveToSevenkHz+0x154>)
   80392:	4798      	blx	r3
   80394:	47a8      	blx	r5
   80396:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   80398:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8039c:	f3af 8000 	nop.w
   803a0:	47ae147b 	.word	0x47ae147b
   803a4:	3fb47ae1 	.word	0x3fb47ae1
   803a8:	2007044c 	.word	0x2007044c
   803ac:	2007047c 	.word	0x2007047c
   803b0:	fffffc18 	.word	0xfffffc18
   803b4:	10624dd3 	.word	0x10624dd3
   803b8:	fffffd24 	.word	0xfffffd24
   803bc:	fffffb62 	.word	0xfffffb62
   803c0:	00081ba1 	.word	0x00081ba1
   803c4:	2007045c 	.word	0x2007045c
   803c8:	2007048c 	.word	0x2007048c
   803cc:	fffffd75 	.word	0xfffffd75
   803d0:	2007046c 	.word	0x2007046c
   803d4:	2007049c 	.word	0x2007049c
   803d8:	fffffe62 	.word	0xfffffe62
   803dc:	000813f5 	.word	0x000813f5
   803e0:	000814c1 	.word	0x000814c1
   803e4:	000818e5 	.word	0x000818e5
   803e8:	00081af9 	.word	0x00081af9
   803ec:	00000000 	.word	0x00000000

000803f0 <oneHzToTwoFivekHz>:


/*-------------------------------------------------*/

//1-2500 Hz
uint32_t oneHzToTwoFivekHz(uint32_t invalue){
   803f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   803f4:	4b46      	ldr	r3, [pc, #280]	; (80510 <oneHzToTwoFivekHz+0x120>)
   803f6:	689a      	ldr	r2, [r3, #8]
   803f8:	60da      	str	r2, [r3, #12]
   803fa:	6859      	ldr	r1, [r3, #4]
   803fc:	6099      	str	r1, [r3, #8]
   803fe:	681a      	ldr	r2, [r3, #0]
   80400:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80402:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80404:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80408:	4c42      	ldr	r4, [pc, #264]	; (80514 <oneHzToTwoFivekHz+0x124>)
   8040a:	6862      	ldr	r2, [r4, #4]
   8040c:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   8040e:	60e5      	str	r5, [r4, #12]
   80410:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80412:	4f41      	ldr	r7, [pc, #260]	; (80518 <oneHzToTwoFivekHz+0x128>)
   80414:	fb07 f101 	mul.w	r1, r7, r1
   80418:	fb08 1000 	mla	r0, r8, r0, r1
   8041c:	4e3f      	ldr	r6, [pc, #252]	; (8051c <oneHzToTwoFivekHz+0x12c>)
   8041e:	fb86 1300 	smull	r1, r3, r6, r0
   80422:	17c0      	asrs	r0, r0, #31
   80424:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80428:	4b3d      	ldr	r3, [pc, #244]	; (80520 <oneHzToTwoFivekHz+0x130>)
   8042a:	fb03 f305 	mul.w	r3, r3, r5
   8042e:	f240 71cf 	movw	r1, #1999	; 0x7cf
   80432:	fb01 3302 	mla	r3, r1, r2, r3
   80436:	fb86 1203 	smull	r1, r2, r6, r3
   8043a:	17db      	asrs	r3, r3, #31
   8043c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80440:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80544 <oneHzToTwoFivekHz+0x154>
   80444:	4418      	add	r0, r3
   80446:	47c8      	blx	r9
   80448:	4d36      	ldr	r5, [pc, #216]	; (80524 <oneHzToTwoFivekHz+0x134>)
   8044a:	47a8      	blx	r5
   8044c:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   8044e:	4b36      	ldr	r3, [pc, #216]	; (80528 <oneHzToTwoFivekHz+0x138>)
   80450:	689a      	ldr	r2, [r3, #8]
   80452:	60da      	str	r2, [r3, #12]
   80454:	6859      	ldr	r1, [r3, #4]
   80456:	6099      	str	r1, [r3, #8]
   80458:	681a      	ldr	r2, [r3, #0]
   8045a:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   8045c:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   8045e:	4c33      	ldr	r4, [pc, #204]	; (8052c <oneHzToTwoFivekHz+0x13c>)
   80460:	6862      	ldr	r2, [r4, #4]
   80462:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80464:	60e3      	str	r3, [r4, #12]
   80466:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80468:	fb07 f101 	mul.w	r1, r7, r1
   8046c:	fb08 1000 	mla	r0, r8, r0, r1
   80470:	fb86 e100 	smull	lr, r1, r6, r0
   80474:	17c0      	asrs	r0, r0, #31
   80476:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   8047a:	f46f 71e0 	mvn.w	r1, #448	; 0x1c0
   8047e:	fb01 f303 	mul.w	r3, r1, r3
   80482:	f240 31ad 	movw	r1, #941	; 0x3ad
   80486:	fb01 3302 	mla	r3, r1, r2, r3
   8048a:	fb86 1203 	smull	r1, r2, r6, r3
   8048e:	17db      	asrs	r3, r3, #31
   80490:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80494:	4418      	add	r0, r3
   80496:	47c8      	blx	r9
   80498:	47a8      	blx	r5
   8049a:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   8049c:	4b24      	ldr	r3, [pc, #144]	; (80530 <oneHzToTwoFivekHz+0x140>)
   8049e:	689a      	ldr	r2, [r3, #8]
   804a0:	60da      	str	r2, [r3, #12]
   804a2:	f8d3 e004 	ldr.w	lr, [r3, #4]
   804a6:	f8c3 e008 	str.w	lr, [r3, #8]
   804aa:	681a      	ldr	r2, [r3, #0]
   804ac:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   804ae:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   804b0:	4c20      	ldr	r4, [pc, #128]	; (80534 <oneHzToTwoFivekHz+0x144>)
   804b2:	6862      	ldr	r2, [r4, #4]
   804b4:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   804b6:	60e1      	str	r1, [r4, #12]
   804b8:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.10);
	ysection3[1] = totsumsection3;
   804ba:	fb07 f70e 	mul.w	r7, r7, lr
   804be:	fb08 7000 	mla	r0, r8, r0, r7
   804c2:	fb86 7300 	smull	r7, r3, r6, r0
   804c6:	17c0      	asrs	r0, r0, #31
   804c8:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   804cc:	f46f 73b8 	mvn.w	r3, #368	; 0x170
   804d0:	fb03 f301 	mul.w	r3, r3, r1
   804d4:	f44f 61ab 	mov.w	r1, #1368	; 0x558
   804d8:	fb01 3302 	mla	r3, r1, r2, r3
   804dc:	fb86 2603 	smull	r2, r6, r6, r3
   804e0:	17db      	asrs	r3, r3, #31
   804e2:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   804e6:	4418      	add	r0, r3
   804e8:	4b13      	ldr	r3, [pc, #76]	; (80538 <oneHzToTwoFivekHz+0x148>)
   804ea:	4798      	blx	r3
   804ec:	a306      	add	r3, pc, #24	; (adr r3, 80508 <oneHzToTwoFivekHz+0x118>)
   804ee:	e9d3 2300 	ldrd	r2, r3, [r3]
   804f2:	4e12      	ldr	r6, [pc, #72]	; (8053c <oneHzToTwoFivekHz+0x14c>)
   804f4:	47b0      	blx	r6
   804f6:	4b12      	ldr	r3, [pc, #72]	; (80540 <oneHzToTwoFivekHz+0x150>)
   804f8:	4798      	blx	r3
   804fa:	47a8      	blx	r5
   804fc:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   804fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80502:	bf00      	nop
   80504:	f3af 8000 	nop.w
   80508:	9999999a 	.word	0x9999999a
   8050c:	3fb99999 	.word	0x3fb99999
   80510:	200704ac 	.word	0x200704ac
   80514:	200704dc 	.word	0x200704dc
   80518:	fffffc18 	.word	0xfffffc18
   8051c:	10624dd3 	.word	0x10624dd3
   80520:	fffffc19 	.word	0xfffffc19
   80524:	00081ba1 	.word	0x00081ba1
   80528:	200704bc 	.word	0x200704bc
   8052c:	200704ec 	.word	0x200704ec
   80530:	200704cc 	.word	0x200704cc
   80534:	200704fc 	.word	0x200704fc
   80538:	000813f5 	.word	0x000813f5
   8053c:	000814c1 	.word	0x000814c1
   80540:	000818e5 	.word	0x000818e5
   80544:	00081af9 	.word	0x00081af9

00080548 <sevenToNinekHz>:
	 
 }; //koefficienterna * 1000
 /*-------------------------------------------------*/

//7500-9999 Hz
uint32_t sevenToNinekHz(uint32_t invalue){
   80548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   8054c:	4b44      	ldr	r3, [pc, #272]	; (80660 <sevenToNinekHz+0x118>)
   8054e:	689a      	ldr	r2, [r3, #8]
   80550:	60da      	str	r2, [r3, #12]
   80552:	6859      	ldr	r1, [r3, #4]
   80554:	6099      	str	r1, [r3, #8]
   80556:	681a      	ldr	r2, [r3, #0]
   80558:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   8055a:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   8055c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80560:	4c40      	ldr	r4, [pc, #256]	; (80664 <sevenToNinekHz+0x11c>)
   80562:	6862      	ldr	r2, [r4, #4]
   80564:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80566:	60e5      	str	r5, [r4, #12]
   80568:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   8056a:	4f3f      	ldr	r7, [pc, #252]	; (80668 <sevenToNinekHz+0x120>)
   8056c:	fb07 f101 	mul.w	r1, r7, r1
   80570:	fb08 1000 	mla	r0, r8, r0, r1
   80574:	4e3d      	ldr	r6, [pc, #244]	; (8066c <sevenToNinekHz+0x124>)
   80576:	fb86 1300 	smull	r1, r3, r6, r0
   8057a:	17c0      	asrs	r0, r0, #31
   8057c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80580:	4b3b      	ldr	r3, [pc, #236]	; (80670 <sevenToNinekHz+0x128>)
   80582:	fb03 f305 	mul.w	r3, r3, r5
   80586:	493b      	ldr	r1, [pc, #236]	; (80674 <sevenToNinekHz+0x12c>)
   80588:	fb01 3302 	mla	r3, r1, r2, r3
   8058c:	fb86 1203 	smull	r1, r2, r6, r3
   80590:	17db      	asrs	r3, r3, #31
   80592:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80596:	f8df 9108 	ldr.w	r9, [pc, #264]	; 806a0 <sevenToNinekHz+0x158>
   8059a:	4418      	add	r0, r3
   8059c:	47c8      	blx	r9
   8059e:	4d36      	ldr	r5, [pc, #216]	; (80678 <sevenToNinekHz+0x130>)
   805a0:	47a8      	blx	r5
   805a2:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   805a4:	4b35      	ldr	r3, [pc, #212]	; (8067c <sevenToNinekHz+0x134>)
   805a6:	689a      	ldr	r2, [r3, #8]
   805a8:	60da      	str	r2, [r3, #12]
   805aa:	6859      	ldr	r1, [r3, #4]
   805ac:	6099      	str	r1, [r3, #8]
   805ae:	681a      	ldr	r2, [r3, #0]
   805b0:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   805b2:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   805b4:	4c32      	ldr	r4, [pc, #200]	; (80680 <sevenToNinekHz+0x138>)
   805b6:	6862      	ldr	r2, [r4, #4]
   805b8:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   805ba:	60e3      	str	r3, [r4, #12]
   805bc:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   805be:	fb07 f101 	mul.w	r1, r7, r1
   805c2:	fb08 1000 	mla	r0, r8, r0, r1
   805c6:	fb86 e100 	smull	lr, r1, r6, r0
   805ca:	17c0      	asrs	r0, r0, #31
   805cc:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   805d0:	f46f 71ee 	mvn.w	r1, #476	; 0x1dc
   805d4:	fb01 f303 	mul.w	r3, r1, r3
   805d8:	f5a1 710e 	sub.w	r1, r1, #568	; 0x238
   805dc:	fb01 3302 	mla	r3, r1, r2, r3
   805e0:	fb86 1203 	smull	r1, r2, r6, r3
   805e4:	17db      	asrs	r3, r3, #31
   805e6:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   805ea:	4418      	add	r0, r3
   805ec:	47c8      	blx	r9
   805ee:	47a8      	blx	r5
   805f0:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   805f2:	4b24      	ldr	r3, [pc, #144]	; (80684 <sevenToNinekHz+0x13c>)
   805f4:	689a      	ldr	r2, [r3, #8]
   805f6:	60da      	str	r2, [r3, #12]
   805f8:	f8d3 e004 	ldr.w	lr, [r3, #4]
   805fc:	f8c3 e008 	str.w	lr, [r3, #8]
   80600:	681a      	ldr	r2, [r3, #0]
   80602:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   80604:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80606:	4c20      	ldr	r4, [pc, #128]	; (80688 <sevenToNinekHz+0x140>)
   80608:	6862      	ldr	r2, [r4, #4]
   8060a:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   8060c:	60e1      	str	r1, [r4, #12]
   8060e:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.10);
	ysection3[1] = totsumsection3;
   80610:	fb07 f70e 	mul.w	r7, r7, lr
   80614:	fb08 7000 	mla	r0, r8, r0, r7
   80618:	fb86 7300 	smull	r7, r3, r6, r0
   8061c:	17c0      	asrs	r0, r0, #31
   8061e:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80622:	4b1a      	ldr	r3, [pc, #104]	; (8068c <sevenToNinekHz+0x144>)
   80624:	fb03 f301 	mul.w	r3, r3, r1
   80628:	4919      	ldr	r1, [pc, #100]	; (80690 <sevenToNinekHz+0x148>)
   8062a:	fb01 3302 	mla	r3, r1, r2, r3
   8062e:	fb86 2603 	smull	r2, r6, r6, r3
   80632:	17db      	asrs	r3, r3, #31
   80634:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80638:	4418      	add	r0, r3
   8063a:	4b16      	ldr	r3, [pc, #88]	; (80694 <sevenToNinekHz+0x14c>)
   8063c:	4798      	blx	r3
   8063e:	a306      	add	r3, pc, #24	; (adr r3, 80658 <sevenToNinekHz+0x110>)
   80640:	e9d3 2300 	ldrd	r2, r3, [r3]
   80644:	4e14      	ldr	r6, [pc, #80]	; (80698 <sevenToNinekHz+0x150>)
   80646:	47b0      	blx	r6
   80648:	4b14      	ldr	r3, [pc, #80]	; (8069c <sevenToNinekHz+0x154>)
   8064a:	4798      	blx	r3
   8064c:	47a8      	blx	r5
   8064e:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   80650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80654:	f3af 8000 	nop.w
   80658:	9999999a 	.word	0x9999999a
   8065c:	3fb99999 	.word	0x3fb99999
   80660:	2007050c 	.word	0x2007050c
   80664:	2007053c 	.word	0x2007053c
   80668:	fffffc18 	.word	0xfffffc18
   8066c:	10624dd3 	.word	0x10624dd3
   80670:	fffffc19 	.word	0xfffffc19
   80674:	fffff831 	.word	0xfffff831
   80678:	00081ba1 	.word	0x00081ba1
   8067c:	2007051c 	.word	0x2007051c
   80680:	2007054c 	.word	0x2007054c
   80684:	2007052c 	.word	0x2007052c
   80688:	2007055c 	.word	0x2007055c
   8068c:	fffffe62 	.word	0xfffffe62
   80690:	fffffa7a 	.word	0xfffffa7a
   80694:	000813f5 	.word	0x000813f5
   80698:	000814c1 	.word	0x000814c1
   8069c:	000818e5 	.word	0x000818e5
   806a0:	00081af9 	.word	0x00081af9
   806a4:	00000000 	.word	0x00000000

000806a8 <twofiveToFivekHz>:


/*-------------------------------------------------*/

//2500-5000 Hz
uint32_t twofiveToFivekHz(uint32_t invalue){
   806a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   806ac:	4b42      	ldr	r3, [pc, #264]	; (807b8 <twofiveToFivekHz+0x110>)
   806ae:	689a      	ldr	r2, [r3, #8]
   806b0:	60da      	str	r2, [r3, #12]
   806b2:	6859      	ldr	r1, [r3, #4]
   806b4:	6099      	str	r1, [r3, #8]
   806b6:	681a      	ldr	r2, [r3, #0]
   806b8:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   806ba:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   806bc:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   806c0:	4c3e      	ldr	r4, [pc, #248]	; (807bc <twofiveToFivekHz+0x114>)
   806c2:	6862      	ldr	r2, [r4, #4]
   806c4:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   806c6:	60e5      	str	r5, [r4, #12]
   806c8:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   806ca:	4f3d      	ldr	r7, [pc, #244]	; (807c0 <twofiveToFivekHz+0x118>)
   806cc:	fb07 f101 	mul.w	r1, r7, r1
   806d0:	fb08 1000 	mla	r0, r8, r0, r1
   806d4:	4e3b      	ldr	r6, [pc, #236]	; (807c4 <twofiveToFivekHz+0x11c>)
   806d6:	fb86 1300 	smull	r1, r3, r6, r0
   806da:	17c0      	asrs	r0, r0, #31
   806dc:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   806e0:	4b39      	ldr	r3, [pc, #228]	; (807c8 <twofiveToFivekHz+0x120>)
   806e2:	fb03 f305 	mul.w	r3, r3, r5
   806e6:	f240 419e 	movw	r1, #1182	; 0x49e
   806ea:	fb01 3302 	mla	r3, r1, r2, r3
   806ee:	fb86 1203 	smull	r1, r2, r6, r3
   806f2:	17db      	asrs	r3, r3, #31
   806f4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   806f8:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 807f4 <twofiveToFivekHz+0x14c>
   806fc:	4418      	add	r0, r3
   806fe:	47c8      	blx	r9
   80700:	4d32      	ldr	r5, [pc, #200]	; (807cc <twofiveToFivekHz+0x124>)
   80702:	47a8      	blx	r5
   80704:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80706:	4b32      	ldr	r3, [pc, #200]	; (807d0 <twofiveToFivekHz+0x128>)
   80708:	689a      	ldr	r2, [r3, #8]
   8070a:	60da      	str	r2, [r3, #12]
   8070c:	6859      	ldr	r1, [r3, #4]
   8070e:	6099      	str	r1, [r3, #8]
   80710:	681a      	ldr	r2, [r3, #0]
   80712:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   80714:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   80716:	4c2f      	ldr	r4, [pc, #188]	; (807d4 <twofiveToFivekHz+0x12c>)
   80718:	6862      	ldr	r2, [r4, #4]
   8071a:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   8071c:	60e3      	str	r3, [r4, #12]
   8071e:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80720:	fb07 f101 	mul.w	r1, r7, r1
   80724:	fb08 1000 	mla	r0, r8, r0, r1
   80728:	fb86 e100 	smull	lr, r1, r6, r0
   8072c:	17c0      	asrs	r0, r0, #31
   8072e:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80732:	4929      	ldr	r1, [pc, #164]	; (807d8 <twofiveToFivekHz+0x130>)
   80734:	fb01 f303 	mul.w	r3, r1, r3
   80738:	214e      	movs	r1, #78	; 0x4e
   8073a:	fb01 3302 	mla	r3, r1, r2, r3
   8073e:	fb86 1203 	smull	r1, r2, r6, r3
   80742:	17db      	asrs	r3, r3, #31
   80744:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80748:	4418      	add	r0, r3
   8074a:	47c8      	blx	r9
   8074c:	47a8      	blx	r5
   8074e:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80750:	4b22      	ldr	r3, [pc, #136]	; (807dc <twofiveToFivekHz+0x134>)
   80752:	689a      	ldr	r2, [r3, #8]
   80754:	60da      	str	r2, [r3, #12]
   80756:	6859      	ldr	r1, [r3, #4]
   80758:	6099      	str	r1, [r3, #8]
   8075a:	681a      	ldr	r2, [r3, #0]
   8075c:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   8075e:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80760:	4c1f      	ldr	r4, [pc, #124]	; (807e0 <twofiveToFivekHz+0x138>)
   80762:	6862      	ldr	r2, [r4, #4]
   80764:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   80766:	60e3      	str	r3, [r4, #12]
   80768:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.08);
	ysection3[1] = totsumsection3;
   8076a:	fb07 f701 	mul.w	r7, r7, r1
   8076e:	fb08 7000 	mla	r0, r8, r0, r7
   80772:	fb86 7100 	smull	r7, r1, r6, r0
   80776:	17c0      	asrs	r0, r0, #31
   80778:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   8077c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
   80780:	eb02 1282 	add.w	r2, r2, r2, lsl #6
   80784:	4917      	ldr	r1, [pc, #92]	; (807e4 <twofiveToFivekHz+0x13c>)
   80786:	fb01 2303 	mla	r3, r1, r3, r2
   8078a:	fb86 2603 	smull	r2, r6, r6, r3
   8078e:	17db      	asrs	r3, r3, #31
   80790:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80794:	4418      	add	r0, r3
   80796:	4b14      	ldr	r3, [pc, #80]	; (807e8 <twofiveToFivekHz+0x140>)
   80798:	4798      	blx	r3
   8079a:	a305      	add	r3, pc, #20	; (adr r3, 807b0 <twofiveToFivekHz+0x108>)
   8079c:	e9d3 2300 	ldrd	r2, r3, [r3]
   807a0:	4e12      	ldr	r6, [pc, #72]	; (807ec <twofiveToFivekHz+0x144>)
   807a2:	47b0      	blx	r6
   807a4:	4b12      	ldr	r3, [pc, #72]	; (807f0 <twofiveToFivekHz+0x148>)
   807a6:	4798      	blx	r3
   807a8:	47a8      	blx	r5
   807aa:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   807ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   807b0:	47ae147b 	.word	0x47ae147b
   807b4:	3fb47ae1 	.word	0x3fb47ae1
   807b8:	2007056c 	.word	0x2007056c
   807bc:	2007059c 	.word	0x2007059c
   807c0:	fffffc18 	.word	0xfffffc18
   807c4:	10624dd3 	.word	0x10624dd3
   807c8:	fffffd24 	.word	0xfffffd24
   807cc:	00081ba1 	.word	0x00081ba1
   807d0:	2007057c 	.word	0x2007057c
   807d4:	200705ac 	.word	0x200705ac
   807d8:	fffffd75 	.word	0xfffffd75
   807dc:	2007058c 	.word	0x2007058c
   807e0:	200705bc 	.word	0x200705bc
   807e4:	fffffe62 	.word	0xfffffe62
   807e8:	000813f5 	.word	0x000813f5
   807ec:	000814c1 	.word	0x000814c1
   807f0:	000818e5 	.word	0x000818e5
   807f4:	00081af9 	.word	0x00081af9

000807f8 <adc_setup>:

/************************************************************************/
/* Initierar ADC för pinne  A0-A2 och A8                                */
/************************************************************************/
void adc_setup()
{
   807f8:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   807fa:	2025      	movs	r0, #37	; 0x25
   807fc:	4b14      	ldr	r3, [pc, #80]	; (80850 <adc_setup+0x58>)
   807fe:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Konfiguerar för maximal frekvens på 84 MHz
   80800:	4c14      	ldr	r4, [pc, #80]	; (80854 <adc_setup+0x5c>)
   80802:	2300      	movs	r3, #0
   80804:	4a14      	ldr	r2, [pc, #80]	; (80858 <adc_setup+0x60>)
   80806:	4915      	ldr	r1, [pc, #84]	; (8085c <adc_setup+0x64>)
   80808:	4620      	mov	r0, r4
   8080a:	4d15      	ldr	r5, [pc, #84]	; (80860 <adc_setup+0x68>)
   8080c:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   8080e:	2300      	movs	r3, #0
   80810:	461a      	mov	r2, r3
   80812:	4619      	mov	r1, r3
   80814:	4620      	mov	r0, r4
   80816:	4d13      	ldr	r5, [pc, #76]	; (80864 <adc_setup+0x6c>)
   80818:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// Sätter upplösningen på 12 bitar
   8081a:	2100      	movs	r1, #0
   8081c:	4620      	mov	r0, r4
   8081e:	4b12      	ldr	r3, [pc, #72]	; (80868 <adc_setup+0x70>)
   80820:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Analog pin 8
   80822:	210a      	movs	r1, #10
   80824:	4620      	mov	r0, r4
   80826:	4d11      	ldr	r5, [pc, #68]	; (8086c <adc_setup+0x74>)
   80828:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_7);					// Analog pin 0
   8082a:	2107      	movs	r1, #7
   8082c:	4620      	mov	r0, r4
   8082e:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_6);					// Analog pin 1
   80830:	2106      	movs	r1, #6
   80832:	4620      	mov	r0, r4
   80834:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_5);					// Analog pin 2
   80836:	2105      	movs	r1, #5
   80838:	4620      	mov	r0, r4
   8083a:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_4);					// Analog pin 3
   8083c:	2104      	movs	r1, #4
   8083e:	4620      	mov	r0, r4
   80840:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				
   80842:	2200      	movs	r2, #0
   80844:	4611      	mov	r1, r2
   80846:	4620      	mov	r0, r4
   80848:	4b09      	ldr	r3, [pc, #36]	; (80870 <adc_setup+0x78>)
   8084a:	4798      	blx	r3
   8084c:	bd38      	pop	{r3, r4, r5, pc}
   8084e:	bf00      	nop
   80850:	00080ea9 	.word	0x00080ea9
   80854:	400c0000 	.word	0x400c0000
   80858:	01312d00 	.word	0x01312d00
   8085c:	0a037a00 	.word	0x0a037a00
   80860:	00080151 	.word	0x00080151
   80864:	000801a5 	.word	0x000801a5
   80868:	00080185 	.word	0x00080185
   8086c:	000801c9 	.word	0x000801c9
   80870:	00080195 	.word	0x00080195

00080874 <dac_setup>:


/************************************************************************/
/* Initierar DAC för pin DAC1                                           */
/************************************************************************/
void dac_setup() {
   80874:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_DACC);
   80876:	2026      	movs	r0, #38	; 0x26
   80878:	4b0c      	ldr	r3, [pc, #48]	; (808ac <dac_setup+0x38>)
   8087a:	4798      	blx	r3
	dacc_reset(DACC);
   8087c:	4c0c      	ldr	r4, [pc, #48]	; (808b0 <dac_setup+0x3c>)
   8087e:	4620      	mov	r0, r4
   80880:	4b0c      	ldr	r3, [pc, #48]	; (808b4 <dac_setup+0x40>)
   80882:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
   80884:	2100      	movs	r1, #0
   80886:	4620      	mov	r0, r4
   80888:	4b0b      	ldr	r3, [pc, #44]	; (808b8 <dac_setup+0x44>)
   8088a:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);			// 1 är den kortade uppdateringsperiod, 1 max speed, 0 start upp tid
   8088c:	2300      	movs	r3, #0
   8088e:	2201      	movs	r2, #1
   80890:	4611      	mov	r1, r2
   80892:	4620      	mov	r0, r4
   80894:	4d09      	ldr	r5, [pc, #36]	; (808bc <dac_setup+0x48>)
   80896:	47a8      	blx	r5
	
	dacc_set_channel_selection(DACC,1);		// Channel DAC1
   80898:	2101      	movs	r1, #1
   8089a:	4620      	mov	r0, r4
   8089c:	4b08      	ldr	r3, [pc, #32]	; (808c0 <dac_setup+0x4c>)
   8089e:	4798      	blx	r3
	dacc_enable_channel(DACC, 1);			// Startar DAC1
   808a0:	2101      	movs	r1, #1
   808a2:	4620      	mov	r0, r4
   808a4:	4b07      	ldr	r3, [pc, #28]	; (808c4 <dac_setup+0x50>)
   808a6:	4798      	blx	r3
   808a8:	bd38      	pop	{r3, r4, r5, pc}
   808aa:	bf00      	nop
   808ac:	00080ea9 	.word	0x00080ea9
   808b0:	400c8000 	.word	0x400c8000
   808b4:	00080925 	.word	0x00080925
   808b8:	0008092d 	.word	0x0008092d
   808bc:	00080961 	.word	0x00080961
   808c0:	00080949 	.word	0x00080949
   808c4:	00080991 	.word	0x00080991

000808c8 <configure_tc>:
/************************************************************************/
/* Denna metod initierar interruptet                                    */
/* 42000000 -> 2100 - 20000												*/
/************************************************************************/
void configure_tc(void)
{
   808c8:	b510      	push	{r4, lr}
	/* Konfiguerar PMC */
	pmc_enable_periph_clk(ID_TC0);
   808ca:	201b      	movs	r0, #27
   808cc:	4b0e      	ldr	r3, [pc, #56]	; (80908 <configure_tc+0x40>)
   808ce:	4798      	blx	r3

	/** Konfiguerar TC för 20 khz frevkens och triggar på RC jämförelse. */
	tc_init(TC0, 0, 0 | TC_CMR_CPCTRG);			//Timer_clock_1 - MCK/2 - 42 MHz
   808d0:	4c0e      	ldr	r4, [pc, #56]	; (8090c <configure_tc+0x44>)
   808d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   808d6:	2100      	movs	r1, #0
   808d8:	4620      	mov	r0, r4
   808da:	4b0d      	ldr	r3, [pc, #52]	; (80910 <configure_tc+0x48>)
   808dc:	4798      	blx	r3
	tc_write_rc(TC0, 0, 2100);					//2100 -> fs = 20 kHz -> 20 kHz valdes för att man vill ha in 4 st filter. Ett filter tar ca 11-12 ms
   808de:	f640 0234 	movw	r2, #2100	; 0x834
   808e2:	2100      	movs	r1, #0
   808e4:	4620      	mov	r0, r4
   808e6:	4b0b      	ldr	r3, [pc, #44]	; (80914 <configure_tc+0x4c>)
   808e8:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   808ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   808ee:	4b0a      	ldr	r3, [pc, #40]	; (80918 <configure_tc+0x50>)
   808f0:	601a      	str	r2, [r3, #0]

	/* Konfiguerar och sätter på interruptet på RC-jämförelsen*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   808f2:	2210      	movs	r2, #16
   808f4:	2100      	movs	r1, #0
   808f6:	4620      	mov	r0, r4
   808f8:	4b08      	ldr	r3, [pc, #32]	; (8091c <configure_tc+0x54>)
   808fa:	4798      	blx	r3

	tc_start(TC0, 0);
   808fc:	2100      	movs	r1, #0
   808fe:	4620      	mov	r0, r4
   80900:	4b07      	ldr	r3, [pc, #28]	; (80920 <configure_tc+0x58>)
   80902:	4798      	blx	r3
   80904:	bd10      	pop	{r4, pc}
   80906:	bf00      	nop
   80908:	00080ea9 	.word	0x00080ea9
   8090c:	40080000 	.word	0x40080000
   80910:	000809a5 	.word	0x000809a5
   80914:	000809c5 	.word	0x000809c5
   80918:	e000e100 	.word	0xe000e100
   8091c:	000809cd 	.word	0x000809cd
   80920:	000809bd 	.word	0x000809bd

00080924 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   80924:	2301      	movs	r3, #1
   80926:	6003      	str	r3, [r0, #0]
   80928:	4770      	bx	lr
   8092a:	bf00      	nop

0008092c <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   8092c:	b121      	cbz	r1, 80938 <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   8092e:	6843      	ldr	r3, [r0, #4]
   80930:	f043 0310 	orr.w	r3, r3, #16
   80934:	6043      	str	r3, [r0, #4]
   80936:	e003      	b.n	80940 <dacc_set_transfer_mode+0x14>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   80938:	6843      	ldr	r3, [r0, #4]
   8093a:	f023 0310 	bic.w	r3, r3, #16
   8093e:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   80940:	2000      	movs	r0, #0
   80942:	4770      	bx	lr

00080944 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   80944:	6201      	str	r1, [r0, #32]
   80946:	4770      	bx	lr

00080948 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   80948:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   8094a:	2901      	cmp	r1, #1
   8094c:	d806      	bhi.n	8095c <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
   8094e:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   80952:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   80956:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   80958:	2000      	movs	r0, #0
   8095a:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
   8095c:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   8095e:	4770      	bx	lr

00080960 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   80960:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   80962:	6844      	ldr	r4, [r0, #4]
   80964:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   80968:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   8096c:	0209      	lsls	r1, r1, #8
   8096e:	b289      	uxth	r1, r1
   80970:	430c      	orrs	r4, r1
	if (ul_maxs) {
   80972:	b112      	cbz	r2, 8097a <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
   80974:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
   80978:	e001      	b.n	8097e <dacc_set_timing+0x1e>
	} else {
		mr &= ~DACC_MR_MAXS;
   8097a:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   8097e:	061b      	lsls	r3, r3, #24
   80980:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   80984:	431c      	orrs	r4, r3
	p_dacc->DACC_MR = mr;
   80986:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
   80988:	2000      	movs	r0, #0
   8098a:	bc10      	pop	{r4}
   8098c:	4770      	bx	lr
   8098e:	bf00      	nop

00080990 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   80990:	2901      	cmp	r1, #1
   80992:	d805      	bhi.n	809a0 <dacc_enable_channel+0x10>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   80994:	2301      	movs	r3, #1
   80996:	fa03 f101 	lsl.w	r1, r3, r1
   8099a:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   8099c:	2000      	movs	r0, #0
   8099e:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
   809a0:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   809a2:	4770      	bx	lr

000809a4 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   809a4:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   809a6:	0189      	lsls	r1, r1, #6
   809a8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   809aa:	2402      	movs	r4, #2
   809ac:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   809ae:	f04f 31ff 	mov.w	r1, #4294967295
   809b2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   809b4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   809b6:	605a      	str	r2, [r3, #4]
}
   809b8:	bc10      	pop	{r4}
   809ba:	4770      	bx	lr

000809bc <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   809bc:	0189      	lsls	r1, r1, #6
   809be:	2305      	movs	r3, #5
   809c0:	5043      	str	r3, [r0, r1]
   809c2:	4770      	bx	lr

000809c4 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   809c4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   809c8:	61ca      	str	r2, [r1, #28]
   809ca:	4770      	bx	lr

000809cc <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   809cc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   809d0:	624a      	str	r2, [r1, #36]	; 0x24
   809d2:	4770      	bx	lr

000809d4 <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   809d4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   809d8:	6a08      	ldr	r0, [r1, #32]
}
   809da:	4770      	bx	lr

000809dc <main>:

/************************************************************************/
/* Initerar de viktiga saker man behver                                */
/************************************************************************/
int main (void)
{
   809dc:	b508      	push	{r3, lr}

	sysclk_init();
   809de:	4b0d      	ldr	r3, [pc, #52]	; (80a14 <main+0x38>)
   809e0:	4798      	blx	r3
	board_init();
   809e2:	4b0d      	ldr	r3, [pc, #52]	; (80a18 <main+0x3c>)
   809e4:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   809e6:	200b      	movs	r0, #11
   809e8:	4c0c      	ldr	r4, [pc, #48]	; (80a1c <main+0x40>)
   809ea:	47a0      	blx	r4
   809ec:	200c      	movs	r0, #12
   809ee:	47a0      	blx	r4
   809f0:	200d      	movs	r0, #13
   809f2:	47a0      	blx	r4
   809f4:	200e      	movs	r0, #14
   809f6:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   809f8:	4b09      	ldr	r3, [pc, #36]	; (80a20 <main+0x44>)
   809fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   809fe:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80a00:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_init();
	ioport_set_pin_dir(CHECK_PIN, IOPORT_DIR_OUTPUT);	
	adc_setup();
   80a04:	4b07      	ldr	r3, [pc, #28]	; (80a24 <main+0x48>)
   80a06:	4798      	blx	r3
	dac_setup();
   80a08:	4b07      	ldr	r3, [pc, #28]	; (80a28 <main+0x4c>)
   80a0a:	4798      	blx	r3
	configure_tc();
   80a0c:	4b07      	ldr	r3, [pc, #28]	; (80a2c <main+0x50>)
   80a0e:	4798      	blx	r3
   80a10:	e7fe      	b.n	80a10 <main+0x34>
   80a12:	bf00      	nop
   80a14:	00080a31 	.word	0x00080a31
   80a18:	00080a91 	.word	0x00080a91
   80a1c:	00080ea9 	.word	0x00080ea9
   80a20:	400e1000 	.word	0x400e1000
   80a24:	000807f9 	.word	0x000807f9
   80a28:	00080875 	.word	0x00080875
   80a2c:	000808c9 	.word	0x000808c9

00080a30 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80a30:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80a32:	480d      	ldr	r0, [pc, #52]	; (80a68 <sysclk_init+0x38>)
   80a34:	4b0d      	ldr	r3, [pc, #52]	; (80a6c <sysclk_init+0x3c>)
   80a36:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80a38:	213e      	movs	r1, #62	; 0x3e
   80a3a:	2000      	movs	r0, #0
   80a3c:	4b0c      	ldr	r3, [pc, #48]	; (80a70 <sysclk_init+0x40>)
   80a3e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80a40:	4c0c      	ldr	r4, [pc, #48]	; (80a74 <sysclk_init+0x44>)
   80a42:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80a44:	2800      	cmp	r0, #0
   80a46:	d0fc      	beq.n	80a42 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80a48:	4b0b      	ldr	r3, [pc, #44]	; (80a78 <sysclk_init+0x48>)
   80a4a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80a4c:	4a0b      	ldr	r2, [pc, #44]	; (80a7c <sysclk_init+0x4c>)
   80a4e:	4b0c      	ldr	r3, [pc, #48]	; (80a80 <sysclk_init+0x50>)
   80a50:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80a52:	4c0c      	ldr	r4, [pc, #48]	; (80a84 <sysclk_init+0x54>)
   80a54:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80a56:	2800      	cmp	r0, #0
   80a58:	d0fc      	beq.n	80a54 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80a5a:	2010      	movs	r0, #16
   80a5c:	4b0a      	ldr	r3, [pc, #40]	; (80a88 <sysclk_init+0x58>)
   80a5e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80a60:	4b0a      	ldr	r3, [pc, #40]	; (80a8c <sysclk_init+0x5c>)
   80a62:	4798      	blx	r3
   80a64:	bd10      	pop	{r4, pc}
   80a66:	bf00      	nop
   80a68:	0501bd00 	.word	0x0501bd00
   80a6c:	000810c9 	.word	0x000810c9
   80a70:	00080e25 	.word	0x00080e25
   80a74:	00080e79 	.word	0x00080e79
   80a78:	00080e89 	.word	0x00080e89
   80a7c:	200d3f01 	.word	0x200d3f01
   80a80:	400e0600 	.word	0x400e0600
   80a84:	00080e99 	.word	0x00080e99
   80a88:	00080dbd 	.word	0x00080dbd
   80a8c:	00080fad 	.word	0x00080fad

00080a90 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80a90:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80a92:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80a96:	4b17      	ldr	r3, [pc, #92]	; (80af4 <board_init+0x64>)
   80a98:	605a      	str	r2, [r3, #4]
   80a9a:	200b      	movs	r0, #11
   80a9c:	4c16      	ldr	r4, [pc, #88]	; (80af8 <board_init+0x68>)
   80a9e:	47a0      	blx	r4
   80aa0:	200c      	movs	r0, #12
   80aa2:	47a0      	blx	r4
   80aa4:	200d      	movs	r0, #13
   80aa6:	47a0      	blx	r4
   80aa8:	200e      	movs	r0, #14
   80aaa:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80aac:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ab0:	203b      	movs	r0, #59	; 0x3b
   80ab2:	4c12      	ldr	r4, [pc, #72]	; (80afc <board_init+0x6c>)
   80ab4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80ab6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80aba:	2055      	movs	r0, #85	; 0x55
   80abc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80abe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ac2:	2056      	movs	r0, #86	; 0x56
   80ac4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80ac6:	490e      	ldr	r1, [pc, #56]	; (80b00 <board_init+0x70>)
   80ac8:	2068      	movs	r0, #104	; 0x68
   80aca:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80acc:	490d      	ldr	r1, [pc, #52]	; (80b04 <board_init+0x74>)
   80ace:	205c      	movs	r0, #92	; 0x5c
   80ad0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80ad2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80ad6:	f44f 7140 	mov.w	r1, #768	; 0x300
   80ada:	480b      	ldr	r0, [pc, #44]	; (80b08 <board_init+0x78>)
   80adc:	4b0b      	ldr	r3, [pc, #44]	; (80b0c <board_init+0x7c>)
   80ade:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80ae0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80ae4:	202b      	movs	r0, #43	; 0x2b
   80ae6:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80ae8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80aec:	202a      	movs	r0, #42	; 0x2a
   80aee:	47a0      	blx	r4
   80af0:	bd10      	pop	{r4, pc}
   80af2:	bf00      	nop
   80af4:	400e1a50 	.word	0x400e1a50
   80af8:	00080ea9 	.word	0x00080ea9
   80afc:	00080bb5 	.word	0x00080bb5
   80b00:	28000079 	.word	0x28000079
   80b04:	28000001 	.word	0x28000001
   80b08:	400e0e00 	.word	0x400e0e00
   80b0c:	00080c89 	.word	0x00080c89

00080b10 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80b10:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80b12:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80b16:	d016      	beq.n	80b46 <pio_set_peripheral+0x36>
   80b18:	d804      	bhi.n	80b24 <pio_set_peripheral+0x14>
   80b1a:	b1c1      	cbz	r1, 80b4e <pio_set_peripheral+0x3e>
   80b1c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80b20:	d00a      	beq.n	80b38 <pio_set_peripheral+0x28>
   80b22:	e013      	b.n	80b4c <pio_set_peripheral+0x3c>
   80b24:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80b28:	d011      	beq.n	80b4e <pio_set_peripheral+0x3e>
   80b2a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80b2e:	d00e      	beq.n	80b4e <pio_set_peripheral+0x3e>
   80b30:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80b34:	d10a      	bne.n	80b4c <pio_set_peripheral+0x3c>
   80b36:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80b38:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80b3a:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80b3c:	400b      	ands	r3, r1
   80b3e:	ea23 0302 	bic.w	r3, r3, r2
   80b42:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80b44:	e002      	b.n	80b4c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80b46:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80b48:	4313      	orrs	r3, r2
   80b4a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80b4c:	6042      	str	r2, [r0, #4]
   80b4e:	4770      	bx	lr

00080b50 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80b50:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b52:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80b56:	bf14      	ite	ne
   80b58:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b5a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80b5c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80b60:	bf14      	ite	ne
   80b62:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80b64:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80b66:	f012 0f02 	tst.w	r2, #2
   80b6a:	d002      	beq.n	80b72 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80b6c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80b70:	e004      	b.n	80b7c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80b72:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_SCIFSR = ul_mask;
   80b76:	bf18      	it	ne
   80b78:	f8c0 1080 	strne.w	r1, [r0, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80b7c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80b7e:	6001      	str	r1, [r0, #0]
   80b80:	4770      	bx	lr
   80b82:	bf00      	nop

00080b84 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80b84:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80b86:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b88:	9c01      	ldr	r4, [sp, #4]
   80b8a:	b10c      	cbz	r4, 80b90 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80b8c:	6641      	str	r1, [r0, #100]	; 0x64
   80b8e:	e000      	b.n	80b92 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b90:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80b92:	b10b      	cbz	r3, 80b98 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80b94:	6501      	str	r1, [r0, #80]	; 0x50
   80b96:	e000      	b.n	80b9a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80b98:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80b9a:	b10a      	cbz	r2, 80ba0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80b9c:	6301      	str	r1, [r0, #48]	; 0x30
   80b9e:	e000      	b.n	80ba2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80ba0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80ba2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80ba4:	6001      	str	r1, [r0, #0]
}
   80ba6:	bc10      	pop	{r4}
   80ba8:	4770      	bx	lr
   80baa:	bf00      	nop

00080bac <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80bac:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80bae:	4770      	bx	lr

00080bb0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80bb0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80bb2:	4770      	bx	lr

00080bb4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80bb4:	b570      	push	{r4, r5, r6, lr}
   80bb6:	b082      	sub	sp, #8
   80bb8:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80bba:	0943      	lsrs	r3, r0, #5
   80bbc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80bc0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80bc4:	025c      	lsls	r4, r3, #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80bc6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80bca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80bce:	d030      	beq.n	80c32 <pio_configure_pin+0x7e>
   80bd0:	d806      	bhi.n	80be0 <pio_configure_pin+0x2c>
   80bd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80bd6:	d00a      	beq.n	80bee <pio_configure_pin+0x3a>
   80bd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80bdc:	d018      	beq.n	80c10 <pio_configure_pin+0x5c>
   80bde:	e049      	b.n	80c74 <pio_configure_pin+0xc0>
   80be0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80be4:	d030      	beq.n	80c48 <pio_configure_pin+0x94>
   80be6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80bea:	d02d      	beq.n	80c48 <pio_configure_pin+0x94>
   80bec:	e042      	b.n	80c74 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80bee:	f000 001f 	and.w	r0, r0, #31
   80bf2:	2601      	movs	r6, #1
   80bf4:	4086      	lsls	r6, r0
   80bf6:	4632      	mov	r2, r6
   80bf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80bfc:	4620      	mov	r0, r4
   80bfe:	4b1f      	ldr	r3, [pc, #124]	; (80c7c <pio_configure_pin+0xc8>)
   80c00:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c02:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c06:	bf14      	ite	ne
   80c08:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c0a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80c0c:	2001      	movs	r0, #1
   80c0e:	e032      	b.n	80c76 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80c10:	f000 001f 	and.w	r0, r0, #31
   80c14:	2601      	movs	r6, #1
   80c16:	4086      	lsls	r6, r0
   80c18:	4632      	mov	r2, r6
   80c1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c1e:	4620      	mov	r0, r4
   80c20:	4b16      	ldr	r3, [pc, #88]	; (80c7c <pio_configure_pin+0xc8>)
   80c22:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c24:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c28:	bf14      	ite	ne
   80c2a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c2c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80c2e:	2001      	movs	r0, #1
   80c30:	e021      	b.n	80c76 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80c32:	f000 011f 	and.w	r1, r0, #31
   80c36:	2601      	movs	r6, #1
   80c38:	462a      	mov	r2, r5
   80c3a:	fa06 f101 	lsl.w	r1, r6, r1
   80c3e:	4620      	mov	r0, r4
   80c40:	4b0f      	ldr	r3, [pc, #60]	; (80c80 <pio_configure_pin+0xcc>)
   80c42:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80c44:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80c46:	e016      	b.n	80c76 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80c48:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   80c4c:	f000 011f 	and.w	r1, r0, #31
   80c50:	2601      	movs	r6, #1
   80c52:	ea05 0306 	and.w	r3, r5, r6
   80c56:	9300      	str	r3, [sp, #0]
   80c58:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80c5c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80c60:	bf14      	ite	ne
   80c62:	2200      	movne	r2, #0
   80c64:	2201      	moveq	r2, #1
   80c66:	fa06 f101 	lsl.w	r1, r6, r1
   80c6a:	4620      	mov	r0, r4
   80c6c:	4c05      	ldr	r4, [pc, #20]	; (80c84 <pio_configure_pin+0xd0>)
   80c6e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80c70:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80c72:	e000      	b.n	80c76 <pio_configure_pin+0xc2>

	default:
		return 0;
   80c74:	2000      	movs	r0, #0
	}

	return 1;
}
   80c76:	b002      	add	sp, #8
   80c78:	bd70      	pop	{r4, r5, r6, pc}
   80c7a:	bf00      	nop
   80c7c:	00080b11 	.word	0x00080b11
   80c80:	00080b51 	.word	0x00080b51
   80c84:	00080b85 	.word	0x00080b85

00080c88 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80c88:	b570      	push	{r4, r5, r6, lr}
   80c8a:	b082      	sub	sp, #8
   80c8c:	4605      	mov	r5, r0
   80c8e:	460e      	mov	r6, r1
   80c90:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80c92:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80c96:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80c9a:	d026      	beq.n	80cea <pio_configure_pin_group+0x62>
   80c9c:	d806      	bhi.n	80cac <pio_configure_pin_group+0x24>
   80c9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80ca2:	d00a      	beq.n	80cba <pio_configure_pin_group+0x32>
   80ca4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80ca8:	d013      	beq.n	80cd2 <pio_configure_pin_group+0x4a>
   80caa:	e034      	b.n	80d16 <pio_configure_pin_group+0x8e>
   80cac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80cb0:	d01f      	beq.n	80cf2 <pio_configure_pin_group+0x6a>
   80cb2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80cb6:	d01c      	beq.n	80cf2 <pio_configure_pin_group+0x6a>
   80cb8:	e02d      	b.n	80d16 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80cba:	460a      	mov	r2, r1
   80cbc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80cc0:	4b16      	ldr	r3, [pc, #88]	; (80d1c <pio_configure_pin_group+0x94>)
   80cc2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cc4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80cc8:	bf14      	ite	ne
   80cca:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ccc:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cce:	2001      	movs	r0, #1
   80cd0:	e022      	b.n	80d18 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80cd2:	460a      	mov	r2, r1
   80cd4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80cd8:	4b10      	ldr	r3, [pc, #64]	; (80d1c <pio_configure_pin_group+0x94>)
   80cda:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cdc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80ce0:	bf14      	ite	ne
   80ce2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ce4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80ce6:	2001      	movs	r0, #1
   80ce8:	e016      	b.n	80d18 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80cea:	4b0d      	ldr	r3, [pc, #52]	; (80d20 <pio_configure_pin_group+0x98>)
   80cec:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80cee:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80cf0:	e012      	b.n	80d18 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80cf2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   80cf6:	f004 0301 	and.w	r3, r4, #1
   80cfa:	9300      	str	r3, [sp, #0]
   80cfc:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80d00:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80d04:	bf14      	ite	ne
   80d06:	2200      	movne	r2, #0
   80d08:	2201      	moveq	r2, #1
   80d0a:	4631      	mov	r1, r6
   80d0c:	4628      	mov	r0, r5
   80d0e:	4c05      	ldr	r4, [pc, #20]	; (80d24 <pio_configure_pin_group+0x9c>)
   80d10:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80d12:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80d14:	e000      	b.n	80d18 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80d16:	2000      	movs	r0, #0
	}

	return 1;
}
   80d18:	b002      	add	sp, #8
   80d1a:	bd70      	pop	{r4, r5, r6, pc}
   80d1c:	00080b11 	.word	0x00080b11
   80d20:	00080b51 	.word	0x00080b51
   80d24:	00080b85 	.word	0x00080b85

00080d28 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d2a:	4604      	mov	r4, r0
   80d2c:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80d2e:	4b0c      	ldr	r3, [pc, #48]	; (80d60 <pio_handler_process+0x38>)
   80d30:	4798      	blx	r3
   80d32:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80d34:	4620      	mov	r0, r4
   80d36:	4b0b      	ldr	r3, [pc, #44]	; (80d64 <pio_handler_process+0x3c>)
   80d38:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80d3a:	4005      	ands	r5, r0
   80d3c:	d00f      	beq.n	80d5e <pio_handler_process+0x36>
   80d3e:	4c0a      	ldr	r4, [pc, #40]	; (80d68 <pio_handler_process+0x40>)
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80d40:	6823      	ldr	r3, [r4, #0]
   80d42:	42b3      	cmp	r3, r6
   80d44:	d108      	bne.n	80d58 <pio_handler_process+0x30>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80d46:	6861      	ldr	r1, [r4, #4]
   80d48:	4229      	tst	r1, r5
   80d4a:	d005      	beq.n	80d58 <pio_handler_process+0x30>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80d4c:	68e3      	ldr	r3, [r4, #12]
   80d4e:	4630      	mov	r0, r6
   80d50:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80d52:	6863      	ldr	r3, [r4, #4]
   80d54:	ea25 0503 	bic.w	r5, r5, r3
   80d58:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80d5a:	2d00      	cmp	r5, #0
   80d5c:	d1f0      	bne.n	80d40 <pio_handler_process+0x18>
   80d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d60:	00080bad 	.word	0x00080bad
   80d64:	00080bb1 	.word	0x00080bb1
   80d68:	200705cc 	.word	0x200705cc

00080d6c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80d6c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80d6e:	210b      	movs	r1, #11
   80d70:	4801      	ldr	r0, [pc, #4]	; (80d78 <PIOA_Handler+0xc>)
   80d72:	4b02      	ldr	r3, [pc, #8]	; (80d7c <PIOA_Handler+0x10>)
   80d74:	4798      	blx	r3
   80d76:	bd08      	pop	{r3, pc}
   80d78:	400e0e00 	.word	0x400e0e00
   80d7c:	00080d29 	.word	0x00080d29

00080d80 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80d80:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80d82:	210c      	movs	r1, #12
   80d84:	4801      	ldr	r0, [pc, #4]	; (80d8c <PIOB_Handler+0xc>)
   80d86:	4b02      	ldr	r3, [pc, #8]	; (80d90 <PIOB_Handler+0x10>)
   80d88:	4798      	blx	r3
   80d8a:	bd08      	pop	{r3, pc}
   80d8c:	400e1000 	.word	0x400e1000
   80d90:	00080d29 	.word	0x00080d29

00080d94 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80d94:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80d96:	210d      	movs	r1, #13
   80d98:	4801      	ldr	r0, [pc, #4]	; (80da0 <PIOC_Handler+0xc>)
   80d9a:	4b02      	ldr	r3, [pc, #8]	; (80da4 <PIOC_Handler+0x10>)
   80d9c:	4798      	blx	r3
   80d9e:	bd08      	pop	{r3, pc}
   80da0:	400e1200 	.word	0x400e1200
   80da4:	00080d29 	.word	0x00080d29

00080da8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80da8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80daa:	210e      	movs	r1, #14
   80dac:	4801      	ldr	r0, [pc, #4]	; (80db4 <PIOD_Handler+0xc>)
   80dae:	4b02      	ldr	r3, [pc, #8]	; (80db8 <PIOD_Handler+0x10>)
   80db0:	4798      	blx	r3
   80db2:	bd08      	pop	{r3, pc}
   80db4:	400e1400 	.word	0x400e1400
   80db8:	00080d29 	.word	0x00080d29

00080dbc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80dbc:	4a18      	ldr	r2, [pc, #96]	; (80e20 <pmc_switch_mck_to_pllack+0x64>)
   80dbe:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80dc4:	4318      	orrs	r0, r3
   80dc6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80dc8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80dca:	f013 0f08 	tst.w	r3, #8
   80dce:	d003      	beq.n	80dd8 <pmc_switch_mck_to_pllack+0x1c>
   80dd0:	e009      	b.n	80de6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80dd2:	3b01      	subs	r3, #1
   80dd4:	d103      	bne.n	80dde <pmc_switch_mck_to_pllack+0x22>
   80dd6:	e01e      	b.n	80e16 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80dd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80ddc:	4910      	ldr	r1, [pc, #64]	; (80e20 <pmc_switch_mck_to_pllack+0x64>)
   80dde:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80de0:	f012 0f08 	tst.w	r2, #8
   80de4:	d0f5      	beq.n	80dd2 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80de6:	4a0e      	ldr	r2, [pc, #56]	; (80e20 <pmc_switch_mck_to_pllack+0x64>)
   80de8:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80dea:	f023 0303 	bic.w	r3, r3, #3
   80dee:	f043 0302 	orr.w	r3, r3, #2
   80df2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80df4:	6e90      	ldr	r0, [r2, #104]	; 0x68
   80df6:	f010 0008 	ands.w	r0, r0, #8
   80dfa:	d004      	beq.n	80e06 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80dfc:	2000      	movs	r0, #0
   80dfe:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e00:	3b01      	subs	r3, #1
   80e02:	d103      	bne.n	80e0c <pmc_switch_mck_to_pllack+0x50>
   80e04:	e009      	b.n	80e1a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e06:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e0a:	4905      	ldr	r1, [pc, #20]	; (80e20 <pmc_switch_mck_to_pllack+0x64>)
   80e0c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e0e:	f012 0f08 	tst.w	r2, #8
   80e12:	d0f5      	beq.n	80e00 <pmc_switch_mck_to_pllack+0x44>
   80e14:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80e16:	2001      	movs	r0, #1
   80e18:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80e1a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80e1c:	4770      	bx	lr
   80e1e:	bf00      	nop
   80e20:	400e0600 	.word	0x400e0600

00080e24 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80e24:	b138      	cbz	r0, 80e36 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80e26:	4911      	ldr	r1, [pc, #68]	; (80e6c <pmc_switch_mainck_to_xtal+0x48>)
   80e28:	6a0b      	ldr	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80e2a:	4a11      	ldr	r2, [pc, #68]	; (80e70 <pmc_switch_mainck_to_xtal+0x4c>)
   80e2c:	401a      	ands	r2, r3
   80e2e:	4b11      	ldr	r3, [pc, #68]	; (80e74 <pmc_switch_mainck_to_xtal+0x50>)
   80e30:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80e32:	620b      	str	r3, [r1, #32]
   80e34:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80e36:	480d      	ldr	r0, [pc, #52]	; (80e6c <pmc_switch_mainck_to_xtal+0x48>)
   80e38:	6a02      	ldr	r2, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80e3a:	0209      	lsls	r1, r1, #8
   80e3c:	b289      	uxth	r1, r1
   80e3e:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   80e42:	f023 0303 	bic.w	r3, r3, #3
   80e46:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80e4a:	f043 0301 	orr.w	r3, r3, #1
   80e4e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80e50:	6203      	str	r3, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80e52:	4602      	mov	r2, r0
   80e54:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80e56:	f013 0f01 	tst.w	r3, #1
   80e5a:	d0fb      	beq.n	80e54 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80e5c:	4a03      	ldr	r2, [pc, #12]	; (80e6c <pmc_switch_mainck_to_xtal+0x48>)
   80e5e:	6a13      	ldr	r3, [r2, #32]
   80e60:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80e68:	6213      	str	r3, [r2, #32]
   80e6a:	4770      	bx	lr
   80e6c:	400e0600 	.word	0x400e0600
   80e70:	fec8fffc 	.word	0xfec8fffc
   80e74:	01370002 	.word	0x01370002

00080e78 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80e78:	4b02      	ldr	r3, [pc, #8]	; (80e84 <pmc_osc_is_ready_mainck+0xc>)
   80e7a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80e7c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80e80:	4770      	bx	lr
   80e82:	bf00      	nop
   80e84:	400e0600 	.word	0x400e0600

00080e88 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80e88:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80e8c:	4b01      	ldr	r3, [pc, #4]	; (80e94 <pmc_disable_pllack+0xc>)
   80e8e:	629a      	str	r2, [r3, #40]	; 0x28
   80e90:	4770      	bx	lr
   80e92:	bf00      	nop
   80e94:	400e0600 	.word	0x400e0600

00080e98 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80e98:	4b02      	ldr	r3, [pc, #8]	; (80ea4 <pmc_is_locked_pllack+0xc>)
   80e9a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80e9c:	f000 0002 	and.w	r0, r0, #2
   80ea0:	4770      	bx	lr
   80ea2:	bf00      	nop
   80ea4:	400e0600 	.word	0x400e0600

00080ea8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80ea8:	282c      	cmp	r0, #44	; 0x2c
   80eaa:	d81e      	bhi.n	80eea <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80eac:	281f      	cmp	r0, #31
   80eae:	d80c      	bhi.n	80eca <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80eb0:	4b11      	ldr	r3, [pc, #68]	; (80ef8 <pmc_enable_periph_clk+0x50>)
   80eb2:	699a      	ldr	r2, [r3, #24]
   80eb4:	2301      	movs	r3, #1
   80eb6:	4083      	lsls	r3, r0
   80eb8:	4393      	bics	r3, r2
   80eba:	d018      	beq.n	80eee <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80ebc:	2301      	movs	r3, #1
   80ebe:	fa03 f000 	lsl.w	r0, r3, r0
   80ec2:	4b0d      	ldr	r3, [pc, #52]	; (80ef8 <pmc_enable_periph_clk+0x50>)
   80ec4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80ec6:	2000      	movs	r0, #0
   80ec8:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   80eca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80ecc:	4b0a      	ldr	r3, [pc, #40]	; (80ef8 <pmc_enable_periph_clk+0x50>)
   80ece:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80ed2:	2301      	movs	r3, #1
   80ed4:	4083      	lsls	r3, r0
   80ed6:	4393      	bics	r3, r2
   80ed8:	d00b      	beq.n	80ef2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80eda:	2301      	movs	r3, #1
   80edc:	fa03 f000 	lsl.w	r0, r3, r0
   80ee0:	4b05      	ldr	r3, [pc, #20]	; (80ef8 <pmc_enable_periph_clk+0x50>)
   80ee2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80ee6:	2000      	movs	r0, #0
   80ee8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80eea:	2001      	movs	r0, #1
   80eec:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80eee:	2000      	movs	r0, #0
   80ef0:	4770      	bx	lr
   80ef2:	2000      	movs	r0, #0
}
   80ef4:	4770      	bx	lr
   80ef6:	bf00      	nop
   80ef8:	400e0600 	.word	0x400e0600

00080efc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80efc:	e7fe      	b.n	80efc <Dummy_Handler>
   80efe:	bf00      	nop

00080f00 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80f00:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80f02:	4b1e      	ldr	r3, [pc, #120]	; (80f7c <Reset_Handler+0x7c>)
   80f04:	4a1e      	ldr	r2, [pc, #120]	; (80f80 <Reset_Handler+0x80>)
   80f06:	429a      	cmp	r2, r3
   80f08:	d003      	beq.n	80f12 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80f0a:	4b1e      	ldr	r3, [pc, #120]	; (80f84 <Reset_Handler+0x84>)
   80f0c:	4a1b      	ldr	r2, [pc, #108]	; (80f7c <Reset_Handler+0x7c>)
   80f0e:	429a      	cmp	r2, r3
   80f10:	d304      	bcc.n	80f1c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f12:	4b1d      	ldr	r3, [pc, #116]	; (80f88 <Reset_Handler+0x88>)
   80f14:	4a1d      	ldr	r2, [pc, #116]	; (80f8c <Reset_Handler+0x8c>)
   80f16:	429a      	cmp	r2, r3
   80f18:	d30f      	bcc.n	80f3a <Reset_Handler+0x3a>
   80f1a:	e01a      	b.n	80f52 <Reset_Handler+0x52>
   80f1c:	4917      	ldr	r1, [pc, #92]	; (80f7c <Reset_Handler+0x7c>)
   80f1e:	4b1c      	ldr	r3, [pc, #112]	; (80f90 <Reset_Handler+0x90>)
   80f20:	1a5b      	subs	r3, r3, r1
   80f22:	f023 0303 	bic.w	r3, r3, #3
   80f26:	3304      	adds	r3, #4
   80f28:	4a15      	ldr	r2, [pc, #84]	; (80f80 <Reset_Handler+0x80>)
   80f2a:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   80f2c:	f852 0b04 	ldr.w	r0, [r2], #4
   80f30:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80f34:	429a      	cmp	r2, r3
   80f36:	d1f9      	bne.n	80f2c <Reset_Handler+0x2c>
   80f38:	e7eb      	b.n	80f12 <Reset_Handler+0x12>
   80f3a:	4b16      	ldr	r3, [pc, #88]	; (80f94 <Reset_Handler+0x94>)
   80f3c:	4a16      	ldr	r2, [pc, #88]	; (80f98 <Reset_Handler+0x98>)
   80f3e:	1ad2      	subs	r2, r2, r3
   80f40:	f022 0203 	bic.w	r2, r2, #3
   80f44:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f46:	3b04      	subs	r3, #4
		*pDest++ = 0;
   80f48:	2100      	movs	r1, #0
   80f4a:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f4e:	4293      	cmp	r3, r2
   80f50:	d1fb      	bne.n	80f4a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80f52:	4b12      	ldr	r3, [pc, #72]	; (80f9c <Reset_Handler+0x9c>)
   80f54:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80f58:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80f5c:	4910      	ldr	r1, [pc, #64]	; (80fa0 <Reset_Handler+0xa0>)
   80f5e:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80f60:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80f64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80f68:	d203      	bcs.n	80f72 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80f6a:	688b      	ldr	r3, [r1, #8]
   80f6c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80f70:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80f72:	4b0c      	ldr	r3, [pc, #48]	; (80fa4 <Reset_Handler+0xa4>)
   80f74:	4798      	blx	r3

	/* Branch to main function */
	main();
   80f76:	4b0c      	ldr	r3, [pc, #48]	; (80fa8 <Reset_Handler+0xa8>)
   80f78:	4798      	blx	r3
   80f7a:	e7fe      	b.n	80f7a <Reset_Handler+0x7a>
   80f7c:	20070000 	.word	0x20070000
   80f80:	00081d54 	.word	0x00081d54
   80f84:	20070430 	.word	0x20070430
   80f88:	2007063c 	.word	0x2007063c
   80f8c:	20070430 	.word	0x20070430
   80f90:	2007042f 	.word	0x2007042f
   80f94:	20070434 	.word	0x20070434
   80f98:	2007063f 	.word	0x2007063f
   80f9c:	00080000 	.word	0x00080000
   80fa0:	e000ed00 	.word	0xe000ed00
   80fa4:	00081bed 	.word	0x00081bed
   80fa8:	000809dd 	.word	0x000809dd

00080fac <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80fac:	4b3e      	ldr	r3, [pc, #248]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   80fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80fb0:	f003 0303 	and.w	r3, r3, #3
   80fb4:	2b03      	cmp	r3, #3
   80fb6:	d85f      	bhi.n	81078 <SystemCoreClockUpdate+0xcc>
   80fb8:	e8df f003 	tbb	[pc, r3]
   80fbc:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80fc0:	4b3a      	ldr	r3, [pc, #232]	; (810ac <SystemCoreClockUpdate+0x100>)
   80fc2:	695b      	ldr	r3, [r3, #20]
   80fc4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80fc8:	bf14      	ite	ne
   80fca:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80fce:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80fd2:	4b37      	ldr	r3, [pc, #220]	; (810b0 <SystemCoreClockUpdate+0x104>)
   80fd4:	601a      	str	r2, [r3, #0]
   80fd6:	e04f      	b.n	81078 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80fd8:	4b33      	ldr	r3, [pc, #204]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   80fda:	6a1b      	ldr	r3, [r3, #32]
   80fdc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80fe0:	d003      	beq.n	80fea <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80fe2:	4a34      	ldr	r2, [pc, #208]	; (810b4 <SystemCoreClockUpdate+0x108>)
   80fe4:	4b32      	ldr	r3, [pc, #200]	; (810b0 <SystemCoreClockUpdate+0x104>)
   80fe6:	601a      	str	r2, [r3, #0]
   80fe8:	e046      	b.n	81078 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80fea:	4a33      	ldr	r2, [pc, #204]	; (810b8 <SystemCoreClockUpdate+0x10c>)
   80fec:	4b30      	ldr	r3, [pc, #192]	; (810b0 <SystemCoreClockUpdate+0x104>)
   80fee:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ff0:	4b2d      	ldr	r3, [pc, #180]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   80ff2:	6a1b      	ldr	r3, [r3, #32]
   80ff4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ff8:	2b10      	cmp	r3, #16
   80ffa:	d002      	beq.n	81002 <SystemCoreClockUpdate+0x56>
   80ffc:	2b20      	cmp	r3, #32
   80ffe:	d004      	beq.n	8100a <SystemCoreClockUpdate+0x5e>
   81000:	e03a      	b.n	81078 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81002:	4a2e      	ldr	r2, [pc, #184]	; (810bc <SystemCoreClockUpdate+0x110>)
   81004:	4b2a      	ldr	r3, [pc, #168]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81006:	601a      	str	r2, [r3, #0]
				break;
   81008:	e036      	b.n	81078 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8100a:	4a2a      	ldr	r2, [pc, #168]	; (810b4 <SystemCoreClockUpdate+0x108>)
   8100c:	4b28      	ldr	r3, [pc, #160]	; (810b0 <SystemCoreClockUpdate+0x104>)
   8100e:	601a      	str	r2, [r3, #0]
				break;
   81010:	e032      	b.n	81078 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81012:	4b25      	ldr	r3, [pc, #148]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   81014:	6a1b      	ldr	r3, [r3, #32]
   81016:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8101a:	d003      	beq.n	81024 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8101c:	4a25      	ldr	r2, [pc, #148]	; (810b4 <SystemCoreClockUpdate+0x108>)
   8101e:	4b24      	ldr	r3, [pc, #144]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81020:	601a      	str	r2, [r3, #0]
   81022:	e012      	b.n	8104a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81024:	4a24      	ldr	r2, [pc, #144]	; (810b8 <SystemCoreClockUpdate+0x10c>)
   81026:	4b22      	ldr	r3, [pc, #136]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81028:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8102a:	4b1f      	ldr	r3, [pc, #124]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   8102c:	6a1b      	ldr	r3, [r3, #32]
   8102e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81032:	2b10      	cmp	r3, #16
   81034:	d002      	beq.n	8103c <SystemCoreClockUpdate+0x90>
   81036:	2b20      	cmp	r3, #32
   81038:	d004      	beq.n	81044 <SystemCoreClockUpdate+0x98>
   8103a:	e006      	b.n	8104a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8103c:	4a1f      	ldr	r2, [pc, #124]	; (810bc <SystemCoreClockUpdate+0x110>)
   8103e:	4b1c      	ldr	r3, [pc, #112]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81040:	601a      	str	r2, [r3, #0]
				break;
   81042:	e002      	b.n	8104a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81044:	4a1b      	ldr	r2, [pc, #108]	; (810b4 <SystemCoreClockUpdate+0x108>)
   81046:	4b1a      	ldr	r3, [pc, #104]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81048:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8104a:	4b17      	ldr	r3, [pc, #92]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   8104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8104e:	f003 0303 	and.w	r3, r3, #3
   81052:	2b02      	cmp	r3, #2
   81054:	d10d      	bne.n	81072 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81056:	4a14      	ldr	r2, [pc, #80]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   81058:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8105a:	6a92      	ldr	r2, [r2, #40]	; 0x28
   8105c:	4814      	ldr	r0, [pc, #80]	; (810b0 <SystemCoreClockUpdate+0x104>)
   8105e:	f3c3 410a 	ubfx	r1, r3, #16, #11
   81062:	6803      	ldr	r3, [r0, #0]
   81064:	fb01 3303 	mla	r3, r1, r3, r3
   81068:	b2d2      	uxtb	r2, r2
   8106a:	fbb3 f3f2 	udiv	r3, r3, r2
   8106e:	6003      	str	r3, [r0, #0]
   81070:	e002      	b.n	81078 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81072:	4a13      	ldr	r2, [pc, #76]	; (810c0 <SystemCoreClockUpdate+0x114>)
   81074:	4b0e      	ldr	r3, [pc, #56]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81076:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81078:	4b0b      	ldr	r3, [pc, #44]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   8107a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8107c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81080:	2b70      	cmp	r3, #112	; 0x70
   81082:	d107      	bne.n	81094 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81084:	4a0a      	ldr	r2, [pc, #40]	; (810b0 <SystemCoreClockUpdate+0x104>)
   81086:	6813      	ldr	r3, [r2, #0]
   81088:	490e      	ldr	r1, [pc, #56]	; (810c4 <SystemCoreClockUpdate+0x118>)
   8108a:	fba1 1303 	umull	r1, r3, r1, r3
   8108e:	085b      	lsrs	r3, r3, #1
   81090:	6013      	str	r3, [r2, #0]
   81092:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81094:	4b04      	ldr	r3, [pc, #16]	; (810a8 <SystemCoreClockUpdate+0xfc>)
   81096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81098:	4905      	ldr	r1, [pc, #20]	; (810b0 <SystemCoreClockUpdate+0x104>)
   8109a:	f3c3 1202 	ubfx	r2, r3, #4, #3
   8109e:	680b      	ldr	r3, [r1, #0]
   810a0:	40d3      	lsrs	r3, r2
   810a2:	600b      	str	r3, [r1, #0]
   810a4:	4770      	bx	lr
   810a6:	bf00      	nop
   810a8:	400e0600 	.word	0x400e0600
   810ac:	400e1a10 	.word	0x400e1a10
   810b0:	20070000 	.word	0x20070000
   810b4:	00b71b00 	.word	0x00b71b00
   810b8:	003d0900 	.word	0x003d0900
   810bc:	007a1200 	.word	0x007a1200
   810c0:	0e4e1c00 	.word	0x0e4e1c00
   810c4:	aaaaaaab 	.word	0xaaaaaaab

000810c8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   810c8:	4b1b      	ldr	r3, [pc, #108]	; (81138 <system_init_flash+0x70>)
   810ca:	4298      	cmp	r0, r3
   810cc:	d806      	bhi.n	810dc <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   810ce:	2300      	movs	r3, #0
   810d0:	4a1a      	ldr	r2, [pc, #104]	; (8113c <system_init_flash+0x74>)
   810d2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   810d4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   810d8:	6013      	str	r3, [r2, #0]
   810da:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   810dc:	4b18      	ldr	r3, [pc, #96]	; (81140 <system_init_flash+0x78>)
   810de:	4298      	cmp	r0, r3
   810e0:	d807      	bhi.n	810f2 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   810e2:	f44f 7380 	mov.w	r3, #256	; 0x100
   810e6:	4a15      	ldr	r2, [pc, #84]	; (8113c <system_init_flash+0x74>)
   810e8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   810ea:	f502 7200 	add.w	r2, r2, #512	; 0x200
   810ee:	6013      	str	r3, [r2, #0]
   810f0:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   810f2:	4b14      	ldr	r3, [pc, #80]	; (81144 <system_init_flash+0x7c>)
   810f4:	4298      	cmp	r0, r3
   810f6:	d807      	bhi.n	81108 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   810f8:	f44f 7300 	mov.w	r3, #512	; 0x200
   810fc:	4a0f      	ldr	r2, [pc, #60]	; (8113c <system_init_flash+0x74>)
   810fe:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   81100:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81104:	6013      	str	r3, [r2, #0]
   81106:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   81108:	4b0f      	ldr	r3, [pc, #60]	; (81148 <system_init_flash+0x80>)
   8110a:	4298      	cmp	r0, r3
   8110c:	d807      	bhi.n	8111e <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8110e:	f44f 7340 	mov.w	r3, #768	; 0x300
   81112:	4a0a      	ldr	r2, [pc, #40]	; (8113c <system_init_flash+0x74>)
   81114:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   81116:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8111a:	6013      	str	r3, [r2, #0]
   8111c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   8111e:	4b0b      	ldr	r3, [pc, #44]	; (8114c <system_init_flash+0x84>)
   81120:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   81122:	bf94      	ite	ls
   81124:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   81128:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   8112c:	4a03      	ldr	r2, [pc, #12]	; (8113c <system_init_flash+0x74>)
   8112e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   81130:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81134:	6013      	str	r3, [r2, #0]
   81136:	4770      	bx	lr
   81138:	0121eabf 	.word	0x0121eabf
   8113c:	400e0a00 	.word	0x400e0a00
   81140:	02faf07f 	.word	0x02faf07f
   81144:	03d08fff 	.word	0x03d08fff
   81148:	04c4b3ff 	.word	0x04c4b3ff
   8114c:	055d4a7f 	.word	0x055d4a7f

00081150 <__aeabi_drsub>:
   81150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81154:	e002      	b.n	8115c <__adddf3>
   81156:	bf00      	nop

00081158 <__aeabi_dsub>:
   81158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008115c <__adddf3>:
   8115c:	b530      	push	{r4, r5, lr}
   8115e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   81162:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81166:	ea94 0f05 	teq	r4, r5
   8116a:	bf08      	it	eq
   8116c:	ea90 0f02 	teqeq	r0, r2
   81170:	bf1f      	itttt	ne
   81172:	ea54 0c00 	orrsne.w	ip, r4, r0
   81176:	ea55 0c02 	orrsne.w	ip, r5, r2
   8117a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8117e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81182:	f000 80e2 	beq.w	8134a <__adddf3+0x1ee>
   81186:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8118a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8118e:	bfb8      	it	lt
   81190:	426d      	neglt	r5, r5
   81192:	dd0c      	ble.n	811ae <__adddf3+0x52>
   81194:	442c      	add	r4, r5
   81196:	ea80 0202 	eor.w	r2, r0, r2
   8119a:	ea81 0303 	eor.w	r3, r1, r3
   8119e:	ea82 0000 	eor.w	r0, r2, r0
   811a2:	ea83 0101 	eor.w	r1, r3, r1
   811a6:	ea80 0202 	eor.w	r2, r0, r2
   811aa:	ea81 0303 	eor.w	r3, r1, r3
   811ae:	2d36      	cmp	r5, #54	; 0x36
   811b0:	bf88      	it	hi
   811b2:	bd30      	pophi	{r4, r5, pc}
   811b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   811b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   811bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   811c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   811c4:	d002      	beq.n	811cc <__adddf3+0x70>
   811c6:	4240      	negs	r0, r0
   811c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   811cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   811d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   811d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   811d8:	d002      	beq.n	811e0 <__adddf3+0x84>
   811da:	4252      	negs	r2, r2
   811dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   811e0:	ea94 0f05 	teq	r4, r5
   811e4:	f000 80a7 	beq.w	81336 <__adddf3+0x1da>
   811e8:	f1a4 0401 	sub.w	r4, r4, #1
   811ec:	f1d5 0e20 	rsbs	lr, r5, #32
   811f0:	db0d      	blt.n	8120e <__adddf3+0xb2>
   811f2:	fa02 fc0e 	lsl.w	ip, r2, lr
   811f6:	fa22 f205 	lsr.w	r2, r2, r5
   811fa:	1880      	adds	r0, r0, r2
   811fc:	f141 0100 	adc.w	r1, r1, #0
   81200:	fa03 f20e 	lsl.w	r2, r3, lr
   81204:	1880      	adds	r0, r0, r2
   81206:	fa43 f305 	asr.w	r3, r3, r5
   8120a:	4159      	adcs	r1, r3
   8120c:	e00e      	b.n	8122c <__adddf3+0xd0>
   8120e:	f1a5 0520 	sub.w	r5, r5, #32
   81212:	f10e 0e20 	add.w	lr, lr, #32
   81216:	2a01      	cmp	r2, #1
   81218:	fa03 fc0e 	lsl.w	ip, r3, lr
   8121c:	bf28      	it	cs
   8121e:	f04c 0c02 	orrcs.w	ip, ip, #2
   81222:	fa43 f305 	asr.w	r3, r3, r5
   81226:	18c0      	adds	r0, r0, r3
   81228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8122c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81230:	d507      	bpl.n	81242 <__adddf3+0xe6>
   81232:	f04f 0e00 	mov.w	lr, #0
   81236:	f1dc 0c00 	rsbs	ip, ip, #0
   8123a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8123e:	eb6e 0101 	sbc.w	r1, lr, r1
   81242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81246:	d31b      	bcc.n	81280 <__adddf3+0x124>
   81248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8124c:	d30c      	bcc.n	81268 <__adddf3+0x10c>
   8124e:	0849      	lsrs	r1, r1, #1
   81250:	ea5f 0030 	movs.w	r0, r0, rrx
   81254:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81258:	f104 0401 	add.w	r4, r4, #1
   8125c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81264:	f080 809a 	bcs.w	8139c <__adddf3+0x240>
   81268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8126c:	bf08      	it	eq
   8126e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81272:	f150 0000 	adcs.w	r0, r0, #0
   81276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8127a:	ea41 0105 	orr.w	r1, r1, r5
   8127e:	bd30      	pop	{r4, r5, pc}
   81280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81284:	4140      	adcs	r0, r0
   81286:	eb41 0101 	adc.w	r1, r1, r1
   8128a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8128e:	f1a4 0401 	sub.w	r4, r4, #1
   81292:	d1e9      	bne.n	81268 <__adddf3+0x10c>
   81294:	f091 0f00 	teq	r1, #0
   81298:	bf04      	itt	eq
   8129a:	4601      	moveq	r1, r0
   8129c:	2000      	moveq	r0, #0
   8129e:	fab1 f381 	clz	r3, r1
   812a2:	bf08      	it	eq
   812a4:	3320      	addeq	r3, #32
   812a6:	f1a3 030b 	sub.w	r3, r3, #11
   812aa:	f1b3 0220 	subs.w	r2, r3, #32
   812ae:	da0c      	bge.n	812ca <__adddf3+0x16e>
   812b0:	320c      	adds	r2, #12
   812b2:	dd08      	ble.n	812c6 <__adddf3+0x16a>
   812b4:	f102 0c14 	add.w	ip, r2, #20
   812b8:	f1c2 020c 	rsb	r2, r2, #12
   812bc:	fa01 f00c 	lsl.w	r0, r1, ip
   812c0:	fa21 f102 	lsr.w	r1, r1, r2
   812c4:	e00c      	b.n	812e0 <__adddf3+0x184>
   812c6:	f102 0214 	add.w	r2, r2, #20
   812ca:	bfd8      	it	le
   812cc:	f1c2 0c20 	rsble	ip, r2, #32
   812d0:	fa01 f102 	lsl.w	r1, r1, r2
   812d4:	fa20 fc0c 	lsr.w	ip, r0, ip
   812d8:	bfdc      	itt	le
   812da:	ea41 010c 	orrle.w	r1, r1, ip
   812de:	4090      	lslle	r0, r2
   812e0:	1ae4      	subs	r4, r4, r3
   812e2:	bfa2      	ittt	ge
   812e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   812e8:	4329      	orrge	r1, r5
   812ea:	bd30      	popge	{r4, r5, pc}
   812ec:	ea6f 0404 	mvn.w	r4, r4
   812f0:	3c1f      	subs	r4, #31
   812f2:	da1c      	bge.n	8132e <__adddf3+0x1d2>
   812f4:	340c      	adds	r4, #12
   812f6:	dc0e      	bgt.n	81316 <__adddf3+0x1ba>
   812f8:	f104 0414 	add.w	r4, r4, #20
   812fc:	f1c4 0220 	rsb	r2, r4, #32
   81300:	fa20 f004 	lsr.w	r0, r0, r4
   81304:	fa01 f302 	lsl.w	r3, r1, r2
   81308:	ea40 0003 	orr.w	r0, r0, r3
   8130c:	fa21 f304 	lsr.w	r3, r1, r4
   81310:	ea45 0103 	orr.w	r1, r5, r3
   81314:	bd30      	pop	{r4, r5, pc}
   81316:	f1c4 040c 	rsb	r4, r4, #12
   8131a:	f1c4 0220 	rsb	r2, r4, #32
   8131e:	fa20 f002 	lsr.w	r0, r0, r2
   81322:	fa01 f304 	lsl.w	r3, r1, r4
   81326:	ea40 0003 	orr.w	r0, r0, r3
   8132a:	4629      	mov	r1, r5
   8132c:	bd30      	pop	{r4, r5, pc}
   8132e:	fa21 f004 	lsr.w	r0, r1, r4
   81332:	4629      	mov	r1, r5
   81334:	bd30      	pop	{r4, r5, pc}
   81336:	f094 0f00 	teq	r4, #0
   8133a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8133e:	bf06      	itte	eq
   81340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81344:	3401      	addeq	r4, #1
   81346:	3d01      	subne	r5, #1
   81348:	e74e      	b.n	811e8 <__adddf3+0x8c>
   8134a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8134e:	bf18      	it	ne
   81350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81354:	d029      	beq.n	813aa <__adddf3+0x24e>
   81356:	ea94 0f05 	teq	r4, r5
   8135a:	bf08      	it	eq
   8135c:	ea90 0f02 	teqeq	r0, r2
   81360:	d005      	beq.n	8136e <__adddf3+0x212>
   81362:	ea54 0c00 	orrs.w	ip, r4, r0
   81366:	bf04      	itt	eq
   81368:	4619      	moveq	r1, r3
   8136a:	4610      	moveq	r0, r2
   8136c:	bd30      	pop	{r4, r5, pc}
   8136e:	ea91 0f03 	teq	r1, r3
   81372:	bf1e      	ittt	ne
   81374:	2100      	movne	r1, #0
   81376:	2000      	movne	r0, #0
   81378:	bd30      	popne	{r4, r5, pc}
   8137a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8137e:	d105      	bne.n	8138c <__adddf3+0x230>
   81380:	0040      	lsls	r0, r0, #1
   81382:	4149      	adcs	r1, r1
   81384:	bf28      	it	cs
   81386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8138a:	bd30      	pop	{r4, r5, pc}
   8138c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81390:	bf3c      	itt	cc
   81392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81396:	bd30      	popcc	{r4, r5, pc}
   81398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8139c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   813a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   813a4:	f04f 0000 	mov.w	r0, #0
   813a8:	bd30      	pop	{r4, r5, pc}
   813aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   813ae:	bf1a      	itte	ne
   813b0:	4619      	movne	r1, r3
   813b2:	4610      	movne	r0, r2
   813b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   813b8:	bf1c      	itt	ne
   813ba:	460b      	movne	r3, r1
   813bc:	4602      	movne	r2, r0
   813be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   813c2:	bf06      	itte	eq
   813c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   813c8:	ea91 0f03 	teqeq	r1, r3
   813cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   813d0:	bd30      	pop	{r4, r5, pc}
   813d2:	bf00      	nop

000813d4 <__aeabi_ui2d>:
   813d4:	f090 0f00 	teq	r0, #0
   813d8:	bf04      	itt	eq
   813da:	2100      	moveq	r1, #0
   813dc:	4770      	bxeq	lr
   813de:	b530      	push	{r4, r5, lr}
   813e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   813e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   813e8:	f04f 0500 	mov.w	r5, #0
   813ec:	f04f 0100 	mov.w	r1, #0
   813f0:	e750      	b.n	81294 <__adddf3+0x138>
   813f2:	bf00      	nop

000813f4 <__aeabi_i2d>:
   813f4:	f090 0f00 	teq	r0, #0
   813f8:	bf04      	itt	eq
   813fa:	2100      	moveq	r1, #0
   813fc:	4770      	bxeq	lr
   813fe:	b530      	push	{r4, r5, lr}
   81400:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81404:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8140c:	bf48      	it	mi
   8140e:	4240      	negmi	r0, r0
   81410:	f04f 0100 	mov.w	r1, #0
   81414:	e73e      	b.n	81294 <__adddf3+0x138>
   81416:	bf00      	nop

00081418 <__aeabi_f2d>:
   81418:	0042      	lsls	r2, r0, #1
   8141a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8141e:	ea4f 0131 	mov.w	r1, r1, rrx
   81422:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81426:	bf1f      	itttt	ne
   81428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8142c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81434:	4770      	bxne	lr
   81436:	f092 0f00 	teq	r2, #0
   8143a:	bf14      	ite	ne
   8143c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81440:	4770      	bxeq	lr
   81442:	b530      	push	{r4, r5, lr}
   81444:	f44f 7460 	mov.w	r4, #896	; 0x380
   81448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8144c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81450:	e720      	b.n	81294 <__adddf3+0x138>
   81452:	bf00      	nop

00081454 <__aeabi_ul2d>:
   81454:	ea50 0201 	orrs.w	r2, r0, r1
   81458:	bf08      	it	eq
   8145a:	4770      	bxeq	lr
   8145c:	b530      	push	{r4, r5, lr}
   8145e:	f04f 0500 	mov.w	r5, #0
   81462:	e00a      	b.n	8147a <__aeabi_l2d+0x16>

00081464 <__aeabi_l2d>:
   81464:	ea50 0201 	orrs.w	r2, r0, r1
   81468:	bf08      	it	eq
   8146a:	4770      	bxeq	lr
   8146c:	b530      	push	{r4, r5, lr}
   8146e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81472:	d502      	bpl.n	8147a <__aeabi_l2d+0x16>
   81474:	4240      	negs	r0, r0
   81476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8147a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8147e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81486:	f43f aedc 	beq.w	81242 <__adddf3+0xe6>
   8148a:	f04f 0203 	mov.w	r2, #3
   8148e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81492:	bf18      	it	ne
   81494:	3203      	addne	r2, #3
   81496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8149a:	bf18      	it	ne
   8149c:	3203      	addne	r2, #3
   8149e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   814a2:	f1c2 0320 	rsb	r3, r2, #32
   814a6:	fa00 fc03 	lsl.w	ip, r0, r3
   814aa:	fa20 f002 	lsr.w	r0, r0, r2
   814ae:	fa01 fe03 	lsl.w	lr, r1, r3
   814b2:	ea40 000e 	orr.w	r0, r0, lr
   814b6:	fa21 f102 	lsr.w	r1, r1, r2
   814ba:	4414      	add	r4, r2
   814bc:	e6c1      	b.n	81242 <__adddf3+0xe6>
   814be:	bf00      	nop

000814c0 <__aeabi_dmul>:
   814c0:	b570      	push	{r4, r5, r6, lr}
   814c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   814c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   814ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   814ce:	bf1d      	ittte	ne
   814d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   814d4:	ea94 0f0c 	teqne	r4, ip
   814d8:	ea95 0f0c 	teqne	r5, ip
   814dc:	f000 f8de 	bleq	8169c <__aeabi_dmul+0x1dc>
   814e0:	442c      	add	r4, r5
   814e2:	ea81 0603 	eor.w	r6, r1, r3
   814e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   814ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   814ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   814f2:	bf18      	it	ne
   814f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   814f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   814fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81500:	d038      	beq.n	81574 <__aeabi_dmul+0xb4>
   81502:	fba0 ce02 	umull	ip, lr, r0, r2
   81506:	f04f 0500 	mov.w	r5, #0
   8150a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8150e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81512:	fbe0 e503 	umlal	lr, r5, r0, r3
   81516:	f04f 0600 	mov.w	r6, #0
   8151a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8151e:	f09c 0f00 	teq	ip, #0
   81522:	bf18      	it	ne
   81524:	f04e 0e01 	orrne.w	lr, lr, #1
   81528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8152c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81534:	d204      	bcs.n	81540 <__aeabi_dmul+0x80>
   81536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8153a:	416d      	adcs	r5, r5
   8153c:	eb46 0606 	adc.w	r6, r6, r6
   81540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8154c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81558:	bf88      	it	hi
   8155a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8155e:	d81e      	bhi.n	8159e <__aeabi_dmul+0xde>
   81560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81564:	bf08      	it	eq
   81566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8156a:	f150 0000 	adcs.w	r0, r0, #0
   8156e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81572:	bd70      	pop	{r4, r5, r6, pc}
   81574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81578:	ea46 0101 	orr.w	r1, r6, r1
   8157c:	ea40 0002 	orr.w	r0, r0, r2
   81580:	ea81 0103 	eor.w	r1, r1, r3
   81584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81588:	bfc2      	ittt	gt
   8158a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8158e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81592:	bd70      	popgt	{r4, r5, r6, pc}
   81594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81598:	f04f 0e00 	mov.w	lr, #0
   8159c:	3c01      	subs	r4, #1
   8159e:	f300 80ab 	bgt.w	816f8 <__aeabi_dmul+0x238>
   815a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   815a6:	bfde      	ittt	le
   815a8:	2000      	movle	r0, #0
   815aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   815ae:	bd70      	pople	{r4, r5, r6, pc}
   815b0:	f1c4 0400 	rsb	r4, r4, #0
   815b4:	3c20      	subs	r4, #32
   815b6:	da35      	bge.n	81624 <__aeabi_dmul+0x164>
   815b8:	340c      	adds	r4, #12
   815ba:	dc1b      	bgt.n	815f4 <__aeabi_dmul+0x134>
   815bc:	f104 0414 	add.w	r4, r4, #20
   815c0:	f1c4 0520 	rsb	r5, r4, #32
   815c4:	fa00 f305 	lsl.w	r3, r0, r5
   815c8:	fa20 f004 	lsr.w	r0, r0, r4
   815cc:	fa01 f205 	lsl.w	r2, r1, r5
   815d0:	ea40 0002 	orr.w	r0, r0, r2
   815d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   815d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   815dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   815e0:	fa21 f604 	lsr.w	r6, r1, r4
   815e4:	eb42 0106 	adc.w	r1, r2, r6
   815e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   815ec:	bf08      	it	eq
   815ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   815f2:	bd70      	pop	{r4, r5, r6, pc}
   815f4:	f1c4 040c 	rsb	r4, r4, #12
   815f8:	f1c4 0520 	rsb	r5, r4, #32
   815fc:	fa00 f304 	lsl.w	r3, r0, r4
   81600:	fa20 f005 	lsr.w	r0, r0, r5
   81604:	fa01 f204 	lsl.w	r2, r1, r4
   81608:	ea40 0002 	orr.w	r0, r0, r2
   8160c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81614:	f141 0100 	adc.w	r1, r1, #0
   81618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8161c:	bf08      	it	eq
   8161e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81622:	bd70      	pop	{r4, r5, r6, pc}
   81624:	f1c4 0520 	rsb	r5, r4, #32
   81628:	fa00 f205 	lsl.w	r2, r0, r5
   8162c:	ea4e 0e02 	orr.w	lr, lr, r2
   81630:	fa20 f304 	lsr.w	r3, r0, r4
   81634:	fa01 f205 	lsl.w	r2, r1, r5
   81638:	ea43 0302 	orr.w	r3, r3, r2
   8163c:	fa21 f004 	lsr.w	r0, r1, r4
   81640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81644:	fa21 f204 	lsr.w	r2, r1, r4
   81648:	ea20 0002 	bic.w	r0, r0, r2
   8164c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81654:	bf08      	it	eq
   81656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8165a:	bd70      	pop	{r4, r5, r6, pc}
   8165c:	f094 0f00 	teq	r4, #0
   81660:	d10f      	bne.n	81682 <__aeabi_dmul+0x1c2>
   81662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81666:	0040      	lsls	r0, r0, #1
   81668:	eb41 0101 	adc.w	r1, r1, r1
   8166c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81670:	bf08      	it	eq
   81672:	3c01      	subeq	r4, #1
   81674:	d0f7      	beq.n	81666 <__aeabi_dmul+0x1a6>
   81676:	ea41 0106 	orr.w	r1, r1, r6
   8167a:	f095 0f00 	teq	r5, #0
   8167e:	bf18      	it	ne
   81680:	4770      	bxne	lr
   81682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81686:	0052      	lsls	r2, r2, #1
   81688:	eb43 0303 	adc.w	r3, r3, r3
   8168c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81690:	bf08      	it	eq
   81692:	3d01      	subeq	r5, #1
   81694:	d0f7      	beq.n	81686 <__aeabi_dmul+0x1c6>
   81696:	ea43 0306 	orr.w	r3, r3, r6
   8169a:	4770      	bx	lr
   8169c:	ea94 0f0c 	teq	r4, ip
   816a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   816a4:	bf18      	it	ne
   816a6:	ea95 0f0c 	teqne	r5, ip
   816aa:	d00c      	beq.n	816c6 <__aeabi_dmul+0x206>
   816ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   816b0:	bf18      	it	ne
   816b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   816b6:	d1d1      	bne.n	8165c <__aeabi_dmul+0x19c>
   816b8:	ea81 0103 	eor.w	r1, r1, r3
   816bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   816c0:	f04f 0000 	mov.w	r0, #0
   816c4:	bd70      	pop	{r4, r5, r6, pc}
   816c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   816ca:	bf06      	itte	eq
   816cc:	4610      	moveq	r0, r2
   816ce:	4619      	moveq	r1, r3
   816d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   816d4:	d019      	beq.n	8170a <__aeabi_dmul+0x24a>
   816d6:	ea94 0f0c 	teq	r4, ip
   816da:	d102      	bne.n	816e2 <__aeabi_dmul+0x222>
   816dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   816e0:	d113      	bne.n	8170a <__aeabi_dmul+0x24a>
   816e2:	ea95 0f0c 	teq	r5, ip
   816e6:	d105      	bne.n	816f4 <__aeabi_dmul+0x234>
   816e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   816ec:	bf1c      	itt	ne
   816ee:	4610      	movne	r0, r2
   816f0:	4619      	movne	r1, r3
   816f2:	d10a      	bne.n	8170a <__aeabi_dmul+0x24a>
   816f4:	ea81 0103 	eor.w	r1, r1, r3
   816f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   816fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81704:	f04f 0000 	mov.w	r0, #0
   81708:	bd70      	pop	{r4, r5, r6, pc}
   8170a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8170e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81712:	bd70      	pop	{r4, r5, r6, pc}

00081714 <__aeabi_ddiv>:
   81714:	b570      	push	{r4, r5, r6, lr}
   81716:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8171a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8171e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81722:	bf1d      	ittte	ne
   81724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81728:	ea94 0f0c 	teqne	r4, ip
   8172c:	ea95 0f0c 	teqne	r5, ip
   81730:	f000 f8a7 	bleq	81882 <__aeabi_ddiv+0x16e>
   81734:	eba4 0405 	sub.w	r4, r4, r5
   81738:	ea81 0e03 	eor.w	lr, r1, r3
   8173c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81740:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81744:	f000 8088 	beq.w	81858 <__aeabi_ddiv+0x144>
   81748:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8174c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81758:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8175c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81764:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8176c:	429d      	cmp	r5, r3
   8176e:	bf08      	it	eq
   81770:	4296      	cmpeq	r6, r2
   81772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81776:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8177a:	d202      	bcs.n	81782 <__aeabi_ddiv+0x6e>
   8177c:	085b      	lsrs	r3, r3, #1
   8177e:	ea4f 0232 	mov.w	r2, r2, rrx
   81782:	1ab6      	subs	r6, r6, r2
   81784:	eb65 0503 	sbc.w	r5, r5, r3
   81788:	085b      	lsrs	r3, r3, #1
   8178a:	ea4f 0232 	mov.w	r2, r2, rrx
   8178e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81796:	ebb6 0e02 	subs.w	lr, r6, r2
   8179a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8179e:	bf22      	ittt	cs
   817a0:	1ab6      	subcs	r6, r6, r2
   817a2:	4675      	movcs	r5, lr
   817a4:	ea40 000c 	orrcs.w	r0, r0, ip
   817a8:	085b      	lsrs	r3, r3, #1
   817aa:	ea4f 0232 	mov.w	r2, r2, rrx
   817ae:	ebb6 0e02 	subs.w	lr, r6, r2
   817b2:	eb75 0e03 	sbcs.w	lr, r5, r3
   817b6:	bf22      	ittt	cs
   817b8:	1ab6      	subcs	r6, r6, r2
   817ba:	4675      	movcs	r5, lr
   817bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   817c0:	085b      	lsrs	r3, r3, #1
   817c2:	ea4f 0232 	mov.w	r2, r2, rrx
   817c6:	ebb6 0e02 	subs.w	lr, r6, r2
   817ca:	eb75 0e03 	sbcs.w	lr, r5, r3
   817ce:	bf22      	ittt	cs
   817d0:	1ab6      	subcs	r6, r6, r2
   817d2:	4675      	movcs	r5, lr
   817d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   817d8:	085b      	lsrs	r3, r3, #1
   817da:	ea4f 0232 	mov.w	r2, r2, rrx
   817de:	ebb6 0e02 	subs.w	lr, r6, r2
   817e2:	eb75 0e03 	sbcs.w	lr, r5, r3
   817e6:	bf22      	ittt	cs
   817e8:	1ab6      	subcs	r6, r6, r2
   817ea:	4675      	movcs	r5, lr
   817ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   817f0:	ea55 0e06 	orrs.w	lr, r5, r6
   817f4:	d018      	beq.n	81828 <__aeabi_ddiv+0x114>
   817f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   817fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   817fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8180a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8180e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81812:	d1c0      	bne.n	81796 <__aeabi_ddiv+0x82>
   81814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81818:	d10b      	bne.n	81832 <__aeabi_ddiv+0x11e>
   8181a:	ea41 0100 	orr.w	r1, r1, r0
   8181e:	f04f 0000 	mov.w	r0, #0
   81822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81826:	e7b6      	b.n	81796 <__aeabi_ddiv+0x82>
   81828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8182c:	bf04      	itt	eq
   8182e:	4301      	orreq	r1, r0
   81830:	2000      	moveq	r0, #0
   81832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81836:	bf88      	it	hi
   81838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8183c:	f63f aeaf 	bhi.w	8159e <__aeabi_dmul+0xde>
   81840:	ebb5 0c03 	subs.w	ip, r5, r3
   81844:	bf04      	itt	eq
   81846:	ebb6 0c02 	subseq.w	ip, r6, r2
   8184a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8184e:	f150 0000 	adcs.w	r0, r0, #0
   81852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81856:	bd70      	pop	{r4, r5, r6, pc}
   81858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8185c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81864:	bfc2      	ittt	gt
   81866:	ebd4 050c 	rsbsgt	r5, r4, ip
   8186a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8186e:	bd70      	popgt	{r4, r5, r6, pc}
   81870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81874:	f04f 0e00 	mov.w	lr, #0
   81878:	3c01      	subs	r4, #1
   8187a:	e690      	b.n	8159e <__aeabi_dmul+0xde>
   8187c:	ea45 0e06 	orr.w	lr, r5, r6
   81880:	e68d      	b.n	8159e <__aeabi_dmul+0xde>
   81882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81886:	ea94 0f0c 	teq	r4, ip
   8188a:	bf08      	it	eq
   8188c:	ea95 0f0c 	teqeq	r5, ip
   81890:	f43f af3b 	beq.w	8170a <__aeabi_dmul+0x24a>
   81894:	ea94 0f0c 	teq	r4, ip
   81898:	d10a      	bne.n	818b0 <__aeabi_ddiv+0x19c>
   8189a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8189e:	f47f af34 	bne.w	8170a <__aeabi_dmul+0x24a>
   818a2:	ea95 0f0c 	teq	r5, ip
   818a6:	f47f af25 	bne.w	816f4 <__aeabi_dmul+0x234>
   818aa:	4610      	mov	r0, r2
   818ac:	4619      	mov	r1, r3
   818ae:	e72c      	b.n	8170a <__aeabi_dmul+0x24a>
   818b0:	ea95 0f0c 	teq	r5, ip
   818b4:	d106      	bne.n	818c4 <__aeabi_ddiv+0x1b0>
   818b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   818ba:	f43f aefd 	beq.w	816b8 <__aeabi_dmul+0x1f8>
   818be:	4610      	mov	r0, r2
   818c0:	4619      	mov	r1, r3
   818c2:	e722      	b.n	8170a <__aeabi_dmul+0x24a>
   818c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   818c8:	bf18      	it	ne
   818ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   818ce:	f47f aec5 	bne.w	8165c <__aeabi_dmul+0x19c>
   818d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   818d6:	f47f af0d 	bne.w	816f4 <__aeabi_dmul+0x234>
   818da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   818de:	f47f aeeb 	bne.w	816b8 <__aeabi_dmul+0x1f8>
   818e2:	e712      	b.n	8170a <__aeabi_dmul+0x24a>

000818e4 <__aeabi_d2f>:
   818e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   818e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   818ec:	bf24      	itt	cs
   818ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   818f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   818f6:	d90d      	bls.n	81914 <__aeabi_d2f+0x30>
   818f8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   818fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   81900:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   81904:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   81908:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   8190c:	bf08      	it	eq
   8190e:	f020 0001 	biceq.w	r0, r0, #1
   81912:	4770      	bx	lr
   81914:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   81918:	d121      	bne.n	8195e <__aeabi_d2f+0x7a>
   8191a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   8191e:	bfbc      	itt	lt
   81920:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   81924:	4770      	bxlt	lr
   81926:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8192a:	ea4f 5252 	mov.w	r2, r2, lsr #21
   8192e:	f1c2 0218 	rsb	r2, r2, #24
   81932:	f1c2 0c20 	rsb	ip, r2, #32
   81936:	fa10 f30c 	lsls.w	r3, r0, ip
   8193a:	fa20 f002 	lsr.w	r0, r0, r2
   8193e:	bf18      	it	ne
   81940:	f040 0001 	orrne.w	r0, r0, #1
   81944:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81948:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   8194c:	fa03 fc0c 	lsl.w	ip, r3, ip
   81950:	ea40 000c 	orr.w	r0, r0, ip
   81954:	fa23 f302 	lsr.w	r3, r3, r2
   81958:	ea4f 0343 	mov.w	r3, r3, lsl #1
   8195c:	e7cc      	b.n	818f8 <__aeabi_d2f+0x14>
   8195e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   81962:	d107      	bne.n	81974 <__aeabi_d2f+0x90>
   81964:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   81968:	bf1e      	ittt	ne
   8196a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   8196e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   81972:	4770      	bxne	lr
   81974:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   81978:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   8197c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81980:	4770      	bx	lr
   81982:	bf00      	nop

00081984 <__aeabi_frsub>:
   81984:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81988:	e002      	b.n	81990 <__addsf3>
   8198a:	bf00      	nop

0008198c <__aeabi_fsub>:
   8198c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081990 <__addsf3>:
   81990:	0042      	lsls	r2, r0, #1
   81992:	bf1f      	itttt	ne
   81994:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81998:	ea92 0f03 	teqne	r2, r3
   8199c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   819a0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   819a4:	d06a      	beq.n	81a7c <__addsf3+0xec>
   819a6:	ea4f 6212 	mov.w	r2, r2, lsr #24
   819aa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   819ae:	bfc1      	itttt	gt
   819b0:	18d2      	addgt	r2, r2, r3
   819b2:	4041      	eorgt	r1, r0
   819b4:	4048      	eorgt	r0, r1
   819b6:	4041      	eorgt	r1, r0
   819b8:	bfb8      	it	lt
   819ba:	425b      	neglt	r3, r3
   819bc:	2b19      	cmp	r3, #25
   819be:	bf88      	it	hi
   819c0:	4770      	bxhi	lr
   819c2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   819c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   819ca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   819ce:	bf18      	it	ne
   819d0:	4240      	negne	r0, r0
   819d2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   819d6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   819da:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   819de:	bf18      	it	ne
   819e0:	4249      	negne	r1, r1
   819e2:	ea92 0f03 	teq	r2, r3
   819e6:	d03f      	beq.n	81a68 <__addsf3+0xd8>
   819e8:	f1a2 0201 	sub.w	r2, r2, #1
   819ec:	fa41 fc03 	asr.w	ip, r1, r3
   819f0:	eb10 000c 	adds.w	r0, r0, ip
   819f4:	f1c3 0320 	rsb	r3, r3, #32
   819f8:	fa01 f103 	lsl.w	r1, r1, r3
   819fc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81a00:	d502      	bpl.n	81a08 <__addsf3+0x78>
   81a02:	4249      	negs	r1, r1
   81a04:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81a08:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81a0c:	d313      	bcc.n	81a36 <__addsf3+0xa6>
   81a0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   81a12:	d306      	bcc.n	81a22 <__addsf3+0x92>
   81a14:	0840      	lsrs	r0, r0, #1
   81a16:	ea4f 0131 	mov.w	r1, r1, rrx
   81a1a:	f102 0201 	add.w	r2, r2, #1
   81a1e:	2afe      	cmp	r2, #254	; 0xfe
   81a20:	d251      	bcs.n	81ac6 <__addsf3+0x136>
   81a22:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   81a26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81a2a:	bf08      	it	eq
   81a2c:	f020 0001 	biceq.w	r0, r0, #1
   81a30:	ea40 0003 	orr.w	r0, r0, r3
   81a34:	4770      	bx	lr
   81a36:	0049      	lsls	r1, r1, #1
   81a38:	eb40 0000 	adc.w	r0, r0, r0
   81a3c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81a40:	f1a2 0201 	sub.w	r2, r2, #1
   81a44:	d1ed      	bne.n	81a22 <__addsf3+0x92>
   81a46:	fab0 fc80 	clz	ip, r0
   81a4a:	f1ac 0c08 	sub.w	ip, ip, #8
   81a4e:	ebb2 020c 	subs.w	r2, r2, ip
   81a52:	fa00 f00c 	lsl.w	r0, r0, ip
   81a56:	bfaa      	itet	ge
   81a58:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81a5c:	4252      	neglt	r2, r2
   81a5e:	4318      	orrge	r0, r3
   81a60:	bfbc      	itt	lt
   81a62:	40d0      	lsrlt	r0, r2
   81a64:	4318      	orrlt	r0, r3
   81a66:	4770      	bx	lr
   81a68:	f092 0f00 	teq	r2, #0
   81a6c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81a70:	bf06      	itte	eq
   81a72:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   81a76:	3201      	addeq	r2, #1
   81a78:	3b01      	subne	r3, #1
   81a7a:	e7b5      	b.n	819e8 <__addsf3+0x58>
   81a7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81a80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81a84:	bf18      	it	ne
   81a86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81a8a:	d021      	beq.n	81ad0 <__addsf3+0x140>
   81a8c:	ea92 0f03 	teq	r2, r3
   81a90:	d004      	beq.n	81a9c <__addsf3+0x10c>
   81a92:	f092 0f00 	teq	r2, #0
   81a96:	bf08      	it	eq
   81a98:	4608      	moveq	r0, r1
   81a9a:	4770      	bx	lr
   81a9c:	ea90 0f01 	teq	r0, r1
   81aa0:	bf1c      	itt	ne
   81aa2:	2000      	movne	r0, #0
   81aa4:	4770      	bxne	lr
   81aa6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   81aaa:	d104      	bne.n	81ab6 <__addsf3+0x126>
   81aac:	0040      	lsls	r0, r0, #1
   81aae:	bf28      	it	cs
   81ab0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   81ab4:	4770      	bx	lr
   81ab6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   81aba:	bf3c      	itt	cc
   81abc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81ac0:	4770      	bxcc	lr
   81ac2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81ac6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   81aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81ace:	4770      	bx	lr
   81ad0:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81ad4:	bf16      	itet	ne
   81ad6:	4608      	movne	r0, r1
   81ad8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81adc:	4601      	movne	r1, r0
   81ade:	0242      	lsls	r2, r0, #9
   81ae0:	bf06      	itte	eq
   81ae2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   81ae6:	ea90 0f01 	teqeq	r0, r1
   81aea:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81aee:	4770      	bx	lr

00081af0 <__aeabi_ui2f>:
   81af0:	f04f 0300 	mov.w	r3, #0
   81af4:	e004      	b.n	81b00 <__aeabi_i2f+0x8>
   81af6:	bf00      	nop

00081af8 <__aeabi_i2f>:
   81af8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81afc:	bf48      	it	mi
   81afe:	4240      	negmi	r0, r0
   81b00:	ea5f 0c00 	movs.w	ip, r0
   81b04:	bf08      	it	eq
   81b06:	4770      	bxeq	lr
   81b08:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81b0c:	4601      	mov	r1, r0
   81b0e:	f04f 0000 	mov.w	r0, #0
   81b12:	e01c      	b.n	81b4e <__aeabi_l2f+0x2a>

00081b14 <__aeabi_ul2f>:
   81b14:	ea50 0201 	orrs.w	r2, r0, r1
   81b18:	bf08      	it	eq
   81b1a:	4770      	bxeq	lr
   81b1c:	f04f 0300 	mov.w	r3, #0
   81b20:	e00a      	b.n	81b38 <__aeabi_l2f+0x14>
   81b22:	bf00      	nop

00081b24 <__aeabi_l2f>:
   81b24:	ea50 0201 	orrs.w	r2, r0, r1
   81b28:	bf08      	it	eq
   81b2a:	4770      	bxeq	lr
   81b2c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81b30:	d502      	bpl.n	81b38 <__aeabi_l2f+0x14>
   81b32:	4240      	negs	r0, r0
   81b34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81b38:	ea5f 0c01 	movs.w	ip, r1
   81b3c:	bf02      	ittt	eq
   81b3e:	4684      	moveq	ip, r0
   81b40:	4601      	moveq	r1, r0
   81b42:	2000      	moveq	r0, #0
   81b44:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81b48:	bf08      	it	eq
   81b4a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81b4e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   81b52:	fabc f28c 	clz	r2, ip
   81b56:	3a08      	subs	r2, #8
   81b58:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81b5c:	db10      	blt.n	81b80 <__aeabi_l2f+0x5c>
   81b5e:	fa01 fc02 	lsl.w	ip, r1, r2
   81b62:	4463      	add	r3, ip
   81b64:	fa00 fc02 	lsl.w	ip, r0, r2
   81b68:	f1c2 0220 	rsb	r2, r2, #32
   81b6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81b70:	fa20 f202 	lsr.w	r2, r0, r2
   81b74:	eb43 0002 	adc.w	r0, r3, r2
   81b78:	bf08      	it	eq
   81b7a:	f020 0001 	biceq.w	r0, r0, #1
   81b7e:	4770      	bx	lr
   81b80:	f102 0220 	add.w	r2, r2, #32
   81b84:	fa01 fc02 	lsl.w	ip, r1, r2
   81b88:	f1c2 0220 	rsb	r2, r2, #32
   81b8c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   81b90:	fa21 f202 	lsr.w	r2, r1, r2
   81b94:	eb43 0002 	adc.w	r0, r3, r2
   81b98:	bf08      	it	eq
   81b9a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81b9e:	4770      	bx	lr

00081ba0 <__aeabi_f2iz>:
   81ba0:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81ba4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81ba8:	d30f      	bcc.n	81bca <__aeabi_f2iz+0x2a>
   81baa:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81bae:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81bb2:	d90d      	bls.n	81bd0 <__aeabi_f2iz+0x30>
   81bb4:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81bb8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81bbc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81bc0:	fa23 f002 	lsr.w	r0, r3, r2
   81bc4:	bf18      	it	ne
   81bc6:	4240      	negne	r0, r0
   81bc8:	4770      	bx	lr
   81bca:	f04f 0000 	mov.w	r0, #0
   81bce:	4770      	bx	lr
   81bd0:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81bd4:	d101      	bne.n	81bda <__aeabi_f2iz+0x3a>
   81bd6:	0242      	lsls	r2, r0, #9
   81bd8:	d105      	bne.n	81be6 <__aeabi_f2iz+0x46>
   81bda:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81bde:	bf08      	it	eq
   81be0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81be4:	4770      	bx	lr
   81be6:	f04f 0000 	mov.w	r0, #0
   81bea:	4770      	bx	lr

00081bec <__libc_init_array>:
   81bec:	b570      	push	{r4, r5, r6, lr}
   81bee:	4e0f      	ldr	r6, [pc, #60]	; (81c2c <__libc_init_array+0x40>)
   81bf0:	4d0f      	ldr	r5, [pc, #60]	; (81c30 <__libc_init_array+0x44>)
   81bf2:	1b76      	subs	r6, r6, r5
   81bf4:	10b6      	asrs	r6, r6, #2
   81bf6:	bf18      	it	ne
   81bf8:	2400      	movne	r4, #0
   81bfa:	d005      	beq.n	81c08 <__libc_init_array+0x1c>
   81bfc:	3401      	adds	r4, #1
   81bfe:	f855 3b04 	ldr.w	r3, [r5], #4
   81c02:	4798      	blx	r3
   81c04:	42a6      	cmp	r6, r4
   81c06:	d1f9      	bne.n	81bfc <__libc_init_array+0x10>
   81c08:	4e0a      	ldr	r6, [pc, #40]	; (81c34 <__libc_init_array+0x48>)
   81c0a:	4d0b      	ldr	r5, [pc, #44]	; (81c38 <__libc_init_array+0x4c>)
   81c0c:	f000 f890 	bl	81d30 <_init>
   81c10:	1b76      	subs	r6, r6, r5
   81c12:	10b6      	asrs	r6, r6, #2
   81c14:	bf18      	it	ne
   81c16:	2400      	movne	r4, #0
   81c18:	d006      	beq.n	81c28 <__libc_init_array+0x3c>
   81c1a:	3401      	adds	r4, #1
   81c1c:	f855 3b04 	ldr.w	r3, [r5], #4
   81c20:	4798      	blx	r3
   81c22:	42a6      	cmp	r6, r4
   81c24:	d1f9      	bne.n	81c1a <__libc_init_array+0x2e>
   81c26:	bd70      	pop	{r4, r5, r6, pc}
   81c28:	bd70      	pop	{r4, r5, r6, pc}
   81c2a:	bf00      	nop
   81c2c:	00081d3c 	.word	0x00081d3c
   81c30:	00081d3c 	.word	0x00081d3c
   81c34:	00081d44 	.word	0x00081d44
   81c38:	00081d3c 	.word	0x00081d3c

00081c3c <register_fini>:
   81c3c:	4b02      	ldr	r3, [pc, #8]	; (81c48 <register_fini+0xc>)
   81c3e:	b113      	cbz	r3, 81c46 <register_fini+0xa>
   81c40:	4802      	ldr	r0, [pc, #8]	; (81c4c <register_fini+0x10>)
   81c42:	f000 b805 	b.w	81c50 <atexit>
   81c46:	4770      	bx	lr
   81c48:	00000000 	.word	0x00000000
   81c4c:	00081c5d 	.word	0x00081c5d

00081c50 <atexit>:
   81c50:	2300      	movs	r3, #0
   81c52:	4601      	mov	r1, r0
   81c54:	461a      	mov	r2, r3
   81c56:	4618      	mov	r0, r3
   81c58:	f000 b814 	b.w	81c84 <__register_exitproc>

00081c5c <__libc_fini_array>:
   81c5c:	b538      	push	{r3, r4, r5, lr}
   81c5e:	4d07      	ldr	r5, [pc, #28]	; (81c7c <__libc_fini_array+0x20>)
   81c60:	4c07      	ldr	r4, [pc, #28]	; (81c80 <__libc_fini_array+0x24>)
   81c62:	1b2c      	subs	r4, r5, r4
   81c64:	10a4      	asrs	r4, r4, #2
   81c66:	d005      	beq.n	81c74 <__libc_fini_array+0x18>
   81c68:	3c01      	subs	r4, #1
   81c6a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   81c6e:	4798      	blx	r3
   81c70:	2c00      	cmp	r4, #0
   81c72:	d1f9      	bne.n	81c68 <__libc_fini_array+0xc>
   81c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81c78:	f000 b864 	b.w	81d44 <_fini>
   81c7c:	00081d54 	.word	0x00081d54
   81c80:	00081d50 	.word	0x00081d50

00081c84 <__register_exitproc>:
   81c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81c88:	4c25      	ldr	r4, [pc, #148]	; (81d20 <__register_exitproc+0x9c>)
   81c8a:	4606      	mov	r6, r0
   81c8c:	6825      	ldr	r5, [r4, #0]
   81c8e:	4688      	mov	r8, r1
   81c90:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   81c94:	4692      	mov	sl, r2
   81c96:	4699      	mov	r9, r3
   81c98:	b3c4      	cbz	r4, 81d0c <__register_exitproc+0x88>
   81c9a:	6860      	ldr	r0, [r4, #4]
   81c9c:	281f      	cmp	r0, #31
   81c9e:	dc17      	bgt.n	81cd0 <__register_exitproc+0x4c>
   81ca0:	1c41      	adds	r1, r0, #1
   81ca2:	b176      	cbz	r6, 81cc2 <__register_exitproc+0x3e>
   81ca4:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   81ca8:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   81cac:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   81cb0:	2201      	movs	r2, #1
   81cb2:	4082      	lsls	r2, r0
   81cb4:	4315      	orrs	r5, r2
   81cb6:	2e02      	cmp	r6, #2
   81cb8:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   81cbc:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   81cc0:	d01e      	beq.n	81d00 <__register_exitproc+0x7c>
   81cc2:	1c83      	adds	r3, r0, #2
   81cc4:	6061      	str	r1, [r4, #4]
   81cc6:	2000      	movs	r0, #0
   81cc8:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   81ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81cd0:	4b14      	ldr	r3, [pc, #80]	; (81d24 <__register_exitproc+0xa0>)
   81cd2:	b303      	cbz	r3, 81d16 <__register_exitproc+0x92>
   81cd4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81cd8:	f3af 8000 	nop.w
   81cdc:	4604      	mov	r4, r0
   81cde:	b1d0      	cbz	r0, 81d16 <__register_exitproc+0x92>
   81ce0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   81ce4:	2700      	movs	r7, #0
   81ce6:	e884 0088 	stmia.w	r4, {r3, r7}
   81cea:	4638      	mov	r0, r7
   81cec:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   81cf0:	2101      	movs	r1, #1
   81cf2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   81cf6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   81cfa:	2e00      	cmp	r6, #0
   81cfc:	d0e1      	beq.n	81cc2 <__register_exitproc+0x3e>
   81cfe:	e7d1      	b.n	81ca4 <__register_exitproc+0x20>
   81d00:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81d04:	431a      	orrs	r2, r3
   81d06:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   81d0a:	e7da      	b.n	81cc2 <__register_exitproc+0x3e>
   81d0c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   81d10:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   81d14:	e7c1      	b.n	81c9a <__register_exitproc+0x16>
   81d16:	f04f 30ff 	mov.w	r0, #4294967295
   81d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81d1e:	bf00      	nop
   81d20:	00081d2c 	.word	0x00081d2c
   81d24:	00000000 	.word	0x00000000
   81d28:	00000043 	.word	0x00000043

00081d2c <_global_impure_ptr>:
   81d2c:	20070008                                ... 

00081d30 <_init>:
   81d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81d32:	bf00      	nop
   81d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81d36:	bc08      	pop	{r3}
   81d38:	469e      	mov	lr, r3
   81d3a:	4770      	bx	lr

00081d3c <__init_array_start>:
   81d3c:	00081c3d 	.word	0x00081c3d

00081d40 <__frame_dummy_init_array_entry>:
   81d40:	00080119                                ....

00081d44 <_fini>:
   81d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81d46:	bf00      	nop
   81d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81d4a:	bc08      	pop	{r3}
   81d4c:	469e      	mov	lr, r3
   81d4e:	4770      	bx	lr

00081d50 <__fini_array_start>:
   81d50:	000800f5 	.word	0x000800f5
