Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d73b03caa8014407bbad4d28b9ee3bdb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rx_behav xil_defaultlib.tb_rx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.srcs/sources_1/new/rx.sv" Line 13. Module rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.srcs/sources_1/new/rx.sv" Line 13. Module rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.tb_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rx_behav
