============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 24 2024  01:39:08 pm
  Module:                 dadda
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-753 ps) Late External Delay Assertion at pin p[6]
          Group: clk
     Startpoint: (R) p_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) p[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0          500     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000          500     
                                              
      Output Delay:-    2000                  
     Required Time:=       0                  
      Launch Clock:-     500                  
         Data Path:-     253                  
             Slack:=    -753                  

Exceptions/Constraints:
  output_delay             2000            dadda.sdc_line_9_21_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  p_reg[6]/CK    -       -     R     (arrival)     16     -     0     0     500    (-,-) 
  p_reg[6]/Q     -       CK->Q R     DFFX4          1  31.5    66   142     642    (-,-) 
  g139/Y         -       A->Y  R     CLKBUFX20      1 500.0   107   111     753    (-,-) 
  p[6]           <<<     -     R     (port)         -     -     -     0     753    (-,-) 
#----------------------------------------------------------------------------------------

