# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/arm_single_AS_IS.sv
# Loading project ArmSingleCycle_Extended
# Compile of arm_single_AS_IS.sv was successful.
# Compile of arm_single_TO_BE.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.top
# vsim -gui work.top 
# Start time: 20:17:14 on Dec 15,2022
# Loading sv_std.std
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end sim:/top/arm/*
run -all
quit -sim
# End time: 20:18:33 on Dec 15,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
vsim -gui work.top
# vsim -gui work.top 
# Start time: 20:18:45 on Dec 15,2022
# Loading sv_std.std
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end sim:/top/arm/*
run -all
run
run -all
# Break key hit
step -current
# ** Error: (vsim-12081) The specified scope, sim:/top/arm, is not a process or thread.
# 
run -continue
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
quit -sim
# End time: 20:30:18 on Dec 15,2022, Elapsed time: 0:11:33
# Errors: 1, Warnings: 0
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 20:30:34 on Dec 15,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end sim:/testbench/dut/arm/*
run -all
# Simulation succeeded
# ** Note: $stop    : C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/arm_single_TO_BE.sv(105)
#    Time: 205 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/arm_single_TO_BE.sv line 105
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IFES/ArmSingleCycle/wave.do
