<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p706" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_706{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2_706{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_706{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_706{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_706{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_706{left:145px;bottom:878px;letter-spacing:0.13px;word-spacing:0.02px;}
#t7_706{left:145px;bottom:850px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t8_706{left:145px;bottom:834px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t9_706{left:519px;bottom:834px;letter-spacing:-0.21px;word-spacing:0.12px;}
#ta_706{left:145px;bottom:816px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tb_706{left:80px;bottom:772px;letter-spacing:0.15px;}
#tc_706{left:145px;bottom:772px;letter-spacing:0.13px;word-spacing:-0.01px;}
#td_706{left:145px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_706{left:145px;bottom:728px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tf_706{left:145px;bottom:701px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_706{left:145px;bottom:672px;}
#th_706{left:182px;bottom:672px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ti_706{left:182px;bottom:655px;letter-spacing:-0.14px;}
#tj_706{left:246px;bottom:656px;letter-spacing:-0.01px;}
#tk_706{left:347px;bottom:656px;letter-spacing:-0.06px;}
#tl_706{left:394px;bottom:655px;}
#tm_706{left:145px;bottom:626px;}
#tn_706{left:182px;bottom:626px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_706{left:182px;bottom:609px;letter-spacing:-0.11px;}
#tp_706{left:182px;bottom:592px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_706{left:182px;bottom:575px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tr_706{left:479px;bottom:577px;letter-spacing:-0.01px;}
#ts_706{left:581px;bottom:577px;letter-spacing:-0.05px;}
#tt_706{left:627px;bottom:575px;}
#tu_706{left:182px;bottom:552px;letter-spacing:-0.11px;}
#tv_706{left:145px;bottom:523px;}
#tw_706{left:182px;bottom:523px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#tx_706{left:182px;bottom:507px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_706{left:145px;bottom:478px;}
#tz_706{left:182px;bottom:478px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t10_706{left:145px;bottom:449px;}
#t11_706{left:182px;bottom:449px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t12_706{left:182px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t13_706{left:145px;bottom:403px;}
#t14_706{left:182px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.2px;}
#t15_706{left:293px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.19px;}
#t16_706{left:507px;bottom:403px;}
#t17_706{left:514px;bottom:403px;letter-spacing:-0.18px;word-spacing:-0.21px;}
#t18_706{left:602px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.2px;}
#t19_706{left:182px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1a_706{left:182px;bottom:369px;letter-spacing:-0.11px;}
#t1b_706{left:373px;bottom:370px;letter-spacing:-0.01px;}
#t1c_706{left:467px;bottom:369px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_706{left:182px;bottom:352px;letter-spacing:-0.11px;}
#t1e_706{left:145px;bottom:323px;}
#t1f_706{left:182px;bottom:323px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_706{left:182px;bottom:306px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#t1h_706{left:182px;bottom:290px;letter-spacing:-0.13px;}
#t1i_706{left:182px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_706{left:145px;bottom:238px;}
#t1k_706{left:182px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_706{left:145px;bottom:209px;}
#t1m_706{left:182px;bottom:209px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1n_706{left:145px;bottom:181px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_706{left:145px;bottom:164px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t1p_706{left:145px;bottom:148px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_706{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_706{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_706{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_706{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_706{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_706{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts706" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg706Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg706" style="-webkit-user-select: none;"><object width="825" height="990" data="706/706.svg" type="image/svg+xml" id="pdf706" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_706" class="t s1_706">Virtual Memory System Architecture </span>
<span id="t2_706" class="t s2_706">B4-6 </span><span id="t3_706" class="t s1_706">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_706" class="t s2_706">ARM DDI 0100I </span>
<span id="t5_706" class="t s3_706">B4.2.2 </span><span id="t6_706" class="t s3_706">Virtual to physical translation mapping restrictions </span>
<span id="t7_706" class="t s4_706">The VMSA can be used in conjunction with virtually-indexed, physically-tagged caches. For details of any </span>
<span id="t8_706" class="t s4_706">mapping page table restrictions for virtual to physical addresses see </span><span id="t9_706" class="t s5_706">Restrictions on Page Table Mappings </span>
<span id="ta_706" class="t s4_706">on page B6-11. </span>
<span id="tb_706" class="t s3_706">B4.2.3 </span><span id="tc_706" class="t s3_706">Enabling and disabling the MMU </span>
<span id="td_706" class="t s4_706">The MMU can be enabled and disabled by writing the M bit (bit[0]) of register 1 of the System Control </span>
<span id="te_706" class="t s4_706">coprocessor. On reset, this bit is cleared to 0, disabling the MMU. </span>
<span id="tf_706" class="t s4_706">When the MMU is disabled, memory accesses are treated as follows: </span>
<span id="tg_706" class="t s4_706">• </span><span id="th_706" class="t s4_706">All data accesses are treated as uncacheable and strongly ordered. Unexpected data cache hit </span>
<span id="ti_706" class="t s4_706">behavior is </span><span id="tj_706" class="t s6_706">IMPLEMENTATION </span><span id="tk_706" class="t s6_706">DEFINED</span><span id="tl_706" class="t s4_706">. </span>
<span id="tm_706" class="t s4_706">• </span><span id="tn_706" class="t s4_706">If a Harvard cache arrangement is used then all instruction accesses are cacheable, non-sharable, </span>
<span id="to_706" class="t s4_706">normal memory if the I bit (bit[12]) of CP15 register 1 is set (1), and non-cacheable, non-sharable </span>
<span id="tp_706" class="t s4_706">normal memory if the I bit is clear (0). The other cache related memory attributes (for example, </span>
<span id="tq_706" class="t s4_706">Write-Through cacheable, Write-Back cacheable) are </span><span id="tr_706" class="t s6_706">IMPLEMENTATION </span><span id="ts_706" class="t s6_706">DEFINED</span><span id="tt_706" class="t s4_706">. </span>
<span id="tu_706" class="t s4_706">If a unified cache is used, all instruction accesses are treated as non-shared, normal, non-cacheable. </span>
<span id="tv_706" class="t s4_706">• </span><span id="tw_706" class="t s4_706">All explicit accesses are strongly ordered. The value of the W bit (bit[3], write buffer enable) of CP15 </span>
<span id="tx_706" class="t s4_706">register 1 is ignored. </span>
<span id="ty_706" class="t s4_706">• </span><span id="tz_706" class="t s4_706">No memory access permission checks are performed, and no aborts are generated by the MMU. </span>
<span id="t10_706" class="t s4_706">• </span><span id="t11_706" class="t s4_706">The physical address for every access is equal to its modified virtual address (this is known as a flat </span>
<span id="t12_706" class="t s4_706">address mapping). </span>
<span id="t13_706" class="t s4_706">• </span><span id="t14_706" class="t s4_706">The FCSE PID (see </span><span id="t15_706" class="t s5_706">Register 13: Process ID on page B4-52</span><span id="t16_706" class="t s4_706">) </span><span id="t17_706" class="t s5_706">Should Be Zero </span><span id="t18_706" class="t s4_706">(SBZ) when the MMU </span>
<span id="t19_706" class="t s4_706">is disabled. This is the reset value for the FCSE PID. If the MMU is to be disabled, the FCSE PID </span>
<span id="t1a_706" class="t s4_706">should be cleared. The behavior is </span><span id="t1b_706" class="t s6_706">UNPREDICTABLE </span><span id="t1c_706" class="t s4_706">if the FCSE is not cleared when the MMU is </span>
<span id="t1d_706" class="t s4_706">disabled. </span>
<span id="t1e_706" class="t s4_706">• </span><span id="t1f_706" class="t s4_706">Cache CP15 operations act on the target cache whether the MMU is enabled or not, and regardless </span>
<span id="t1g_706" class="t s4_706">of the values of the memory attributes. However, if the MMU is disabled, they use the architected flat </span>
<span id="t1h_706" class="t s4_706">mapping. </span>
<span id="t1i_706" class="t s4_706">CP15 TLB invalidate operations act on the target TLB whether the MMU is enabled or not. </span>
<span id="t1j_706" class="t s4_706">• </span><span id="t1k_706" class="t s4_706">Instruction and data prefetch operations work as normal. </span>
<span id="t1l_706" class="t s4_706">• </span><span id="t1m_706" class="t s4_706">Accesses to the TCMs work as normal if the TCM is enabled. </span>
<span id="t1n_706" class="t s4_706">Before the MMU is enabled all relevant CP15 registers must be programmed. This includes setting up </span>
<span id="t1o_706" class="t s4_706">suitable translation tables in memory. Prior to enabling the MMU, the instruction cache should be disabled </span>
<span id="t1p_706" class="t s4_706">and invalidated. The instruction cache can then be re-enabled at the same time as the MMU is enabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
