0.7
2020.2
Oct 19 2021
03:16:22
D:/Github/SPI_FPGA/SPI_FPGA.sim/sim_1/synth/func/xsim/SPI_Flash_read_tb_func_synth.v,1682447411,verilog,,D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_Flash_read_tb.v,,SPI_Master;glbl,,,,,,,,
D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_Flash_read_tb.v,1682446980,verilog,,,,SPI_Flash_read_tb,,,,,,,,
