`timescale 1ns/10ps

module mux_2x1_TB;

reg [31:0] a, b;
reg s;
wire [31:0] out;

mux_2x1 DUT(
.a(a),
.b(b),
.s(s),
.out(out)
);

initial begin
    a <= 32'd6;
    b <= 32'd9;
    s <= 0;
    #10 s <= 1;
    #10 a <= 32'd15;
    #5 b <= 32'd10;
	 #10 s <= 0;
end

initial begin
	#50 $stop;
end

endmodule
