//
//  VoodooGPIOIntel.cpp
//  VoodooGPIO
//
//  Created by CoolStar on 8/14/17.
//  Copyright © 2017 CoolStar. All rights reserved.
//  Copyright © 2023 Visual/Noot Inc/ChefKiss Inc. All rights reserved.
//

#include "VoodooGPIOIntel.hpp"

/* Offset from regs */
#define REVID               0x000
#define REVID_SHIFT         16
#define REVID_MASK          GENMASK(31, 16)

#define PADBAR              0x00c
#define GPI_IS              0x100

#define PADOWN_BITS         4
#define PADOWN_SHIFT(p)     ((p) % 8 * PADOWN_BITS)
#define PADOWN_MASK(p)      (GENMASK(3, 0) << PADOWN_SHIFT(p))
#define PADOWN_GPP(p)       ((p) / 8)

/* Offset from pad_regs */
#define PADCFG0                     0x000
#define PADCFG0_RXEVCFG_SHIFT       25
#define PADCFG0_RXEVCFG_MASK        GENMASK(26, 25)
#define PADCFG0_RXEVCFG_LEVEL       0
#define PADCFG0_RXEVCFG_EDGE        1
#define PADCFG0_RXEVCFG_DISABLED    2
#define PADCFG0_RXEVCFG_EDGE_BOTH   3
#define PADCFG0_PREGFRXSEL          BIT(24)
#define PADCFG0_RXINV               BIT(23)
#define PADCFG0_GPIROUTIOXAPIC      BIT(20)
#define PADCFG0_GPIROUTSCI          BIT(19)
#define PADCFG0_GPIROUTSMI          BIT(18)
#define PADCFG0_GPIROUTNMI          BIT(17)
#define PADCFG0_PMODE_SHIFT         10
#define PADCFG0_PMODE_MASK          GENMASK(13, 10)
#define PADCFG0_GPIORXDIS           BIT(9)
#define PADCFG0_GPIOTXDIS           BIT(8)
#define PADCFG0_GPIORXSTATE         BIT(1)
#define PADCFG0_GPIOTXSTATE         BIT(0)

#define PADCFG1                     0x004
#define PADCFG1_TERM_UP             BIT(13)
#define PADCFG1_TERM_SHIFT          10
#define PADCFG1_TERM_MASK           GENMASK(12, 10)
#define PADCFG1_TERM_20K            4
#define PADCFG1_TERM_2K             3
#define PADCFG1_TERM_5K             2
#define PADCFG1_TERM_1K             1

#define PADCFG2                     0x008
#define PADCFG2_DEBEN               BIT(0)
#define PADCFG2_DEBOUNCE_SHIFT      1
#define PADCFG2_DEBOUNCE_MASK       GENMASK(4, 1)

#define DEBOUNCE_PERIOD             31250 /* ns */

#define pin_to_padno(c, p)      ((p) - (c)->pin_base)
#define padgroup_offset(g, p)   ((p) - (g)->base)

OSDefineMetaClassAndStructors(VoodooGPIOIntel, VoodooGPIO);

struct intel_community *VoodooGPIOIntel::intel_get_community(unsigned pin) {
    struct intel_community *community;
    for (int i = 0; i < ncommunities; i++) {
        community = &communities[i];
        if (pin >= community->pin_base && pin < community->pin_base + community->npins)
            return community;
    }

    TryLog("%s::Failed to find community for pin %u", getName(), pin);
    return NULL;
}

struct intel_padgroup *VoodooGPIOIntel::intel_community_get_padgroup(struct intel_community *community, unsigned pin) {
    for (int i = 0; i < community->ngpps; i++) {
        struct intel_padgroup *padgrp = &community->gpps[i];
        if (pin >= padgrp->base && pin < padgrp->base + padgrp->size)
            return padgrp;
    }

    TryLog("%s::Failed to find padgroup for pin %u", getName(), pin);
    return NULL;
}

IOVirtualAddress VoodooGPIOIntel::intel_get_padcfg(unsigned pin, unsigned reg) {
    struct intel_community *community;
    unsigned padno;
    size_t nregs;

    community = intel_get_community(pin);
    if (!community)
        return 0;

    padno = pin_to_padno(community, pin);
    nregs = (community->features & PINCTRL_FEATURE_DEBOUNCE) ? 4 : 2;

    if (reg >= nregs * 4)
        return 0;

    return community->pad_regs + reg + padno * nregs * 4;
}

bool VoodooGPIOIntel::intel_pad_owned_by_host(unsigned pin) {
    struct intel_community *community;
    struct intel_padgroup *padgrp;
    unsigned gpp, offset, gpp_offset;
    IOVirtualAddress padown;

    community = intel_get_community(pin);
    if (!community)
        return false;
    if (!community->padown_offset)
        return true;

    padgrp = intel_community_get_padgroup(community, pin);
    if (!padgrp)
        return false;

    gpp_offset = padgroup_offset(padgrp, pin);
    gpp = PADOWN_GPP(gpp_offset);

    offset = community->padown_offset + padgrp->padown_num * 4 + gpp * 4;
    padown = community->regs + offset;

    return !(readl(padown) & PADOWN_MASK(gpp_offset));
}

bool VoodooGPIOIntel::intel_pad_acpi_mode(unsigned pin) {
    struct intel_community *community;
    struct intel_padgroup *padgrp;
    unsigned offset, gpp_offset;
    IOVirtualAddress hostown;

    community = intel_get_community(pin);
    if (!community)
        return true;
    if (!community->hostown_offset)
        return false;

    padgrp = intel_community_get_padgroup(community, pin);
    if (!padgrp)
        return true;

    gpp_offset = padgroup_offset(padgrp, pin);
    offset = community->hostown_offset + padgrp->reg_num * 4;
    hostown = community->regs + offset;

    UInt32 hostownval = readl(hostown);
    if ((hostownval & BIT(gpp_offset)) == 0) {
        IOLog("%s::Pin owned by ACPI...Attempting to take ownership\n", getName());

        hostownval |= BIT(gpp_offset);
        writel(hostownval, hostown);
    } else {
        return false;
    }

    // Second read to double check we actually got ownership
    return !(readl(hostown) & BIT(gpp_offset));
}

/**
 * enum - Locking variants of the pad configuration.
 *
 * @PAD_UNLOCKED:    Pad is fully controlled by the configuration registers
 * @PAD_LOCKED:      Pad configuration registers, except TX state, are locked
 * @PAD_LOCKED_TX:   Pad configuration TX state is locked
 * @PAD_LOCKED_FULL: Pad configuration registers are locked completely
 *
 * Locking is considered as read-only mode for corresponding registers and
 * their respective fields. That said, TX state bit is locked separately from
 * the main locking scheme.
 */
enum {
   PAD_UNLOCKED    = 0,
   PAD_LOCKED      = 1,
   PAD_LOCKED_TX   = 2,
   PAD_LOCKED_FULL = PAD_LOCKED | PAD_LOCKED_TX,
};

int VoodooGPIOIntel::intel_pad_locked(unsigned int pin) {
    struct intel_community *community;
    struct intel_padgroup *padgrp;
    unsigned offset, gpp_offset;
    UInt32 value;
    int ret = PAD_UNLOCKED;

    community = intel_get_community(pin);
    if (!community)
        return PAD_LOCKED_FULL;
    if (!community->padcfglock_offset)
        return PAD_UNLOCKED;

    padgrp = intel_community_get_padgroup(community, pin);
    if (!padgrp)
        return PAD_LOCKED_FULL;

    gpp_offset = padgroup_offset(padgrp, pin);

    /*
     * If PADCFGLOCK and PADCFGLOCKTX bits are both clear for this pad,
     * the pad is considered unlocked. Any other case means that it is
     * either fully or partially locked.
     */
    offset = community->padcfglock_offset + 0 + padgrp->reg_num * 8;
    value = readl(community->regs + offset);
    if (value & BIT(gpp_offset))
        ret |= PAD_LOCKED;

    offset = community->padcfglock_offset + 4 + padgrp->reg_num * 8;
    value = readl(community->regs + offset);
    if (value & BIT(gpp_offset))
        ret |= PAD_LOCKED_TX;

    return ret;
}

bool VoodooGPIOIntel::intel_pad_is_unlocked(unsigned int pin) {
   return (intel_pad_locked(pin) & PAD_LOCKED) == PAD_UNLOCKED;
}

/**
 * Translate GPIO offset to hardware pin (They are not always the same).
 * Putting appropriate community and padgroup in the variables.
 *
 * @param offset GPIO pin number.
 * @param community Matching community for hardware pin number.
 * @param padgrp Matching padgroup for hardware pin number.
 * @return Hardware GPIO pin number. -1 if not found.
 */
SInt32 VoodooGPIOIntel::intel_gpio_to_pin(UInt32 offset,
                                     struct intel_community **community,
                                     struct intel_padgroup **padgrp) {
    int i;
    for (i = 0; i < ncommunities; i++) {
        struct intel_community *comm = &communities[i];
        int j;
        for (j = 0; j < comm->ngpps; j++) {
            struct intel_padgroup *pgrp = &comm->gpps[j];
            if (pgrp->gpio_base < 0)
                continue;

            if (offset >= pgrp->gpio_base &&
                offset < pgrp->gpio_base + pgrp->size) {
                int pin;

                pin = pgrp->base + offset - pgrp->gpio_base;
                if (community)
                    *community = comm;
                if (padgrp)
                    *padgrp = pgrp;
                return pin;
            }
        }
    }

    TryLog("%s::Failed getting hardware pin for GPIO pin %u", getName(), offset);
    return -1;
}

/**
 * @param pin Hardware GPIO pin number to mask.
 * @param mask Whether to mask or unmask.
 */
void VoodooGPIOIntel::intel_gpio_irq_mask_unmask(unsigned pin, bool mask) {
    struct intel_community *community = intel_get_community(pin);
    if (community) {
        struct intel_padgroup *padgrp = intel_community_get_padgroup(community, pin);
        if (!padgrp)
            return;

        unsigned gpp, gpp_offset;
        IOVirtualAddress reg, is;
        UInt32 value;

        gpp = padgrp->reg_num;
        gpp_offset = padgroup_offset(padgrp, pin);

        reg = community->regs + community->ie_offset + gpp * 4;
        is = community->regs + GPI_IS + gpp * 4;

        /* Clear interrupt status first to avoid unexpected interrupt */
        writel(static_cast<UInt32>(BIT(gpp_offset)), is);

        value = readl(reg);
        if (mask)
            value &= ~BIT(gpp_offset);
        else
            value |= BIT(gpp_offset);
        writel(value, reg);
    }
}

/**
 * @param pin Hardware GPIO pin number to set its type.
 * @param type Type to set.
 */
bool VoodooGPIOIntel::intel_gpio_irq_set_type(unsigned pin, unsigned type) {
    IOVirtualAddress reg;
    UInt32 value;

    reg = intel_get_padcfg(pin, PADCFG0);
    if (!reg)
        return false;

    /*
     * If the pin is in ACPI mode it is still usable as a GPIO but it
     * cannot be used as IRQ because GPI_IS status bit will not be
     * updated by the host controller hardware.
     */
    if (intel_pad_acpi_mode(pin)) {
        TryLog("%s:: pin %u cannot be used as IRQ\n", getName(), pin);
        return false;
    }

    value = readl(reg);

    /* Pmode of zero makes sure pin is muxed into the GPIO controller logic */
    value &= ~(PADCFG0_RXEVCFG_MASK | PADCFG0_RXINV | PADCFG0_PMODE_MASK);

    if ((type & IRQ_TYPE_EDGE_BOTH) == IRQ_TYPE_EDGE_BOTH) {
        value |= PADCFG0_RXEVCFG_EDGE_BOTH << PADCFG0_RXEVCFG_SHIFT;
    } else if (type & IRQ_TYPE_EDGE_FALLING) {
        value |= PADCFG0_RXEVCFG_EDGE << PADCFG0_RXEVCFG_SHIFT;
        value |= PADCFG0_RXINV;
    } else if (type & IRQ_TYPE_EDGE_RISING) {
        value |= PADCFG0_RXEVCFG_EDGE << PADCFG0_RXEVCFG_SHIFT;
    } else if (type & IRQ_TYPE_LEVEL_MASK) {
        if (type & IRQ_TYPE_LEVEL_LOW)
            value |= PADCFG0_RXINV;
    } else {
        value |= PADCFG0_RXEVCFG_DISABLED << PADCFG0_RXEVCFG_SHIFT;
    }

    writel(value, reg);
    return true;
}

bool VoodooGPIOIntel::intel_pinctrl_add_padgroups(intel_community *community) {
    struct intel_padgroup *gpps;
    unsigned padown_num = 0;
    size_t ngpps;

    if (community->gpps)
        ngpps = community->ngpps;
    else
        ngpps = DIV_ROUND_UP(community->npins, community->gpp_size);

    gpps = IONew(intel_padgroup, ngpps);

    for (int i = 0; i < ngpps; i++) {
        if (community->gpps) {
            gpps[i] = community->gpps[i];
        } else {
            unsigned gpp_size = community->gpp_size;
            gpps[i].reg_num = i;
            gpps[i].base = community->pin_base + i * gpp_size;
            gpps[i].size = (UInt32)min(gpp_size, npins);
            gpps[i].gpio_base = 0;
            npins -= gpps[i].size;
        }

        if (gpps[i].size > 32) {
            IOLog("%s::Invalid GPP size for pad group %d\n", getName(), i);
            return false;
        }

        // Set gpio_base to base if not specified
        if (!gpps[i].gpio_base)
            gpps[i].gpio_base = gpps[i].base;

        gpps[i].padown_num = padown_num;

        /*
         * In older hardware the number of padown registers per
         * group is fixed regardless of the group size.
         */
        if (community->gpp_num_padown_regs)
            padown_num += community->gpp_num_padown_regs;
        else
            padown_num += DIV_ROUND_UP(gpps[i].size * 4, 32);
    }
    community->gpps = gpps;
    community->ngpps = ngpps;
    community->gpps_alloc = true;
    return true;
}

bool VoodooGPIOIntel::intel_pinctrl_should_save(unsigned pin) {
    if (!(intel_pad_owned_by_host(pin) && intel_pad_is_unlocked(pin)))
        return false;

    struct intel_community *community = intel_get_community(pin);

    unsigned communityidx = pin - community->pin_base;

    /*
     * Only restore the pin if it is actually in use by the kernel (or
     * by userspace). It is possible that some pins are used by the
     * BIOS during resume and those are not always locked down so leave
     * them alone.
     */
    if (community->pinInterruptActionOwners[communityidx])
        return true;

    return false;
}

void VoodooGPIOIntel::intel_pinctrl_pm_init() {
    context.pads = IONew(intel_pad_context, npins);
    memset(context.pads, 0, npins * sizeof(intel_pad_context));

    context.communities = IONew(intel_community_context, ncommunities);
    memset(context.communities, 0, ncommunities * sizeof(intel_community_context));

    for (int i = 0; i < ncommunities; i++) {
        intel_community *community = &communities[i];

        context.communities[i].intmask = IONew(UInt32, community->ngpps);
        context.communities[i].hostown = IONew(UInt32, community->ngpps);
    }
}

void VoodooGPIOIntel::intel_pinctrl_pm_release() {
    for (int i = 0; i < ncommunities; i++) {
        intel_community *community = &communities[i];
        IOSafeDeleteNULL(context.communities[i].intmask, UInt32, community->ngpps);
        IOSafeDeleteNULL(context.communities[i].hostown, UInt32, community->ngpps);
    }

    IOSafeDeleteNULL(context.communities, intel_community_context, ncommunities);

    IOSafeDeleteNULL(context.pads, intel_pad_context, npins);
}

void VoodooGPIOIntel::intel_pinctrl_suspend() {
    struct intel_pad_context *pads = context.pads;
    for (int i = 0; i < npins; i++) {
        const struct pinctrl_pin_desc *desc = &pins[i];
        IOVirtualAddress padcfg;
        uint32_t val;

        if (!intel_pinctrl_should_save(desc->number))
            continue;

        padcfg = intel_get_padcfg(desc->number, PADCFG0);
        if (!padcfg)
            continue;

        val = readl(padcfg);
        pads[i].padcfg0 = val & ~PADCFG0_GPIORXSTATE;

        padcfg = intel_get_padcfg(desc->number, PADCFG1);
        if (!padcfg)
            continue;

        val = readl(padcfg);
        pads[i].padcfg1 = val;

        padcfg = intel_get_padcfg(desc->number, PADCFG2);
        if (padcfg)
            pads[i].padcfg2 = readl(padcfg);
    }

    struct intel_community_context *communityContexts = context.communities;
    for (int i = 0; i < ncommunities; i++) {
        struct intel_community *community = &communities[i];
        IOVirtualAddress base = 0;

        base = community->regs + community->ie_offset;
        for (unsigned int gpp = 0; gpp < community->ngpps; gpp++)
            communityContexts[i].intmask[gpp] = readl(base + gpp * 4);

        base = community->regs + community->hostown_offset;
        for (unsigned int gpp = 0; gpp < community->ngpps; gpp++)
            communityContexts[i].hostown[gpp] = readl(base + gpp * 4);
    }
}

void VoodooGPIOIntel::intel_gpio_irq_init() {
    for (size_t i = 0; i < ncommunities; i++) {
        struct intel_community *community = &communities[i];
        IOVirtualAddress base = community->regs;

        for (unsigned gpp = 0; gpp < community->ngpps; gpp++) {
            /* Mask and clear all interrupts */
            writel(0, base + community->ie_offset + gpp * 4);
            writel(0xffff, base + GPI_IS + gpp * 4);
        }
    }
}

UInt32 VoodooGPIOIntel::intel_gpio_is_requested(int base, unsigned int size) {
    UInt32 requested = 0;

    for (unsigned int pin_offset = 0; pin_offset < size; pin_offset++) {
        UInt32 gpio_pin = base + pin_offset;
        SInt32 hw_pin = intel_gpio_to_pin(gpio_pin, nullptr, nullptr);
        if (hw_pin < 0)
            continue;

        for (unsigned int registered_idx = 0; registered_idx < registered_pin_list->getCount(); registered_idx++) {
            OSNumber* registered_pin = OSDynamicCast(OSNumber, registered_pin_list->getObject(registered_idx));
            if (registered_pin && registered_pin->unsigned32BitValue() == hw_pin) {
                requested |= BIT(pin_offset);
                break;
            }
        }
    }

    return requested;
}

UInt32 VoodooGPIOIntel::intel_gpio_update_pad_mode(IOVirtualAddress hostown, UInt32 mask, UInt32 value) {
    UInt32 curr, updated;

    curr = readl(hostown);
    updated = (curr & ~mask) | (value & mask);
    writel(updated, hostown);

    return curr;
}

void VoodooGPIOIntel::intel_pinctrl_resume() {
    /* Mask all interrupts */
    intel_gpio_irq_init();

    struct intel_pad_context *pads = context.pads;
    for (int i = 0; i < npins; i++) {
        const struct pinctrl_pin_desc *desc = &pins[i];
        IOVirtualAddress padcfg;
        uint32_t val;

        if (!intel_pinctrl_should_save(desc->number))
            continue;

        padcfg = intel_get_padcfg(desc->number, PADCFG0);
        if (!padcfg)
            continue;

        val = readl(padcfg) & ~PADCFG0_GPIORXSTATE;
        if (val != pads[i].padcfg0)
            writel(pads[i].padcfg0, padcfg);

        padcfg = intel_get_padcfg(desc->number, PADCFG1);
        if (!padcfg)
            continue;

        val = readl(padcfg);
        if (val != pads[i].padcfg1) {
            writel(pads[i].padcfg1, padcfg);
        }

        padcfg = intel_get_padcfg(desc->number, PADCFG2);
        if (padcfg) {
            val = readl(padcfg);
            if (val != pads[i].padcfg2) {
                writel(pads[i].padcfg2, padcfg);
            }
        }
    }

    struct intel_community_context *communityContexts = context.communities;
    for (int i = 0; i < ncommunities; i++) {
        struct intel_community *community = &communities[i];
        IOVirtualAddress base = 0;

        base = communities->regs + communities->ie_offset;
        for (unsigned int gpp = 0; gpp < community->ngpps; gpp++) {
            writel(communityContexts[i].intmask[gpp], base + gpp * 4);
        }

        base = community->regs + community->hostown_offset;
        for (unsigned int gpp = 0; gpp < community->ngpps; gpp++) {
            const struct intel_padgroup *padgrp = &community->gpps[gpp];
            UInt32 requested = 0, value = 0;
            UInt32 saved = communityContexts[i].hostown[gpp];

            if (padgrp->gpio_base < 0)
                continue;

            requested = intel_gpio_is_requested(padgrp->gpio_base, padgrp->size);
            value = intel_gpio_update_pad_mode(base + gpp * 4, requested, saved);
            if ((value ^ saved) & requested) {
                IOLog("%s::restore hostown %d/%u %#8x->%#8x\n", getName(), i, gpp, value, saved);
            }
        }
    }
}

bool VoodooGPIOIntel::init(OSDictionary* properties) {
    if (!IOService::init(properties))
        return false;

    memset(&context, 0, sizeof(intel_pinctrl_context));

    return true;
}

bool VoodooGPIOIntel::start(IOService *provider) {
    if (!npins || !ngroups || !nfunctions || !ncommunities) {
        IOLog("%s::Missing Platform Data! Aborting!\n", getName());
        return false;
    }

    if (!IOService::start(provider))
        return false;

    isInterruptBusy = true;

    workLoop = IOWorkLoop::workLoop();
    if (!workLoop) {
        IOLog("%s::Failed to set workloop!\n", getName());
        stop(provider);
        return false;
    }
    workLoop->retain();

    command_gate = IOCommandGate::commandGate(this);
    if (!command_gate || (workLoop->addEventSource(command_gate) != kIOReturnSuccess)) {
        IOLog("%s Could not open command gate\n", getName());
        stop(provider);
        return false;
    }

    IOLog("%s::VoodooGPIO Init!\n", getName());

    for (int i = 0; i < ncommunities; i++) {
        IOLog("%s::VoodooGPIO Initializing Community %d\n", getName(), i);
        intel_community *community = &communities[i];

        community->regs = 0;
        community->pad_regs = 0;

        community->mmap = provider->mapDeviceMemoryWithIndex(i);
        if (!community->mmap) {
            IOLog("%s:VoodooGPIO error mapping community %d\n", getName(), i);
            continue;
        }

        IOVirtualAddress regs = community->mmap->getVirtualAddress();
        community->regs = regs;

        /*
         * Determine community features based on the revision if
         * not specified already.
         */
        if (!community->features) {
            UInt32 rev;
            rev = (readl(regs + REVID) & REVID_MASK) >> REVID_SHIFT;
            if (rev >= 0x94) {
                community->features |= PINCTRL_FEATURE_DEBOUNCE;
                community->features |= PINCTRL_FEATURE_1K_PD;
            }
        }

        /* Read offset of the pad configuration registers */
        UInt32 padbar = readl(regs + PADBAR);

        community->pad_regs = regs + padbar;

        if (!intel_pinctrl_add_padgroups(community)) {
            IOLog("%s::Error adding padgroups to community %d\n", getName(), i);
        }
    }

    for (int i = 0; i < ncommunities; i++) {
        communities[i].pinInterruptActionOwners = IONew(OSObject*, communities[i].npins);
        if (!communities[i].pinInterruptActionOwners) {
            IOLog("%s::Error allocating pinInterruptActionOwners for community %d\n", getName(), i);
            continue;
        }
        memset(communities[i].pinInterruptActionOwners, 0, sizeof(OSObject *) * communities[i].npins);

        communities[i].pinInterruptAction = IONew(IOInterruptAction, communities[i].npins);
        if (!communities[i].pinInterruptAction) {
            IOLog("%s::Error allocating pinInterruptAction for community %d\n", getName(), i);
            continue;
        }
        memset(communities[i].pinInterruptAction, 0, sizeof(IOInterruptAction) * communities[i].npins);

        communities[i].interruptTypes = IONew(unsigned, communities[i].npins);
        if (!communities[i].interruptTypes) {
            IOLog("%s::Error allocating interruptTypes for community %d\n", getName(), i);
            continue;
        }
        memset(communities[i].interruptTypes, 0, sizeof(unsigned) * communities[i].npins);

        communities[i].pinInterruptRefcons = IONew(void *, communities[i].npins);
        if (!communities[i].pinInterruptRefcons) {
            IOLog("%s::Error allocating pinInterruptRefcons for community %d\n", getName(), i);
            continue;
        }
        memset(communities[i].pinInterruptRefcons, 0, sizeof(void *) * communities[i].npins);
    }
    nInactiveCommunities = (UInt32)ncommunities - 1;

    registered_pin_list = OSArray::withCapacity(2);
    if (!registered_pin_list) {
        stop(provider);
        return false;
    }

    intel_pinctrl_pm_init();

    isInterruptBusy = false;
    controllerIsAwake = true;

    registerService();

    // Declare an array of two IOPMPowerState structures (kMyNumberOfStates = 2).

#define kMyNumberOfStates 2

    static IOPMPowerState myPowerStates[kMyNumberOfStates];
    // Zero-fill the structures.
    bzero(myPowerStates, sizeof(myPowerStates));
    // Fill in the information about your device's off state:
    myPowerStates[0].version = 1;
    myPowerStates[0].capabilityFlags = kIOPMPowerOff;
    myPowerStates[0].outputPowerCharacter = kIOPMPowerOff;
    myPowerStates[0].inputPowerRequirement = kIOPMPowerOff;
    // Fill in the information about your device's on state:
    myPowerStates[1].version = 1;
    myPowerStates[1].capabilityFlags = kIOPMPowerOn;
    myPowerStates[1].outputPowerCharacter = kIOPMPowerOn;
    myPowerStates[1].inputPowerRequirement = kIOPMPowerOn;

    PMinit();
    provider->joinPMtree(this);

    registerPowerDriver(this, myPowerStates, kMyNumberOfStates);

    return true;
}

void VoodooGPIOIntel::stop(IOService *provider) {
    IOLog("%s::VoodooGPIO stop!\n", getName());

    if (this->command_gate) {
        if (this->workLoop) {
            this->workLoop->removeEventSource(this->command_gate);
        }
        OSSafeReleaseNULL(this->command_gate);
    }

    intel_pinctrl_pm_release();

    for (int i = 0; i < ncommunities; i++) {
        if (communities[i].gpps_alloc) {
            IOSafeDeleteNULL(communities[i].gpps, intel_padgroup, communities[i].ngpps);
        }

        IOSafeDeleteNULL(communities[i].pinInterruptActionOwners, OSObject*, communities[i].npins);
        IOSafeDeleteNULL(communities[i].pinInterruptAction, IOInterruptAction, communities[i].npins);
        IOSafeDeleteNULL(communities[i].interruptTypes, unsigned, communities[i].npins);
        IOSafeDeleteNULL(communities[i].pinInterruptRefcons, void*, communities[i].npins);
        OSSafeReleaseNULL(communities[i].mmap);
    }

    if (registered_pin_list) {
        if (registered_pin_list->getCount() > 0) {
            IOLog("%s::Interrupt has not been unregistered by client\n", getName());
            getProvider()->unregisterInterrupt(0);
        }
        OSSafeReleaseNULL(this->registered_pin_list);
    }

    OSSafeReleaseNULL(workLoop);

    PMstop();

    IOService::stop(provider);
}

IOReturn VoodooGPIOIntel::setPowerState(unsigned long powerState, IOService *whatDevice) {
    if (whatDevice != this)
        return kIOPMAckImplied;

    if (powerState == 0) {
        controllerIsAwake = false;

        intel_pinctrl_suspend();
        IOLog("%s::Going to Sleep!\n", getName());
    } else {
        if (!controllerIsAwake) {
            controllerIsAwake = true;

            intel_pinctrl_resume();
            IOLog("%s::Woke up from Sleep!\n", getName());
        } else {
            IOLog("%s::GPIO Controller is already awake! Not reinitializing.\n", getName());
        }
    }
    return kIOPMAckImplied;
}

void VoodooGPIOIntel::intel_gpio_community_irq_handler(struct intel_community *community, bool *firstdelay) {
    for (int gpp = 0; gpp < community->ngpps; gpp++) {
        const struct intel_padgroup *padgrp = &community->gpps[gpp];

        unsigned padno = padgrp->base - community->pin_base;
        if (padno >= community->npins)
            break;

        unsigned long pending, enabled;

        pending = readl(community->regs + GPI_IS + padgrp->reg_num * 4);
        enabled = readl(community->regs + community->ie_offset +
                        padgrp->reg_num * 4);

        /* Only interrupts that are enabled */
        pending &= enabled;

        if (!pending)
            continue;

        for (int i = 0; i < 32; i++) {
            bool isPin = (pending >> i) & 0x1;
            if (isPin) {
                unsigned pin = padno + i;
                if (pin >= community->npins)
                    break;

                OSObject *owner = community->pinInterruptActionOwners[pin];
                if (owner) {
                    IOInterruptAction handler = community->pinInterruptAction[pin];
                    void *refcon = community->pinInterruptRefcons[pin];
                    handler(owner, refcon, this, pin - padgrp->base + padgrp->gpio_base);
                    if (*firstdelay) {
                        *firstdelay = false;
                        IODelay(25 * nInactiveCommunities);  // Reduce CPU load. 25~30us per inactive community was reasonable.
                    }
                }

                if (community->interruptTypes[pin] & IRQ_TYPE_LEVEL_MASK)
                    intel_gpio_irq_mask_unmask(community->pin_base + pin, false); // For Level interrupts, we need to clear the interrupt status or we get too many interrupts
            }
        }
    }
}

void VoodooGPIOIntel::intel_gpio_pin_irq_handler(unsigned hw_pin) {
    intel_community *community = intel_get_community(hw_pin);
    intel_padgroup *pad_group = NULL;
    if (!community || !(pad_group = intel_community_get_padgroup(community, hw_pin))) {
        return;
    }

    unsigned long pending, enabled;
    IOVirtualAddress pending_address = community->regs + GPI_IS + pad_group->reg_num * 4;
    pending = readl(pending_address);
    enabled = readl(community->regs + community->ie_offset + pad_group->reg_num * 4);

    /* Only interrupts that are enabled */
    pending &= enabled;

    if (!pending) {
        return;
    }

    int pad_group_i = hw_pin - pad_group->base;
    if (!((pending >> pad_group_i) & 0x1)) {
        return;
    }

    int community_i = hw_pin - community->pin_base;
    OSObject *owner = community->pinInterruptActionOwners[community_i];
    if (owner) {
        IOInterruptAction handler = community->pinInterruptAction[community_i];
        void *refcon = community->pinInterruptRefcons[community_i];
        handler(owner, refcon, this, pad_group_i + pad_group->gpio_base);
    }

    /* Clear interrupt status */
    writel(static_cast<UInt32>(BIT(pad_group_i)), pending_address);
}

/**
 * @param pin 'Software' pin number (i.e. GpioInt)
 * @param interruptType variable to store interrupt type for specified GPIO pin.
 */
IOReturn VoodooGPIOIntel::getInterruptType(int pin, int *interruptType) {
    struct intel_community *community;
    SInt32 hw_pin = intel_gpio_to_pin(pin, &community, nullptr);
    if (hw_pin < 0)
        return kIOReturnNoInterrupt;
    
    unsigned communityidx = hw_pin - community->pin_base;
    if (community->interruptTypes[communityidx] & IRQ_TYPE_LEVEL_MASK) {
        *interruptType = kIOInterruptTypeLevel;
    } else {
        *interruptType = kIOInterruptTypeEdge;
    }
    
    return kIOReturnSuccess;
}

/**
 * @param pin 'Software' pin number (i.e. GpioInt).
 */
IOReturn VoodooGPIOIntel::registerInterrupt(int pin, OSObject *target, IOInterruptAction handler, void *refcon) {
    struct intel_community *community;
    struct intel_padgroup *padgrp;
    SInt32 hw_pin = intel_gpio_to_pin(pin, &community, &padgrp);
    if (hw_pin < 0)
        return kIOReturnNoInterrupt;

    IOLog("%s::Registering hardware pin 0x%02X for GPIO IRQ pin 0x%02X\n", getName(), hw_pin, pin);

    unsigned communityidx = hw_pin - community->pin_base;

    if (community->pinInterruptActionOwners[communityidx])
        return kIOReturnNoResources;

    if (OSNumber* registered_pin = OSNumber::withNumber(hw_pin, 32)) {
        if (!registered_pin_list->setObject(registered_pin)) {
            IOLog("%s::Unable to register pin into list\n", getName());
            registered_pin->release();
            return kIOReturnNoResources;
        }
        registered_pin->release();

        community->pinInterruptActionOwners[communityidx] = target;
        community->pinInterruptAction[communityidx] = handler;
        community->pinInterruptRefcons[communityidx] = refcon;
    } else {
        IOLog("%s::Unable to allocate interrupt pin", getName());
        return kIOReturnNoResources;
    }

    IOLog("%s::Successfully registered hardware pin 0x%02X for GPIO IRQ pin 0x%02X\n", getName(), hw_pin, pin);

    if (registered_pin_list->getCount() == 1) {
        return getProvider()->registerInterrupt(0, this, OSMemberFunctionCast(IOInterruptAction, this, &VoodooGPIOIntel::InterruptOccurred));
    }
    return kIOReturnSuccess;
}

/**
 * @param pin 'Software' pin number (i.e. GpioInt).
 */
IOReturn VoodooGPIOIntel::unregisterInterrupt(int pin) {
    struct intel_community *community;
    SInt32 hw_pin = intel_gpio_to_pin(pin, &community, nullptr);
    if (hw_pin < 0)
        return kIOReturnNoInterrupt;

    IOLog("%s::Unregistering hardware pin 0x%02X for GPIO IRQ pin 0x%02X\n", getName(), hw_pin, pin);

    intel_gpio_irq_mask_unmask(hw_pin, true);

    unsigned communityidx = hw_pin - community->pin_base;
    community->pinInterruptActionOwners[communityidx] = NULL;
    community->pinInterruptAction[communityidx] = NULL;
    community->interruptTypes[communityidx] = 0;
    community->pinInterruptRefcons[communityidx] = NULL;

    for (int i = registered_pin_list->getCount() - 1; i >= 0; i--) {
        OSNumber* registered_pin = OSDynamicCast(OSNumber, registered_pin_list->getObject(i));
        if (registered_pin && registered_pin->unsigned32BitValue() == hw_pin) {
            registered_pin_list->removeObject(i);
        }
    }

    if (registered_pin_list->getCount() == 0) {
        return getProvider()->unregisterInterrupt(0);
    }
    return kIOReturnSuccess;
}

/**
 * @param pin 'Software' pin number (i.e. GpioInt).
 */
IOReturn VoodooGPIOIntel::enableInterrupt(int pin) {
    struct intel_community *community;
    SInt32 hw_pin = intel_gpio_to_pin(pin, &community, nullptr);
    if (hw_pin < 0)
        return kIOReturnNoInterrupt;

    unsigned communityidx = hw_pin - community->pin_base;
    if (community->pinInterruptActionOwners[communityidx]) {
        intel_gpio_irq_mask_unmask(hw_pin, false);
        return getProvider()->enableInterrupt(0);
    }
    return kIOReturnNoInterrupt;
}

/**
 * @param pin 'Software' pin number (i.e. GpioInt).
 */
IOReturn VoodooGPIOIntel::disableInterrupt(int pin) {
    SInt32 hw_pin = intel_gpio_to_pin(pin, nullptr, nullptr);
    if (hw_pin < 0)
        return kIOReturnNoInterrupt;

    intel_gpio_irq_mask_unmask(hw_pin, true);
    return getProvider()->disableInterrupt(0);
}

/**
 * @param pin 'Software' pin number (i.e. GpioInt).
 * @param type Interrupt type to set for specified pin.
 */
IOReturn VoodooGPIOIntel::setInterruptTypeForPin(int pin, int type) {
    struct intel_community *community;
    SInt32 hw_pin = intel_gpio_to_pin(pin, &community, nullptr);
    if (hw_pin < 0)
        return kIOReturnNoInterrupt;

    unsigned communityidx = hw_pin - community->pin_base;
    community->interruptTypes[communityidx] = type;
    intel_gpio_irq_set_type(hw_pin, type);
    return kIOReturnSuccess;
}

void VoodooGPIOIntel::InterruptOccurred(void *refCon, IOService *nub, int source) {
    for (int i = 0; i < registered_pin_list->getCount(); i++) {
        if (OSNumber* registered_pin = OSDynamicCast(OSNumber, registered_pin_list->getObject(i))) {
            intel_gpio_pin_irq_handler(registered_pin->unsigned32BitValue());
        }
    }
}
