Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Mar 15 14:24:37 2023
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file vivado_build/x393_boson.timing_summary_impl
| Design       : x393
| Device       : 7z030-fbg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DQSL (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DQSU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffclk1p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0               154358        0.010        0.000                      0               154358        0.001        0.000                       0                 62966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
axi_aclk        {0.000 10.000}       20.000          50.000          
  axihp_clk     {0.000 3.333}        6.667           150.000         
  clk_fb        {0.000 10.000}       20.000          50.000          
  ddr3_clk      {0.000 1.250}        2.500           400.000         
  ddr3_clk_div  {0.000 2.500}        5.000           200.000         
  ddr3_clk_ref  {0.000 2.500}        5.000           200.000         
  ddr3_mclk     {1.250 3.750}        5.000           200.000         
  ddr3_sdclk    {0.000 1.250}        2.500           400.000         
  multi_clkfb   {0.000 10.000}       20.000          50.000          
  sclk          {0.000 5.000}        10.000          100.000         
  xclk          {0.000 2.083}        4.167           240.000         
clk_boson0      {0.000 18.518}       37.037          27.000          
  clk_fb_pre    {0.000 18.518}       37.037          27.000          
  iclk0         {-3.836 14.683}      37.037          27.000          
  iclk1x0       {-3.836 6.746}       21.164          47.250          
  iclk2x0       {-3.836 1.455}       10.582          94.500          
clk_boson1      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_1  {0.000 18.518}       37.037          27.000          
  iclk1         {-3.836 14.683}      37.037          27.000          
  iclk1x1       {-3.836 6.746}       21.164          47.250          
  iclk2x1       {-3.836 1.455}       10.582          94.500          
clk_boson2      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_2  {0.000 18.518}       37.037          27.000          
  iclk1x2       {-3.836 6.746}       21.164          47.250          
  iclk2         {-3.836 14.683}      37.037          27.000          
  iclk2x2       {-3.836 1.455}       10.582          94.500          
clk_boson3      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_3  {0.000 18.518}       37.037          27.000          
  iclk1x3       {-3.836 6.746}       21.164          47.250          
  iclk2x3       {-3.836 1.455}       10.582          94.500          
  iclk3         {-3.836 14.683}      37.037          27.000          
ffclk0          {0.000 20.833}       41.667          24.000          
gtrefclk        {0.000 3.333}        6.666           150.015         
rx_clk          {0.000 3.333}        6.666           150.015         
txoutclk        {0.000 3.333}        6.666           150.015         
usrclk2         {0.000 6.666}        13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_aclk             12.980        0.000                      0                 2687        0.044        0.000                      0                 2687        7.000        0.000                       0                   737  
  axihp_clk           0.353        0.000                      0                10213        0.056        0.000                      0                10213        0.267        0.000                       0                  3868  
  clk_fb                                                                                                                                                         18.751        0.000                       0                     2  
  ddr3_clk                                                                                                                                                        0.279        0.000                       0                    45  
  ddr3_clk_div        0.178        0.000                      0                 2158        0.134        0.000                      0                 2158        1.389        0.000                       0                   755  
  ddr3_clk_ref                                                                                                                                                    0.264        0.000                       0                     5  
  ddr3_mclk           0.161        0.000                      0                86525        0.010        0.000                      0                86525        0.001        0.000                       0                 34937  
  ddr3_sdclk                                                                                                                                                      1.092        0.000                       0                     3  
  multi_clkfb                                                                                                                                                    18.751        0.000                       0                     2  
  sclk                4.154        0.000                      0                 3295        0.055        0.000                      0                 3295        4.090        0.000                       0                  1572  
  xclk                0.063        0.000                      0                33097        0.042        0.000                      0                33097        0.875        0.000                       0                 13493  
clk_boson0                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre                                                                                                                                                     35.788        0.000                       0                     2  
  iclk0              30.264        0.000                      0                 2318        0.085        0.000                      0                 2318       17.608        0.000                       0                  1177  
  iclk1x0             7.894        0.000                      0                   94        0.116        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x0                                                                                                                                                         4.941        0.000                       0                    12  
clk_boson1                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_1                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1              30.427        0.000                      0                 2319        0.042        0.000                      0                 2319       17.608        0.000                       0                  1177  
  iclk1x1             8.176        0.000                      0                   94        0.147        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x1                                                                                                                                                         4.941        0.000                       0                    11  
clk_boson2                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_2                                                                                                                                                   35.788        0.000                       0                     2  
  iclk1x2             7.368        0.000                      0                   94        0.095        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2              30.385        0.000                      0                 2321        0.042        0.000                      0                 2321       17.608        0.000                       0                  1177  
  iclk2x2                                                                                                                                                         4.941        0.000                       0                    12  
clk_boson3                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_3                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1x3             6.969        0.000                      0                   94        0.100        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x3                                                                                                                                                         4.941        0.000                       0                    11  
  iclk3              29.934        0.000                      0                 2321        0.075        0.000                      0                 2321       17.608        0.000                       0                  1177  
ffclk0               39.321        0.000                      0                    1        1.046        0.000                      0                    1       20.483        0.000                       0                     1  
gtrefclk              4.187        0.000                      0                   45        0.242        0.000                      0                   45        2.553        0.000                       0                    25  
rx_clk                0.629        0.000                      0                  917        0.065        0.000                      0                  917        2.423        0.000                       0                   329  
txoutclk              0.732        0.000                      0                  232        0.175        0.000                      0                  232        2.666        0.000                       0                   138  
usrclk2               3.796        0.000                      0                 4573        0.054        0.000                      0                 4573        5.756        0.000                       0                  2024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ddr3_clk_div  ddr3_clk            0.111        0.000                      0                   23        0.180        0.000                      0                   23  
ddr3_mclk     ddr3_clk_div        0.096        0.000                      0                  146        1.413        0.000                      0                  146  
ddr3_clk_div  ddr3_mclk           2.715        0.000                      0                   76        0.553        0.000                      0                   76  
iclk1x0       iclk0               3.502        0.000                      0                   28        0.110        0.000                      0                   28  
iclk2x0       iclk1x0             3.970        0.000                      0                    1        5.129        0.000                      0                    1  
iclk0         iclk2x0             1.735        0.000                      0                    1        2.425        0.000                      0                    1  
iclk1x1       iclk1               3.042        0.000                      0                   28        0.143        0.000                      0                   28  
iclk2x1       iclk1x1             3.140        0.000                      0                    1        5.400        0.000                      0                    1  
iclk1         iclk2x1             1.311        0.000                      0                    1        2.436        0.000                      0                    1  
iclk2x2       iclk1x2             4.292        0.000                      0                    1        4.998        0.000                      0                    1  
iclk1x2       iclk2               3.498        0.000                      0                   28        0.120        0.000                      0                   28  
iclk2         iclk2x2             1.743        0.000                      0                    1        2.413        0.000                      0                    1  
iclk2x3       iclk1x3             3.302        0.000                      0                    1        5.337        0.000                      0                    1  
iclk3         iclk2x3             1.346        0.000                      0                    1        2.400        0.000                      0                    1  
iclk1x3       iclk3               2.954        0.000                      0                   28        0.108        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axihp_clk          axihp_clk                1.344        0.000                      0                   23        0.550        0.000                      0                   23  
**async_default**  ddr3_mclk          ddr3_mclk                0.729        0.000                      0                  453        0.238        0.000                      0                  453  
**async_default**  iclk0              iclk0                   33.825        0.000                      0                    5        0.408        0.000                      0                    5  
**async_default**  iclk1x0            iclk0                    1.257        0.000                      0                    1        2.646        0.000                      0                    1  
**async_default**  iclk1              iclk1                   34.485        0.000                      0                    5        0.510        0.000                      0                    5  
**async_default**  iclk1x1            iclk1                    1.241        0.000                      0                    1        2.447        0.000                      0                    1  
**async_default**  iclk1x2            iclk2                    1.245        0.000                      0                    1        2.638        0.000                      0                    1  
**async_default**  iclk2              iclk2                   34.519        0.000                      0                    5        0.489        0.000                      0                    5  
**async_default**  iclk1x3            iclk3                    1.427        0.000                      0                    1        2.374        0.000                      0                    1  
**async_default**  iclk3              iclk3                   34.179        0.000                      0                    5        0.373        0.000                      0                    5  
**async_default**  sclk               sclk                     5.771        0.000                      0                   17        0.348        0.000                      0                   17  
**async_default**  usrclk2            usrclk2                  5.469        0.000                      0                    7        0.892        0.000                      0                    7  
**async_default**  xclk               xclk                     0.641        0.000                      0                   72        0.349        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       12.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.980ns  (required time - arrival time)
  Source:                 mcntrl393_i/select_buf2rd_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_i/MAXIGP0RDATA[25]
                            (rising edge-triggered cell PS7 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (axi_aclk rise@20.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.510ns (7.976%)  route 5.884ns (92.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.387     1.387    mcntrl393_i/axi_aclk
    SLICE_X60Y146        FDRE                                         r  mcntrl393_i/select_buf2rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_fdre_C_Q)         0.246     1.633 r  mcntrl393_i/select_buf2rd_reg/Q
                         net (fo=34, routed)          2.197     3.830    cmd_readback_i/lopt_1
    SLICE_X113Y152       LUT4 (Prop_lut4_I1_O)        0.158     3.988 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_35/O
                         net (fo=1, routed)           0.837     4.825    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[25]_1
    SLICE_X103Y152       LUT5 (Prop_lut5_I4_O)        0.053     4.878 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_35_1/O
                         net (fo=1, routed)           1.311     6.189    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[25]
    SLICE_X71Y152        LUT6 (Prop_lut6_I5_O)        0.053     6.242 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_35_2/O
                         net (fo=1, routed)           1.539     7.781    axird_rdata[25]
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0RDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.336    21.336    axi_aclk
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0ACLK
                         clock pessimism              0.010    21.346    
                         clock uncertainty           -0.035    21.311    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[25])
                                                     -0.550    20.761    ps7_i
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 12.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axibram_read_i/raddr_i/inreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.549     0.549    axibram_read_i/raddr_i/axi_aclk
    SLICE_X27Y141        FDRE                                         r  axibram_read_i/raddr_i/inreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_fdre_C_Q)         0.091     0.640 r  axibram_read_i/raddr_i/inreg_reg[22]/Q
                         net (fo=1, routed)           0.055     0.695    axibram_read_i/raddr_i/ram_reg_0_15_18_23/DIC0
    SLICE_X26Y141        RAMD32                                       r  axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.755     0.755    axibram_read_i/raddr_i/ram_reg_0_15_18_23/WCLK
    SLICE_X26Y141        RAMD32                                       r  axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.195     0.560    
    SLICE_X26Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     0.651    axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/bufg_axi_aclk_i/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB36_X4Y30    cmd_readback_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.282ns (4.748%)  route 5.657ns (95.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.419 - 6.667 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        1.376     4.815    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X32Y122        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDRE (Prop_fdre_C_Q)         0.282     5.097 r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         5.657    10.754    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/regs_reg[4][0]
    SLICE_X111Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        1.542    11.419    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/hclk
    SLICE_X111Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]/C
                         clock pessimism              0.229    11.648    
                         clock uncertainty           -0.071    11.576    
    SLICE_X111Y1         FDRE (Setup_fdre_C_R)       -0.469    11.107    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/inreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/ram_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        0.614     1.871    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/hclk
    SLICE_X35Y155        FDRE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/inreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y155        FDRE (Prop_fdre_C_Q)         0.100     1.971 r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/inreg_reg[18]/Q
                         net (fo=1, routed)           0.101     2.072    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/ram_reg_0_15_18_23/DIA0
    SLICE_X34Y156        RAMD32                                       r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/ram_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        0.840     2.382    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/ram_reg_0_15_18_23/WCLK
    SLICE_X34Y156        RAMD32                                       r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/ram_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.497     1.885    
    SLICE_X34Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.016    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/ram_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axihp_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1      clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X50Y127       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X50Y128       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk
  To Clock:  ddr3_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.221         2.500       0.279      BUFR_X1Y8        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_clk_div rise@5.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.308ns (7.796%)  route 3.643ns (92.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.936ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.790     3.936    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/CLK
    SLICE_X66Y105        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.308     4.244 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/Q
                         net (fo=786, routed)         3.643     7.887    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/tin
    OLOGIC_X1Y135        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.733     8.639    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/psincdec_reg_0
    OLOGIC_X1Y135        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/CLKDIV
                         clock pessimism              0.256     8.895    
                         clock uncertainty           -0.085     8.810    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.745     8.065    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/ld_dly_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/fdly_pre_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk_div rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.108%)  route 0.104ns (44.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.275     1.428    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X119Y106       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/ld_dly_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y106       FDRE (Prop_fdre_C_Q)         0.100     1.528 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/ld_dly_addr_reg[0]/Q
                         net (fo=5, routed)           0.104     1.632    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/ld_dly_addr_reg[0][0]
    SLICE_X118Y106       LUT3 (Prop_lut3_I1_O)        0.028     1.660 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/fdly_pre[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.660    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/fdly_pre[0]_i_1__7_n_0
    SLICE_X118Y106       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/fdly_pre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.313     1.745    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/psincdec_reg
    SLICE_X118Y106       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/fdly_pre_reg[0]/C
                         clock pessimism             -0.306     1.439    
    SLICE_X118Y106       FDRE (Hold_fdre_C_D)         0.087     1.526    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[0].cmda_addr_i/dqs_out_dly_i/fdly_pre_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         5.000       2.779      BUFR_X1Y9        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_ref
  To Clock:  ddr3_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/wbuf_delay_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_mclk fall@3.750ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.203ns  (logic 0.548ns (24.873%)  route 1.655ns (75.127%))
  Logic Levels:           2  (LUT4=1 SRL16E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 8.189 - 3.750 ) 
    Source Clock Delay      (SCD):    4.791ns = ( 6.041 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.380     6.041    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dbg1_reg
    SLICE_X70Y120        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/wbuf_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDSE (Prop_fdse_C_Q)         0.308     6.349 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/wbuf_delay_reg[3]/Q
                         net (fo=3, routed)           0.616     6.965    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[0].dly01_16_i/Q[3]
    SLICE_X70Y120        LUT4 (Prop_lut4_I3_O)        0.068     7.033 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[0].dly01_16_i/sr_reg[0]_srl1_i_5/O
                         net (fo=6, routed)           0.573     7.606    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[1].dly01_16_i/wbuf_delay_reg[2]
    SLICE_X70Y119        SRL16E (Prop_srl16e_A3_Q)    0.172     7.778 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[1].dly01_16_i/sr_reg[0]_srl1/Q
                         net (fo=1, routed)           0.466     8.244    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i_n_2
    SLICE_X71Y121        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     5.187    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.270 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     6.814    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     6.927 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.262     8.189    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dbg1_reg
    SLICE_X71Y121        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.332     8.521    
                         clock uncertainty           -0.085     8.436    
    SLICE_X71Y121        FDRE (Setup_fdre_C_D)       -0.030     8.406    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[1]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mcntrl393_i/mcntrl_ps_pio_i/cmd_deser_mcontr_32bit_i/i_cmd_deser_multi/deser_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/mcntrl_ps_pio_i/cmd_fifo_i/inreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.246%)  route 0.153ns (62.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 3.533 - 1.250 ) 
    Source Clock Delay      (SCD):    1.768ns = ( 3.018 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       0.553     3.018    mcntrl393_i/mcntrl_ps_pio_i/cmd_deser_mcontr_32bit_i/i_cmd_deser_multi/clk
    SLICE_X29Y100        FDRE                                         r  mcntrl393_i/mcntrl_ps_pio_i/cmd_deser_mcontr_32bit_i/i_cmd_deser_multi/deser_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.091     3.109 r  mcntrl393_i/mcntrl_ps_pio_i/cmd_deser_mcontr_32bit_i/i_cmd_deser_multi/deser_r_reg[21]/Q
                         net (fo=2, routed)           0.153     3.262    mcntrl393_i/mcntrl_ps_pio_i/cmd_fifo_i/D[5]
    SLICE_X29Y99         FDRE                                         r  mcntrl393_i/mcntrl_ps_pio_i/cmd_fifo_i/inreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       0.781     3.533    mcntrl393_i/mcntrl_ps_pio_i/cmd_fifo_i/clk
    SLICE_X29Y99         FDRE                                         r  mcntrl393_i/mcntrl_ps_pio_i/cmd_fifo_i/inreg_reg[5]/C
                         clock pessimism             -0.287     3.246    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.006     3.252    mcntrl393_i/mcntrl_ps_pio_i/cmd_fifo_i/inreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_mclk
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/DCLK      n/a            4.999         5.000       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
Low Pulse Width   Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y0   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
High Pulse Width  Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_sdclk
  To Clock:  ddr3_sdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_sdclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         2.500       1.092      BUFIO_X1Y9       mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/iclk_bufio_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  multi_clkfb
  To Clock:  multi_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multi_clkfb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk fall@5.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.308ns (41.304%)  route 0.438ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 9.609 - 5.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.567     5.006    event_logger_i/i_imu_spi/CLK
    SLICE_X86Y177        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_fdre_C_Q)         0.308     5.314 r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/Q
                         net (fo=2, routed)           0.438     5.752    event_logger_i/i_imu_spi/sngl_wire_stb_reg_n_0_[0]
    SLICE_X86Y175        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk fall edge)       5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     6.476    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.559 f  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538     8.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113     8.210 f  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.399     9.609    event_logger_i/i_imu_spi/CLK
    SLICE_X86Y175        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.376     9.985    
                         clock uncertainty           -0.075     9.910    
    SLICE_X86Y175        FDRE (Setup_fdre_C_D)       -0.004     9.906    event_logger_i/i_imu_spi/sngl_wire_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  4.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 event_logger_i/i_imu_timestamps/ts_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.559%)  route 0.098ns (49.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.603     1.860    event_logger_i/i_imu_timestamps/CLK
    SLICE_X61Y165        FDRE                                         r  event_logger_i/i_imu_timestamps/ts_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.100     1.960 r  event_logger_i/i_imu_timestamps/ts_data_r_reg[0]/Q
                         net (fo=1, routed)           0.098     2.058    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/DIA0
    SLICE_X58Y165        RAMD32                                       r  event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.827     2.369    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/WCLK
    SLICE_X58Y165        RAMD32                                       r  event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.872    
    SLICE_X58Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.003    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y10  clocks393_i/sync_clk_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X54Y172   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X54Y171   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.617ns (39.764%)  route 2.450ns (60.236%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 8.840 - 4.167 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.565     5.004    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X57Y25         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.269     5.273 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/Q
                         net (fo=67, routed)          0.846     6.119    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/k1_reg_n_0_[1]
    SLICE_X53Y25         LUT5 (Prop_lut5_I3_O)        0.053     6.172 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2[6]_i_11/O
                         net (fo=1, routed)           0.395     6.566    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2[6]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.906 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.914    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[6]_i_3_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.049 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_15/O[0]
                         net (fo=2, routed)           0.344     7.394    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_15_n_7
    SLICE_X53Y25         LUT4 (Prop_lut4_I3_O)        0.153     7.547 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_11/O
                         net (fo=3, routed)           0.462     8.008    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_11_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.053     8.061 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/xlnx_opt_LUT_y2[10]_i_8/O
                         net (fo=1, routed)           0.395     8.457    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/xlnx_opt_y2[10]_i_8_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.053     8.510 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/xlnx_opt_LUT_y2[10]_i_8_1/O
                         net (fo=1, routed)           0.000     8.510    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_8_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.834 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.834    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[10]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.892 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.892    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     9.071 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.071    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/mm2[15]
    SLICE_X51Y27         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.463     8.840    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X51Y27         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/C
                         clock pessimism              0.313     9.153    
                         clock uncertainty           -0.067     9.085    
    SLICE_X51Y27         FDRE (Setup_fdre_C_D)        0.048     9.133    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.602     1.859    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/xclk
    SLICE_X115Y73        FDRE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73        FDRE (Prop_fdre_C_Q)         0.100     1.959 r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055     2.014    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr[0]
    SLICE_X114Y73        SRL16E                                       r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.801     2.343    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/xclk
    SLICE_X114Y73        SRL16E                                       r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2/CLK
                         clock pessimism             -0.473     1.870    
    SLICE_X114Y73        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.972    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xclk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         4.167       0.875      DSP48_X5Y24     compressor393_i/cmprs_channel_block[0].jp_channel_i/focus_sharp393_i/mult_p_r_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X84Y34    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/ram_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X88Y36    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson0
  To Clock:  clk_boson0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson0
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns1_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre
  To Clock:  clk_fb_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       30.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.264ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@70.238ns - iclk0 rise@33.201ns)
  Data Path Delay:        6.272ns  (logic 0.609ns (9.710%)  route 5.663ns (90.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 74.221 - 70.238 ) 
    Source Clock Delay      (SCD):    4.345ns = ( 37.546 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    34.111 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.196    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.284 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    36.767 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.779    37.546    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X33Y40         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.269    37.815 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.927    39.742    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRA0
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.066    39.808 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMA/O
                         net (fo=64, routed)          1.390    41.198    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/p_8_in[0]
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.168    41.366 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_37/O
                         net (fo=2, routed)           0.578    41.945    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_37_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I0_O)        0.053    41.998 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43/O
                         net (fo=13, routed)          1.101    43.098    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.053    43.151 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_10/O
                         net (fo=1, routed)           0.667    43.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mult_first_scaled[8]
    DSP48_X2Y14          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    71.069 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.039 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.055    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    73.425 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.796    74.221    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X2Y14          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.379    74.601    
                         clock uncertainty           -0.137    74.463    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.381    74.082    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         74.082    
                         arrival time                         -43.818    
  -------------------------------------------------------------------
                         slack                                 30.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@33.201ns - iclk0 rise@33.201ns)
  Data Path Delay:        0.252ns  (logic 0.118ns (46.747%)  route 0.134ns (53.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 35.283 - 33.201 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 34.980 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    33.613 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.150 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.583    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    34.673 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.307    34.980    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/rst_early_master_reg
    SLICE_X30Y34         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.118    35.098 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.134    35.232    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X32Y34         SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    33.682 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.275    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.328 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    34.911 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.372    35.283    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/rst_early_master_reg
    SLICE_X32Y34         SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.238    35.045    
    SLICE_X32Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    35.147    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -35.147    
                         arrival time                          35.232    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk0
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X3Y16      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X22Y33     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X22Y33     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        7.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x0 fall@27.910ns - iclk1x0 rise@17.328ns)
  Data Path Delay:        2.621ns  (logic 0.679ns (25.906%)  route 1.942ns (74.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 31.775 - 27.910 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 21.550 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)   17.328    17.328 r  
    AA10                                              0.000    17.328 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    18.238 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.323    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.411 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.517    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    20.894 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.656    21.550    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/rst_early_master_reg
    ILOGIC_X0Y42         ISERDESE2                                    r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    22.123 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q3
                         net (fo=4, routed)           1.494    23.618    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/D[2]
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.053    23.671 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_LUT_pre_dout_r[2]_i_1__2/O
                         net (fo=1, routed)           0.448    24.118    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_pre_dout_r_reg[3][2]
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.053    24.171 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_LUT_pre_dout_r[2]_i_1__2_1/O
                         net (fo=1, routed)           0.000    24.171    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i_n_5
    SLICE_X17Y40         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)   27.910    27.910 f  
    AA10                                              0.000    27.910 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    28.741 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    29.628    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    29.711 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    30.727    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370    31.097 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.678    31.775    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/rst_early_master_reg
    SLICE_X17Y40         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.379    32.154    
                         clock uncertainty           -0.126    32.028    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.037    32.065    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                         -24.171    
  -------------------------------------------------------------------
                         slack                                  7.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x0 fall@6.746ns - iclk1x0 fall@6.746ns)
  Data Path Delay:        0.173ns  (logic 0.107ns (61.777%)  route 0.066ns (38.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 8.800 - 6.746 ) 
    Source Clock Delay      (SCD):    1.776ns = ( 8.522 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     7.158 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     7.645    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.695 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     8.128    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     8.218 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.304     8.522    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/rst_early_master_reg
    SLICE_X13Y40         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.107     8.629 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[1]/Q
                         net (fo=5, routed)           0.066     8.695    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r[1]
    SLICE_X13Y40         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     7.227 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.820    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.873 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.363    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     8.456 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.344     8.800    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/rst_early_master_reg
    SLICE_X13Y40         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.278     8.522    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.057     8.579    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.579    
                         arrival time                           8.695    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x0
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         21.164      18.943     BUFR_X0Y0        sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       21.164      192.196    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X18Y41     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X18Y41     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk2x0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x0
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.600         10.582      8.982      BUFHCE_X0Y0      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.582      202.778    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X22Y44     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X22Y44     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson1
  To Clock:  clk_boson1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns2_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_1
  To Clock:  clk_fb_pre_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       30.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@70.238ns - iclk1 rise@33.201ns)
  Data Path Delay:        6.130ns  (logic 0.697ns (11.371%)  route 5.433ns (88.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 76.172 - 70.238 ) 
    Source Clock Delay      (SCD):    6.525ns = ( 39.726 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    34.058 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    36.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.319 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    37.952    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    38.072 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.654    39.726    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    SLICE_X23Y0          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.246    39.972 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.822    41.794    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRB0
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.173    41.967 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMB/O
                         net (fo=71, routed)          0.815    42.782    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/p_8_in[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.172    42.954 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__0/O
                         net (fo=3, routed)           0.626    43.580    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__0_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I2_O)        0.053    43.633 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0/O
                         net (fo=13, routed)          1.609    45.241    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.053    45.294 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_15__0/O
                         net (fo=1, routed)           0.561    45.856    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mult_first_scaled[3]
    DSP48_X0Y2           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    71.017 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    72.817    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.900 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    74.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    74.563 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.608    76.172    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X0Y2           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.630    76.801    
                         clock uncertainty           -0.137    76.664    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.381    76.283    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         76.283    
                         arrival time                         -45.856    
  -------------------------------------------------------------------
                         slack                                 30.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@33.201ns - iclk1 rise@33.201ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.433%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.449 - 33.201 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 35.888 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    33.561 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    34.560    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.610 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    35.194    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    35.220 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.668    35.888    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/den_r_reg
    SLICE_X7Y1           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.100    35.988 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055    36.043    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X6Y1           SRL16E                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    33.629 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    34.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.878 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    35.529    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    35.559 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.890    36.449    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/den_r_reg
    SLICE_X6Y1           SRL16E                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.550    35.899    
    SLICE_X6Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    36.001    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[0].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -36.001    
                         arrival time                          36.043    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X1Y1      sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y16    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y16    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        8.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x1 fall@27.910ns - iclk1x1 rise@17.328ns)
  Data Path Delay:        2.287ns  (logic 0.807ns (35.281%)  route 1.480ns (64.719%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 33.840 - 27.910 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 23.917 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)   17.328    17.328 r  
    Y16                                               0.000    17.328 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    18.185 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    20.358    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    20.446 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    22.079    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    22.199 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.718    23.917    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/den_r_reg_0
    ILOGIC_X0Y2          ISERDESE2                                    r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    24.490 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.034    25.524    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.066    25.590 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__6/O
                         net (fo=1, routed)           0.446    26.036    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__6_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.168    26.204 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__6/O
                         net (fo=1, routed)           0.000    26.204    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X1Y5           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)   27.910    27.910 f  
    Y16                                               0.000    27.910 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    28.689 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    30.489    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    30.572 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    32.122    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    32.235 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.605    33.840    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X1Y5           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.630    34.470    
                         clock uncertainty           -0.126    34.344    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.037    34.381    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         34.381    
                         arrival time                         -26.204    
  -------------------------------------------------------------------
                         slack                                  8.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x1 fall@6.746ns - iclk1x1 fall@6.746ns)
  Data Path Delay:        0.226ns  (logic 0.151ns (66.842%)  route 0.075ns (33.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 9.994 - 6.746 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 9.433 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     7.106 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     8.105    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     8.155 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584     8.739    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.765 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.668     9.433    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X0Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.123     9.556 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r_reg[2]/Q
                         net (fo=4, routed)           0.075     9.631    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/deser_r[2]
    SLICE_X1Y6           LUT5 (Prop_lut5_I3_O)        0.028     9.659 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/xlnx_opt_LUT_pre_dout_r[4]_i_1__6_1/O
                         net (fo=1, routed)           0.000     9.659    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r[4]_i_1__6_n_0
    SLICE_X1Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     7.174 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     8.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.423 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     9.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     9.104 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.890     9.994    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X1Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.550     9.444    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.068     9.512    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.512    
                         arrival time                           9.659    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x1
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         21.164      19.564     BUFGCTRL_X0Y3   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       21.164      138.836    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X2Y13     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X2Y13     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk2x1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x1
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.582      8.982      BUFGCTRL_X0Y5   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.582      149.418    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X1Y22     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X1Y22     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson2
  To Clock:  clk_boson2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns3_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_2
  To Clock:  clk_fb_pre_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        7.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x2 fall@27.910ns - iclk1x2 rise@17.328ns)
  Data Path Delay:        3.175ns  (logic 0.813ns (25.606%)  route 2.362ns (74.394%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 31.734 - 27.910 ) 
    Source Clock Delay      (SCD):    4.192ns = ( 21.520 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)   17.328    17.328 r  
    T21                                               0.000    17.328 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    18.208 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.293    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.381 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.487    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    20.864 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.656    21.520    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/rst_early_master_reg
    ILOGIC_X0Y92         ISERDESE2                                    r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    22.093 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.683    23.776    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.068    23.844 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__8/O
                         net (fo=1, routed)           0.679    24.523    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__8_n_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I4_O)        0.172    24.695 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__8/O
                         net (fo=1, routed)           0.000    24.695    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X12Y71         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)   27.910    27.910 f  
    T21                                               0.000    27.910 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    28.711 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    29.598    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    29.681 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    30.697    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370    31.067 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.667    31.734    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X12Y71         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.379    32.113    
                         clock uncertainty           -0.126    31.987    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.076    32.063    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                         -24.695    
  -------------------------------------------------------------------
                         slack                                  7.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
                            (falling edge-triggered cell SRL16E clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x2 fall@6.746ns - iclk1x2 fall@6.746ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.031%)  route 0.107ns (49.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.760 - 6.746 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 8.486 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     7.128 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     7.615    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.665 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     8.098    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     8.188 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.298     8.486    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.107     8.593 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.107     8.700    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X18Y71         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     7.197 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.790    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.843 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.333    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     8.426 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.334     8.760    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/rst_early_master_reg
    SLICE_X18Y71         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK  (IS_INVERTED)
                         clock pessimism             -0.263     8.497    
    SLICE_X18Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     8.605    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -8.605    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x2
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         21.164      18.943     BUFR_X0Y4        sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       21.164      192.196    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X18Y71     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X18Y71     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       30.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.385ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/sub_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@70.238ns - iclk2 rise@33.201ns)
  Data Path Delay:        6.149ns  (logic 0.746ns (12.132%)  route 5.403ns (87.868%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 74.134 - 70.238 ) 
    Source Clock Delay      (SCD):    4.260ns = ( 37.461 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    34.081 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.166    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.254 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.360    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    36.737 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.724    37.461    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X25Y62         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/sub_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_fdre_C_Q)         0.269    37.730 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/sub_frame_reg[1]/Q
                         net (fo=46, routed)          1.401    39.131    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRB1
    SLICE_X14Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.068    39.199 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMB/O
                         net (fo=71, routed)          1.644    40.842    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/p_8_in[2]
    SLICE_X21Y67         LUT4 (Prop_lut4_I1_O)        0.186    41.028 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91__1/O
                         net (fo=1, routed)           0.454    41.482    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91__1_n_0
    SLICE_X20Y67         LUT5 (Prop_lut5_I1_O)        0.170    41.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1/O
                         net (fo=13, routed)          1.362    43.015    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1_n_0
    SLICE_X11Y58         LUT4 (Prop_lut4_I1_O)        0.053    43.068 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_16__1/O
                         net (fo=1, routed)           0.542    43.610    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mult_first_scaled[2]
    DSP48_X0Y22          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    71.039 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.025    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    73.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.739    74.134    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X0Y22          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.379    74.513    
                         clock uncertainty           -0.137    74.376    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.381    73.995    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         73.995    
                         arrival time                         -43.610    
  -------------------------------------------------------------------
                         slack                                 30.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[13]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@33.201ns - iclk2 rise@33.201ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.433%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 35.219 - 33.201 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 34.943 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    33.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.070    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.120 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.553    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    34.643 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.300    34.943    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/rst_early_master_reg
    SLICE_X15Y66         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.100    35.043 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055    35.098    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X14Y66         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[13]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    33.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.298 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.788    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    34.881 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.338    35.219    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/rst_early_master_reg
    SLICE_X14Y66         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[13]_srl13/CLK
                         clock pessimism             -0.265    34.954    
    SLICE_X14Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    35.056    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[13]_srl13
  -------------------------------------------------------------------
                         required time                        -35.056    
                         arrival time                          35.098    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y22      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y52     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y52     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk2x2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x2
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.600         10.582      8.982      BUFHCE_X0Y12     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.582      202.778    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X16Y70     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X16Y70     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson3
  To Clock:  clk_boson3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns4_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_3
  To Clock:  clk_fb_pre_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        6.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x3 fall@27.910ns - iclk1x3 rise@17.328ns)
  Data Path Delay:        3.366ns  (logic 0.807ns (23.975%)  route 2.559ns (76.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 33.318 - 27.910 ) 
    Source Clock Delay      (SCD):    6.096ns = ( 23.424 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)   17.328    17.328 r  
    R16                                               0.000    17.328 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    18.184 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    19.685    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.773 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    21.782    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    21.902 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.522    23.424    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/den_r_reg_0
    ILOGIC_X0Y52         ISERDESE2                                    r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y52         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    23.997 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.958    25.955    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X40Y53         LUT4 (Prop_lut4_I2_O)        0.064    26.019 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__12/O
                         net (fo=1, routed)           0.601    26.620    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__12_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.170    26.790 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__12/O
                         net (fo=1, routed)           0.000    26.790    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X41Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)   27.910    27.910 f  
    R16                                               0.000    27.910 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    28.687 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    29.928    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    30.011 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    31.922    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    32.035 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.283    33.318    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/den_r_reg_0
    SLICE_X41Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.531    33.849    
                         clock uncertainty           -0.126    33.723    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)        0.036    33.759    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         33.759    
                         arrival time                         -26.790    
  -------------------------------------------------------------------
                         slack                                  6.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
                            (falling edge-triggered cell SRL16E clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x3 fall@6.746ns - iclk1x3 fall@6.746ns)
  Data Path Delay:        0.219ns  (logic 0.107ns (48.796%)  route 0.112ns (51.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 9.678 - 6.746 ) 
    Source Clock Delay      (SCD):    2.449ns = ( 9.195 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     7.104 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     7.804    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.854 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771     8.625    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.651 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.544     9.195    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.107     9.302 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.112     9.415    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X38Y64         SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     7.173 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     8.012    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.065 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     8.905    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.743     9.678    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/den_r_reg
    SLICE_X38Y64         SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK  (IS_INVERTED)
                         clock pessimism             -0.472     9.206    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     9.314    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -9.314    
                         arrival time                           9.415    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x3
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         21.164      19.564     BUFGCTRL_X0Y4   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       21.164      138.836    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X38Y64    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X38Y64    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk2x3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x3
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.582      8.982      BUFGCTRL_X0Y6   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.582      149.418    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X39Y65    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X39Y65    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       29.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.934ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@70.238ns - iclk3 rise@33.201ns)
  Data Path Delay:        6.630ns  (logic 0.722ns (10.890%)  route 5.908ns (89.110%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 75.900 - 70.238 ) 
    Source Clock Delay      (SCD):    6.149ns = ( 39.350 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    34.057 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    35.558    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.646 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    37.655    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    37.775 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.575    39.350    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    SLICE_X36Y23         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.282    39.632 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.825    41.457    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRA0
    SLICE_X34Y29         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.166    41.623 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMA/O
                         net (fo=64, routed)          1.965    43.589    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/p_8_in[0]
    SLICE_X45Y29         LUT6 (Prop_lut6_I4_O)        0.168    43.757 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92__2/O
                         net (fo=1, routed)           0.550    44.307    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92__2_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.053    44.360 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2/O
                         net (fo=13, routed)          1.064    45.424    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.053    45.477 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_17__2/O
                         net (fo=1, routed)           0.503    45.980    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mult_first_scaled[1]
    DSP48_X2Y13          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    71.015 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    72.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.339 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    74.250    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    74.363 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.536    75.900    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X2Y13          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.533    76.432    
                         clock uncertainty           -0.137    76.295    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    75.914    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         75.914    
                         arrival time                         -45.980    
  -------------------------------------------------------------------
                         slack                                 29.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@33.201ns - iclk3 rise@33.201ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.285%)  route 0.107ns (51.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 36.198 - 33.201 ) 
    Source Clock Delay      (SCD):    2.495ns = ( 35.696 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    33.559 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    34.259    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.309 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    35.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    35.106 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.590    35.696    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/den_r_reg
    SLICE_X47Y30         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.100    35.796 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.107    35.903    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X50Y30         SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    33.628 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    34.467    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.520 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    35.360    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    35.390 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.808    36.198    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/den_r_reg
    SLICE_X50Y30         SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.472    35.726    
    SLICE_X50Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    35.828    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[1].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -35.828    
                         arrival time                          35.903    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk3
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X3Y8      sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X32Y26    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X32Y26    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ffclk0
  To Clock:  ffclk0

Setup :            0  Failing Endpoints,  Worst Slack       39.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.321ns  (required time - arrival time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (ffclk0 rise@41.667ns - ffclk0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.322ns (13.730%)  route 2.023ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 46.191 - 41.667 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           4.433     5.339    clocks393_i/ffclk0
    SLICE_X112Y135       FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y135       FDCE (Prop_fdce_C_Q)         0.269     5.608 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           2.023     7.631    clocks393_i/test_clk_reg
    SLICE_X112Y135       LUT1 (Prop_lut1_I0_O)        0.053     7.684 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     7.684    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X112Y135       FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)    41.667    41.667 r  
    Y12                                               0.000    41.667 r  ffclk0p (IN)
                         net (fo=0)                   0.000    41.667    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    42.494 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           3.697    46.191    clocks393_i/ffclk0
    SLICE_X112Y135       FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism              0.815    47.006    
                         clock uncertainty           -0.035    46.971    
    SLICE_X112Y135       FDCE (Setup_fdce_C_D)        0.035    47.006    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         47.006    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 39.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ffclk0 rise@0.000ns - ffclk0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.128ns (11.570%)  route 0.978ns (88.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.031     2.477    clocks393_i/ffclk0
    SLICE_X112Y135       FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y135       FDCE (Prop_fdce_C_Q)         0.100     2.577 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.978     3.555    clocks393_i/test_clk_reg
    SLICE_X112Y135       LUT1 (Prop_lut1_I0_O)        0.028     3.583 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     3.583    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X112Y135       FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.440     2.961    clocks393_i/ffclk0
    SLICE_X112Y135       FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism             -0.484     2.477    
    SLICE_X112Y135       FDCE (Hold_fdce_C_D)         0.060     2.537    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ffclk0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ffclk0p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.700         41.667      40.967     SLICE_X112Y135  clocks393_i/test_clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         20.833      20.484     SLICE_X112Y135  clocks393_i/test_clk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         20.833      20.483     SLICE_X112Y135  clocks393_i/test_clk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        4.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (gtrefclk rise@6.666ns - gtrefclk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.414ns (23.479%)  route 1.349ns (76.521%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8.107 - 6.666 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          2.009     2.009    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X58Y48         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.308     2.317 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/Q
                         net (fo=5, routed)           0.946     3.263    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[2]
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.053     3.316 f  sata_top/ahci_sata_layers_i/phy/sata_areset_i_2/O
                         net (fo=4, routed)           0.249     3.565    sata_top/ahci_sata_layers_i/phy/sata_areset_i_2_n_0
    SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.053     3.618 r  sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2/O
                         net (fo=8, routed)           0.154     3.772    sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2_n_0
    SLICE_X58Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      6.666     6.666 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.441     8.107    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X58Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/C
                         clock pessimism              0.106     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X58Y49         FDRE (Setup_fdre_C_CE)      -0.219     7.959    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  4.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/txreset_f_rr_reg__0/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/txpmareset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.171ns (47.699%)  route 0.188ns (52.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.456     0.456    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X66Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/txreset_f_rr_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.107     0.563 f  sata_top/ahci_sata_layers_i/phy/txreset_f_rr_reg__0/Q
                         net (fo=80, routed)          0.188     0.751    sata_top/ahci_sata_layers_i/phy/txreset_f_rr
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.064     0.815 r  sata_top/ahci_sata_layers_i/phy/txpmareset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.815    sata_top/ahci_sata_layers_i/phy/txpmareset_cnt[1]_i_1_n_0
    SLICE_X62Y46         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/txpmareset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.656     0.656    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X62Y46         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/txpmareset_cnt_reg[1]/C
                         clock pessimism             -0.170     0.486    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.087     0.573    sata_top/ahci_sata_layers_i/phy/txpmareset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.666       5.128      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/GTREFCLK0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X70Y47        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X70Y47        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (rx_clk rise@6.666ns - rx_clk rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.269ns (5.095%)  route 5.010ns (94.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 9.436 - 6.666 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.600     3.069    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/CLK
    SLICE_X83Y5          FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y5          FDRE (Prop_fdre_C_Q)         0.269     3.338 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]/Q
                         net (fo=2, routed)           5.010     8.348    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/rxdata_comma_out[4]
    RAMB36_X5Y26         RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.357     9.436    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/CLK
    RAMB36_X5Y26         RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/CLKARDCLK
                         clock pessimism              0.056     9.492    
                         clock uncertainty           -0.035     9.456    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.479     8.977    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  0.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/data_in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.528%)  route 0.110ns (52.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.562     1.114    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/CLK
    SLICE_X95Y136        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/data_in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y136        FDRE (Prop_fdre_C_Q)         0.100     1.214 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/data_in_r_reg[0]/Q
                         net (fo=2, routed)           0.110     1.324    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/DIA0
    SLICE_X96Y137        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.769     1.362    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/WCLK
    SLICE_X96Y137        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     1.128    
    SLICE_X96Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.259    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X96Y137       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X88Y137       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (txoutclk rise@6.666ns - txoutclk rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.269ns (4.809%)  route 5.324ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 9.645 - 6.666 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.392     2.861    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X68Y142        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y142        FDRE (Prop_fdre_C_Q)         0.269     3.130 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[4]/Q
                         net (fo=1, routed)           5.324     8.454    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/ADDRARDADDR[4]
    RAMB36_X5Y0          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.566     9.645    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/CLK
    RAMB36_X5Y0          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/CLKARDCLK
                         clock pessimism              0.056     9.701    
                         clock uncertainty           -0.035     9.665    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479     9.186    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk rise@0.000ns - txoutclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.130ns (49.801%)  route 0.131ns (50.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.530     1.082    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/CLK
    SLICE_X69Y142        FDCE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDCE (Prop_fdce_C_Q)         0.100     1.182 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[27]/Q
                         net (fo=1, routed)           0.131     1.313    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resync_out[27]
    SLICE_X68Y142        LUT3 (Prop_lut3_I0_O)        0.030     1.343 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r[11]_i_1/O
                         net (fo=1, routed)           0.000     1.343    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r[11]_i_1_n_0
    SLICE_X68Y142        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.736     1.329    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X68Y142        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[11]/C
                         clock pessimism             -0.236     1.093    
    SLICE_X68Y142        FDRE (Hold_fdre_C_D)         0.075     1.168    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.333       2.933      SLICE_X68Y142       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         3.333       2.983      SLICE_X59Y50        sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 0.441ns (4.882%)  route 8.592ns (95.118%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 16.338 - 13.333 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y50         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.918     1.918    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.038 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.593     3.631    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X64Y48         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.269     3.900 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.470     4.370    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X64Y48         LUT3 (Prop_lut3_I2_O)        0.053     4.423 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         5.719    10.142    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/sata_reset_done_r_reg[0]
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.053    10.196 r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/vld_ram_reg_0_7_0_3_i_6/O
                         net (fo=73, routed)          1.947    12.142    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_18_23/ADDRA1
    SLICE_X50Y127        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066    12.208 r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_18_23/RAMA/O
                         net (fo=1, routed)           0.456    12.664    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r0[18]
    SLICE_X51Y127        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X59Y50         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.634    14.967    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.080 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.258    16.338    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/usrclk2_r_reg
    SLICE_X51Y127        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[18]/C
                         clock pessimism              0.291    16.629    
                         clock uncertainty           -0.035    16.594    
    SLICE_X51Y127        FDRE (Setup_fdre_C_D)       -0.133    16.461    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[18]
  -------------------------------------------------------------------
                         required time                         16.461    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  3.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/link/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/link/data_out_rr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.091%)  route 0.169ns (58.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y50         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.872     0.872    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.898 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.529     1.427    sata_top/ahci_sata_layers_i/link/usrclk2_r_reg
    SLICE_X66Y138        FDRE                                         r  sata_top/ahci_sata_layers_i/link/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDRE (Prop_fdre_C_Q)         0.118     1.545 r  sata_top/ahci_sata_layers_i/link/data_out_r_reg[1]/Q
                         net (fo=1, routed)           0.169     1.714    sata_top/ahci_sata_layers_i/link/data_out_r[1]
    SLICE_X57Y138        FDRE                                         r  sata_top/ahci_sata_layers_i/link/data_out_rr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y50         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.025     1.025    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.055 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.729     1.784    sata_top/ahci_sata_layers_i/link/usrclk2_r_reg
    SLICE_X57Y138        FDRE                                         r  sata_top/ahci_sata_layers_i/link/data_out_rr_reg[1]/C
                         clock pessimism             -0.165     1.619    
    SLICE_X57Y138        FDRE (Hold_fdre_C_D)         0.041     1.660    sata_top/ahci_sata_layers_i/link/data_out_rr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk2
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.333
Sources:            { sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         13.333      11.150     RAMB36_X2Y27   sata_top/ahci_top_i/ahci_dma_i/ct_data_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         6.667       5.757      SLICE_X30Y129  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         6.666       5.756      SLICE_X30Y129  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_clk rise@2.500ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.269ns (18.045%)  route 1.222ns (81.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 6.145 - 2.500 ) 
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.656     3.802    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X115Y133       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y133       FDSE (Prop_fdse_C_Q)         0.269     4.071 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          1.222     5.293    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y102        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.020 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     5.406 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.739     6.145    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/clk
    OLOGIC_X1Y102        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i/CLK
                         clock pessimism              0.143     6.288    
                         clock uncertainty           -0.205     6.083    
    OLOGIC_X1Y102        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.679     5.404    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.100ns (23.045%)  route 0.334ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.271     1.424    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X115Y133       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y133       FDSE (Prop_fdse_C_Q)         0.100     1.524 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          0.334     1.858    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y137        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.364     1.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/clk
    OLOGIC_X1Y137        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i/CLK
                         clock pessimism             -0.219     1.577    
                         clock uncertainty            0.205     1.782    
    OLOGIC_X1Y137        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.104     1.678    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dqs_r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_clk_div rise@5.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.263ns  (logic 0.854ns (37.745%)  route 1.409ns (62.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 8.575 - 5.000 ) 
    Source Clock Delay      (SCD):    4.884ns = ( 6.134 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.473     6.134    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/CLK
    RAMB36_X5Y23         RAMB36E1                                     r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.748     6.882 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/DOADO[6]
                         net (fo=1, routed)           0.733     7.614    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/phy_cmd0_word[6]
    SLICE_X94Y117        LUT4 (Prop_lut4_I0_O)        0.053     7.667 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/extra_prev[5]_i_1/O
                         net (fo=6, routed)           0.426     8.093    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/RAMB36E1_i[0]
    SLICE_X94Y118        LUT6 (Prop_lut6_I1_O)        0.053     8.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r[1]_i_1/O
                         net (fo=2, routed)           0.250     8.396    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dqs[1]
    SLICE_X94Y118        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dqs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.669     8.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/psincdec_reg_0
    SLICE_X94Y118        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dqs_r_reg[1]/C
                         clock pessimism              0.143     8.718    
                         clock uncertainty           -0.205     8.513    
    SLICE_X94Y118        FDSE (Setup_fdse_C_D)       -0.020     8.493    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dqs_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dqs_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/din_dqs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (ddr3_clk_div rise@0.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.693%)  route 0.079ns (38.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.770ns = ( 3.020 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       0.555     3.020    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dbg1_reg
    SLICE_X92Y120        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dqs_pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDRE (Prop_fdre_C_Q)         0.100     3.120 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dqs_pattern_reg[0]/Q
                         net (fo=1, routed)           0.079     3.199    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/dqs_pattern_reg[7][0]
    SLICE_X93Y120        LUT4 (Prop_lut4_I3_O)        0.028     3.227 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/din_dqs_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.227    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dqs_data[0]
    SLICE_X93Y120        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/din_dqs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.336     1.768    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/psincdec_reg_0
    SLICE_X93Y120        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/din_dqs_r_reg[0]/C
                         clock pessimism             -0.219     1.549    
                         clock uncertainty            0.205     1.754    
    SLICE_X93Y120        FDRE (Hold_fdre_C_D)         0.060     1.814    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/din_dqs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  1.413    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_mclk rise@6.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        1.372ns  (logic 0.249ns (18.143%)  route 1.123ns (81.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 10.709 - 6.250 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 6.437 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     4.075    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.163 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     5.269    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     5.646 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.791     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X71Y102        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.249     6.686 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[6]/Q
                         net (fo=1, routed)           1.123     7.809    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1[6]
    SLICE_X49Y89         FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.282    10.709    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X49Y89         FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[6]/C
                         clock pessimism              0.143    10.852    
                         clock uncertainty           -0.205    10.647    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)       -0.122    10.525    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  2.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[4].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (ddr3_mclk fall@3.750ns - ddr3_clk_div rise@5.000ns)
  Data Path Delay:        0.964ns  (logic 0.498ns (51.659%)  route 0.466ns (48.341%))
  Logic Levels:           0  
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 8.666 - 3.750 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 8.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.609     8.515    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[4].dq_i/iserdes_mem_i/psincdec_reg
    ILOGIC_X1Y134        ISERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[4].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.498     9.013 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[4].dq_i/iserdes_mem_i/iserdes_i/Q1
                         net (fo=1, routed)           0.466     9.479    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata[60]
    SLICE_X114Y134       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     5.325    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.413 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     7.041    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     7.161 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.505     8.666    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X114Y134       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[60]/C  (IS_INVERTED)
                         clock pessimism             -0.143     8.523    
                         clock uncertainty            0.205     8.728    
    SLICE_X114Y134       FDRE (Hold_fdre_C_D)         0.198     8.926    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[60]
  -------------------------------------------------------------------
                         required time                         -8.926    
                         arrival time                           9.479    
  -------------------------------------------------------------------
                         slack                                  0.553    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        3.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk0 rise@33.201ns - iclk1x0 fall@27.910ns)
  Data Path Delay:        1.344ns  (logic 0.272ns (20.234%)  route 1.072ns (79.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 37.066 - 33.201 ) 
    Source Clock Delay      (SCD):    4.284ns = ( 32.194 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   27.910    27.910 f  
    AA10                                              0.000    27.910 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    28.820 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    29.905    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    29.993 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    31.099    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    31.476 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.718    32.194    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X13Y37         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.272    32.466 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.072    33.539    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X21Y38         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    34.032 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    34.919    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.002 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    36.018    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    36.388 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.678    37.066    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X21Y38         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.277    37.343    
                         clock uncertainty           -0.257    37.086    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)       -0.045    37.041    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -33.539    
  -------------------------------------------------------------------
                         slack                                  3.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@70.238ns - iclk1x0 fall@70.238ns)
  Data Path Delay:        0.533ns  (logic 0.107ns (20.081%)  route 0.426ns (79.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 72.291 - 70.238 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 72.013 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   70.238    70.238 f  
    AA10                                              0.000    70.238 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    70.650 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    71.137    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.187 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    71.620    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    71.710 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.303    72.013    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg
    SLICE_X13Y39         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.107    72.120 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/Q
                         net (fo=1, routed)           0.426    72.546    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[5]
    SLICE_X12Y39         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    70.719 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    71.312    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.365 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    71.855    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    71.948 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.343    72.291    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X12Y39         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/C
                         clock pessimism             -0.175    72.116    
                         clock uncertainty            0.257    72.373    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.063    72.436    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                        -72.436    
                         arrival time                          72.546    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        3.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x0 fall@6.746ns - iclk2x0 fall@1.455ns)
  Data Path Delay:        0.924ns  (logic 0.368ns (39.822%)  route 0.556ns (60.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 10.614 - 6.746 ) 
    Source Clock Delay      (SCD):    4.377ns = ( 5.832 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x0 fall edge)    1.455     1.455 f  
    AA10                                              0.000     1.455 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910     2.365 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     3.450    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.538 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426     4.964    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.121     5.085 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.747     5.832    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X22Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.315     6.147 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.556     6.704    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X22Y42         LUT2 (Prop_lut2_I1_O)        0.053     6.757 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.757    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X22Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831     7.577 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887     8.464    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.547 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     9.563    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370     9.933 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.681    10.614    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X22Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.896    
                         clock uncertainty           -0.246    10.650    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)        0.076    10.726    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  3.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.129ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x0 fall@6.746ns - iclk2x0 fall@12.037ns)
  Data Path Delay:        0.389ns  (logic 0.151ns (38.807%)  route 0.238ns (61.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.803 - 6.746 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 13.704 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x0 fall edge)   12.037    12.037 f  
    AA10                                              0.000    12.037 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    12.449 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    12.936    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    12.986 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.367    13.353    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.023    13.376 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.328    13.704    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X22Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.123    13.827 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.238    14.065    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X22Y42         LUT2 (Prop_lut2_I1_O)        0.028    14.093 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1/O
                         net (fo=1, routed)           0.000    14.093    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X22Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     7.227 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.820    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.873 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.363    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     8.456 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.347     8.803    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X22Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178     8.625    
                         clock uncertainty            0.246     8.871    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.093     8.964    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.964    
                         arrival time                          14.093    
  -------------------------------------------------------------------
                         slack                                  5.129    





---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk2x0

Setup :            0  Failing Endpoints,  Worst Slack        1.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x0 fall@54.365ns - iclk0 fall@51.720ns)
  Data Path Delay:        0.563ns  (logic 0.315ns (55.971%)  route 0.248ns (44.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 58.289 - 54.365 ) 
    Source Clock Delay      (SCD):    4.292ns = ( 56.012 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     51.720    51.720 f  
    AA10                                              0.000    51.720 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    52.630 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    53.715    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    53.803 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    54.909    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    55.286 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.726    56.012    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X22Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDCE (Prop_fdce_C_Q)         0.315    56.327 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.248    56.575    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X22Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x0 fall edge)   54.365    54.365 f  
    AA10                                              0.000    54.365 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    55.196 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    56.083    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.166 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.325    57.491    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.079    57.570 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.719    58.289    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X22Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.282    58.571    
                         clock uncertainty           -0.257    58.314    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.004    58.310    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         58.310    
                         arrival time                         -56.575    
  -------------------------------------------------------------------
                         slack                                  1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.645ns  (iclk2x0 fall@12.037ns - iclk0 fall@14.683ns)
  Data Path Delay:        0.460ns  (logic 0.253ns (55.026%)  route 0.207ns (44.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 16.414 - 12.037 ) 
    Source Clock Delay      (SCD):    3.868ns = ( 18.551 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     14.683    14.683 f  
    AA10                                              0.000    14.683 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    15.514 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    16.401    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.484 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    17.500    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    17.870 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.681    18.551    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X22Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDCE (Prop_fdce_C_Q)         0.253    18.804 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.207    19.010    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X22Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x0 fall edge)   12.037    12.037 f  
    AA10                                              0.000    12.037 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    12.947 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    14.032    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    14.120 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426    15.546    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.121    15.667 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.747    16.414    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X22Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.282    16.132    
                         clock uncertainty            0.257    16.389    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.196    16.585    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -16.585    
                         arrival time                          19.010    
  -------------------------------------------------------------------
                         slack                                  2.425    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        3.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1 rise@33.201ns - iclk1x1 fall@27.910ns)
  Data Path Delay:        1.765ns  (logic 0.315ns (17.850%)  route 1.450ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 39.129 - 33.201 ) 
    Source Clock Delay      (SCD):    6.586ns = ( 34.496 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   27.910    27.910 f  
    Y16                                               0.000    27.910 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    28.767 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    30.940    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    31.028 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    32.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    32.781 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.715    34.496    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg
    SLICE_X0Y7           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.315    34.811 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[6]/Q
                         net (fo=1, routed)           1.450    36.261    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[6]
    SLICE_X1Y11          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    33.980 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    35.780    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.863 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    37.413    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    37.526 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.603    39.129    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg_1
    SLICE_X1Y11          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]/C
                         clock pessimism              0.451    39.580    
                         clock uncertainty           -0.257    39.323    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)       -0.020    39.303    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                         -36.261    
  -------------------------------------------------------------------
                         slack                                  3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@70.238ns - iclk1x1 fall@70.238ns)
  Data Path Delay:        0.705ns  (logic 0.123ns (17.436%)  route 0.582ns (82.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 73.453 - 70.238 ) 
    Source Clock Delay      (SCD):    2.686ns = ( 72.924 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   70.238    70.238 f  
    Y16                                               0.000    70.238 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    70.598 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    71.597    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.647 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    72.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    72.257 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.667    72.924    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X2Y7           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.123    73.047 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/Q
                         net (fo=1, routed)           0.582    73.630    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r[2]
    SLICE_X9Y8           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    70.666 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    71.862    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.915 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    72.566    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    72.596 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.857    73.453    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg_1
    SLICE_X9Y8           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]/C
                         clock pessimism             -0.265    73.188    
                         clock uncertainty            0.257    73.446    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.041    73.487    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                        -73.487    
                         arrival time                          73.630    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x1 fall@6.746ns - iclk2x1 fall@1.455ns)
  Data Path Delay:        1.563ns  (logic 0.338ns (21.632%)  route 1.225ns (78.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 12.666 - 6.746 ) 
    Source Clock Delay      (SCD):    6.571ns = ( 8.026 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x1 fall edge)    1.455     1.455 f  
    Y16                                               0.000     1.455 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857     2.312 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173     4.485    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.573 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.633     6.206    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.326 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.700     8.026    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X1Y22          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.272     8.298 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.664     8.962    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.066     9.028 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__0/O
                         net (fo=1, routed)           0.561     9.589    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X1Y20          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779     7.525 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801     9.325    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     9.408 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    10.958    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    11.071 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.595    12.666    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X1Y20          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.456    13.122    
                         clock uncertainty           -0.246    12.876    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)       -0.147    12.729    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  3.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x1 fall@6.746ns - iclk2x1 fall@12.037ns)
  Data Path Delay:        0.657ns  (logic 0.133ns (20.259%)  route 0.524ns (79.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 9.983 - 6.746 ) 
    Source Clock Delay      (SCD):    2.676ns = ( 14.713 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x1 fall edge)   12.037    12.037 f  
    Y16                                               0.000    12.037 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    12.397 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    13.396    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.446 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.584    14.030    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.056 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.657    14.713    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X1Y22          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.107    14.820 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.283    15.103    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.026    15.129 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__0/O
                         net (fo=1, routed)           0.241    15.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X1Y20          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     7.174 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     8.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.423 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     9.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     9.104 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.879     9.983    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X1Y20          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.268     9.715    
                         clock uncertainty            0.246     9.961    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.008     9.969    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.969    
                         arrival time                          15.370    
  -------------------------------------------------------------------
                         slack                                  5.400    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk2x1

Setup :            0  Failing Endpoints,  Worst Slack        1.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x1 fall@54.365ns - iclk1 fall@51.720ns)
  Data Path Delay:        0.848ns  (logic 0.315ns (37.157%)  route 0.533ns (62.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 60.283 - 54.365 ) 
    Source Clock Delay      (SCD):    6.571ns = ( 58.291 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     51.720    51.720 f  
    Y16                                               0.000    51.720 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    52.577 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    54.750    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    54.838 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    56.471    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    56.591 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.700    58.291    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y22          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.315    58.606 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.533    59.138    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X1Y22          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x1 fall edge)   54.365    54.365 f  
    Y16                                               0.000    54.365 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    55.144 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    56.944    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    57.027 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.550    58.577    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    58.690 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.593    60.283    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X1Y22          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.456    60.739    
                         clock uncertainty           -0.257    60.482    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.032    60.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         60.450    
                         arrival time                         -59.138    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x1 fall@12.037ns - iclk1 fall@14.683ns)
  Data Path Delay:        0.390ns  (logic 0.123ns (31.558%)  route 0.267ns (68.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 15.272 - 12.037 ) 
    Source Clock Delay      (SCD):    2.676ns = ( 17.359 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     14.683    14.683 f  
    Y16                                               0.000    14.683 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    15.042 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    16.042    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    16.092 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    16.676    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    16.702 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.657    17.359    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y22          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.123    17.482 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.267    17.748    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X1Y22          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x1 fall edge)   12.037    12.037 f  
    Y16                                               0.000    12.037 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    12.465 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    13.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.714 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.651    14.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    14.395 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.877    15.272    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X1Y22          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    15.007    
                         clock uncertainty            0.257    15.265    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.048    15.313    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -15.313    
                         arrival time                          17.748    
  -------------------------------------------------------------------
                         slack                                  2.436    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        4.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x2 fall@6.746ns - iclk2x2 fall@1.455ns)
  Data Path Delay:        0.560ns  (logic 0.368ns (65.681%)  route 0.192ns (34.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.572 - 6.746 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 5.792 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x2 fall edge)    1.455     1.455 f  
    T21                                               0.000     1.455 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880     2.335 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     3.420    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.508 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426     4.934    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.121     5.055 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.737     5.792    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X16Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70         FDRE (Prop_fdre_C_Q)         0.315     6.107 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.192     6.299    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X17Y70         LUT2 (Prop_lut2_I1_O)        0.053     6.352 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.352    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801     7.547 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887     8.434    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.517 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     9.533    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370     9.903 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.669    10.572    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.854    
                         clock uncertainty           -0.246    10.608    
    SLICE_X17Y70         FDRE (Setup_fdre_C_D)        0.037    10.645    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  4.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.998ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x2 fall@6.746ns - iclk2x2 fall@12.037ns)
  Data Path Delay:        0.228ns  (logic 0.151ns (66.146%)  route 0.077ns (33.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 8.761 - 6.746 ) 
    Source Clock Delay      (SCD):    1.630ns = ( 13.667 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x2 fall edge)   12.037    12.037 f  
    T21                                               0.000    12.037 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    12.419 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    12.906    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    12.956 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.367    13.323    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.023    13.346 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.321    13.667    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X16Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70         FDRE (Prop_fdre_C_Q)         0.123    13.790 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.077    13.867    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X17Y70         LUT2 (Prop_lut2_I1_O)        0.028    13.895 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.895    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     7.197 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.790    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.843 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.333    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     8.426 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.335     8.761    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178     8.583    
                         clock uncertainty            0.246     8.829    
    SLICE_X17Y70         FDRE (Hold_fdre_C_D)         0.068     8.897    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.897    
                         arrival time                          13.895    
  -------------------------------------------------------------------
                         slack                                  4.998    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk2 rise@33.201ns - iclk1x2 fall@27.910ns)
  Data Path Delay:        1.368ns  (logic 0.315ns (23.029%)  route 1.053ns (76.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 37.030 - 33.201 ) 
    Source Clock Delay      (SCD):    4.244ns = ( 32.154 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   27.910    27.910 f  
    T21                                               0.000    27.910 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    28.790 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    29.875    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    29.963 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    31.069    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    31.446 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.708    32.154    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X12Y71         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.315    32.469 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.053    33.522    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X13Y67         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    34.002 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    34.889    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    34.972 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    35.988    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    36.358 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.672    37.030    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X13Y67         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.277    37.307    
                         clock uncertainty           -0.257    37.050    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.030    37.020    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -33.522    
  -------------------------------------------------------------------
                         slack                                  3.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@70.238ns - iclk1x2 fall@70.238ns)
  Data Path Delay:        0.539ns  (logic 0.123ns (22.836%)  route 0.416ns (77.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 72.244 - 70.238 ) 
    Source Clock Delay      (SCD):    1.736ns = ( 71.974 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   70.238    70.238 f  
    T21                                               0.000    70.238 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    70.620 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    71.107    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.157 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    71.590    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    71.680 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.294    71.974    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X10Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.123    72.097 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[5]/Q
                         net (fo=1, routed)           0.416    72.512    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[5]
    SLICE_X8Y73          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    70.689 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    71.282    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.335 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    71.825    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    71.918 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.326    72.244    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X8Y73          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]/C
                         clock pessimism             -0.175    72.069    
                         clock uncertainty            0.257    72.326    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.066    72.392    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                        -72.392    
                         arrival time                          72.512    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2x2

Setup :            0  Failing Endpoints,  Worst Slack        1.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x2 fall@54.365ns - iclk2 fall@51.720ns)
  Data Path Delay:        0.559ns  (logic 0.315ns (56.372%)  route 0.244ns (43.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 58.251 - 54.365 ) 
    Source Clock Delay      (SCD):    4.245ns = ( 55.964 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     51.720    51.720 f  
    T21                                               0.000    51.720 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    52.599 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    53.684    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    53.772 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    54.878    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    55.255 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.709    55.964    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X16Y71         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.315    56.279 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.244    56.523    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X16Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x2 fall edge)   54.365    54.365 f  
    T21                                               0.000    54.365 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    55.166 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    56.053    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.136 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.325    57.461    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.079    57.540 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.711    58.251    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X16Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    58.528    
                         clock uncertainty           -0.257    58.271    
    SLICE_X16Y70         FDRE (Setup_fdre_C_D)       -0.004    58.267    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         58.267    
                         arrival time                         -56.523    
  -------------------------------------------------------------------
                         slack                                  1.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.413ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.645ns  (iclk2x2 fall@12.037ns - iclk2 fall@14.683ns)
  Data Path Delay:        0.456ns  (logic 0.253ns (55.508%)  route 0.203ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.374 - 12.037 ) 
    Source Clock Delay      (SCD):    3.825ns = ( 18.507 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     14.683    14.683 f  
    T21                                               0.000    14.683 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    15.483 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    16.370    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.453 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    17.469    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    17.839 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.668    18.507    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X16Y71         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.253    18.760 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.203    18.963    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X16Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x2 fall edge)   12.037    12.037 f  
    T21                                               0.000    12.037 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    12.917 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    14.002    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    14.090 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426    15.516    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.121    15.637 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.737    16.374    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X16Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.277    16.097    
                         clock uncertainty            0.257    16.354    
    SLICE_X16Y70         FDRE (Hold_fdre_C_D)         0.196    16.550    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -16.550    
                         arrival time                          18.963    
  -------------------------------------------------------------------
                         slack                                  2.413    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        3.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x3 fall@6.746ns - iclk2x3 fall@1.455ns)
  Data Path Delay:        1.385ns  (logic 0.334ns (24.109%)  route 1.051ns (75.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 12.151 - 6.746 ) 
    Source Clock Delay      (SCD):    5.964ns = ( 7.419 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x3 fall edge)    1.455     1.455 f  
    R16                                               0.000     1.455 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856     2.311 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502     3.812    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.900 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           2.009     5.909    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     6.029 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.390     7.419    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X39Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.272     7.691 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.589     8.280    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X41Y64         LUT2 (Prop_lut2_I1_O)        0.062     8.342 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__2/O
                         net (fo=1, routed)           0.463     8.805    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777     7.523 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242     8.764    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.847 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    10.758    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.871 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.280    12.151    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.344    12.495    
                         clock uncertainty           -0.246    12.249    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.142    12.107    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  3.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.337ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x3 fall@6.746ns - iclk2x3 fall@12.037ns)
  Data Path Delay:        0.573ns  (logic 0.139ns (24.242%)  route 0.434ns (75.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 9.678 - 6.746 ) 
    Source Clock Delay      (SCD):    2.449ns = ( 14.486 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x3 fall edge)   12.037    12.037 f  
    R16                                               0.000    12.037 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    12.395 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    13.095    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.145 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.771    13.916    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    13.942 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.544    14.486    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X39Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.107    14.593 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.238    14.831    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X41Y64         LUT2 (Prop_lut2_I1_O)        0.032    14.863 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__2/O
                         net (fo=1, routed)           0.197    15.060    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     7.173 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     8.012    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.065 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     8.905    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.743     9.678    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.211     9.467    
                         clock uncertainty            0.246     9.714    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.009     9.723    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.723    
                         arrival time                          15.060    
  -------------------------------------------------------------------
                         slack                                  5.337    





---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk2x3

Setup :            0  Failing Endpoints,  Worst Slack        1.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x3 fall@54.365ns - iclk3 fall@51.720ns)
  Data Path Delay:        0.789ns  (logic 0.315ns (39.921%)  route 0.474ns (60.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 59.769 - 54.365 ) 
    Source Clock Delay      (SCD):    5.964ns = ( 57.684 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     51.720    51.720 f  
    R16                                               0.000    51.720 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    52.575 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    54.077    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    54.165 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    56.174    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    56.294 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.390    57.684    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X38Y65         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.315    57.999 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.474    58.473    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X39Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x3 fall edge)   54.365    54.365 f  
    R16                                               0.000    54.365 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    55.142 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    56.383    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.466 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.911    58.377    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    58.490 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.279    59.769    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X39Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    60.108    
                         clock uncertainty           -0.257    59.851    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)       -0.032    59.819    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         59.819    
                         arrival time                         -58.473    
  -------------------------------------------------------------------
                         slack                                  1.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x3 fall@12.037ns - iclk3 fall@14.683ns)
  Data Path Delay:        0.331ns  (logic 0.123ns (37.154%)  route 0.208ns (62.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 14.968 - 12.037 ) 
    Source Clock Delay      (SCD):    2.449ns = ( 17.132 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     14.683    14.683 f  
    R16                                               0.000    14.683 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    15.040 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    15.741    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.791 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    16.562    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    16.588 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.544    17.132    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X38Y65         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.123    17.255 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.208    17.463    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X39Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x3 fall edge)   12.037    12.037 f  
    R16                                               0.000    12.037 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    12.464 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    13.303    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.356 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.840    14.196    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    14.226 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.742    14.968    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X39Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.211    14.757    
                         clock uncertainty            0.257    15.015    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.048    15.063    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -15.063    
                         arrival time                          17.463    
  -------------------------------------------------------------------
                         slack                                  2.400    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        2.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk3 rise@33.201ns - iclk1x3 fall@27.910ns)
  Data Path Delay:        1.822ns  (logic 0.272ns (14.925%)  route 1.550ns (85.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 38.609 - 33.201 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 33.880 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   27.910    27.910 f  
    R16                                               0.000    27.910 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    28.766 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    30.267    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    30.355 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    32.364    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    32.484 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.396    33.880    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X41Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.272    34.152 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[1]/Q
                         net (fo=1, routed)           1.550    35.703    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[1]
    SLICE_X40Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    33.978 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    35.219    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.302 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    37.213    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    37.326 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.283    38.609    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X40Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]/C
                         clock pessimism              0.339    38.948    
                         clock uncertainty           -0.257    38.691    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)       -0.034    38.657    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                         -35.703    
  -------------------------------------------------------------------
                         slack                                  2.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@70.238ns - iclk1x3 fall@70.238ns)
  Data Path Delay:        0.679ns  (logic 0.107ns (15.767%)  route 0.572ns (84.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns = ( 73.171 - 70.238 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 72.689 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   70.238    70.238 f  
    R16                                               0.000    70.238 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    70.596 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    71.296    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.346 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    72.117    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    72.143 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.546    72.689    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X41Y58         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.107    72.796 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/Q
                         net (fo=1, routed)           0.572    73.368    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[6]
    SLICE_X41Y62         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    70.665 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    71.504    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.557 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    72.397    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    72.427 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.744    73.171    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X41Y62         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/C
                         clock pessimism             -0.208    72.963    
                         clock uncertainty            0.257    73.221    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.039    73.260    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]
  -------------------------------------------------------------------
                         required time                        -73.260    
                         arrival time                          73.368    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.282ns (5.878%)  route 4.516ns (94.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 11.147 - 6.667 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        1.376     4.815    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X32Y122        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDRE (Prop_fdre_C_Q)         0.282     5.097 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         4.516     9.613    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/rst[0]
    SLICE_X89Y123        FDCE                                         f  compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        1.270    11.147    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/hclk
    SLICE_X89Y123        FDCE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/C
                         clock pessimism              0.239    11.386    
                         clock uncertainty           -0.071    11.314    
    SLICE_X89Y123        FDCE (Recov_fdce_C_CLR)     -0.357    10.957    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/cmd_abort_hclk_i/out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.978%)  route 0.365ns (74.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        0.532     1.789    sata_top/ahci_top_i/ahci_dma_i/cmd_abort_hclk_i/hclk
    SLICE_X37Y138        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/cmd_abort_hclk_i/out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.100     1.889 f  sata_top/ahci_top_i/ahci_dma_i/cmd_abort_hclk_i/out_reg_reg[2]/Q
                         net (fo=6, routed)           0.248     2.137    sata_top/ahci_top_i/ahci_dma_i/cmd_abort_hclk_i/out_reg[2]
    SLICE_X36Y136        LUT2 (Prop_lut2_I0_O)        0.028     2.165 f  sata_top/ahci_top_i/ahci_dma_i/cmd_abort_hclk_i/mrst_hclk_i_1/O
                         net (fo=9, routed)           0.116     2.282    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_mclk_i/out_reg_reg[2]_0
    SLICE_X37Y137        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3873, routed)        0.735     2.277    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_mclk_i/hclk
    SLICE_X37Y137        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_mclk_i/in_reg_reg/C
                         clock pessimism             -0.476     1.801    
    SLICE_X37Y137        FDCE (Remov_fdce_C_CLR)     -0.069     1.732    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[17]/CLR
                            (recovery check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        3.865ns  (logic 0.246ns (6.364%)  route 3.619ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 10.966 - 6.250 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 6.244 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.583     6.244    sync_resets_i/mclk
    SLICE_X43Y18         FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.246     6.490 f  sync_resets_i/rst_early_master_reg_replica_2/Q
                         net (fo=466, routed)         3.619    10.109    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/rst[0]_repN_2_alias
    SLICE_X25Y4          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       1.539    10.966    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/mclk
    SLICE_X25Y4          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[17]/C
                         clock pessimism              0.318    11.284    
                         clock uncertainty           -0.085    11.199    
    SLICE_X25Y4          FDCE (Recov_fdce_C_CLR)     -0.360    10.839    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[17]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/nmrst_reg/C
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/reset_page_rd_i/in_reg_reg/CLR
                            (removal check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk fall@3.750ns - ddr3_mclk fall@3.750ns)
  Data Path Delay:        0.384ns  (logic 0.107ns (27.830%)  route 0.277ns (72.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 5.991 - 3.750 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 5.506 - 3.750 ) 
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     4.330    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.380 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     4.939    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.965 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       0.541     5.506    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/mclk
    SLICE_X55Y63         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/nmrst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.107     5.613 f  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/nmrst_reg/Q
                         net (fo=2, routed)           0.277     5.890    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/reset_page_rd_i/nmrst
    SLICE_X58Y64         FDCE                                         f  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/reset_page_rd_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     4.546    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.599 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     5.222    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.252 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34935, routed)       0.739     5.991    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/reset_page_rd_i/src_clk0
    SLICE_X58Y64         FDCE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/reset_page_rd_i/in_reg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.295     5.696    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.044     5.652    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/reset_page_rd_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.652    
                         arrival time                           5.890    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       33.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.825ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@70.238ns - iclk0 rise@33.201ns)
  Data Path Delay:        2.768ns  (logic 0.308ns (11.127%)  route 2.460ns (88.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 74.096 - 70.238 ) 
    Source Clock Delay      (SCD):    4.289ns = ( 37.490 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    34.111 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.196    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.284 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    36.767 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.723    37.490    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X20Y39         FDPE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDPE (Prop_fdpe_C_Q)         0.308    37.798 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         2.460    40.259    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X19Y31         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    71.069 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.039 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.055    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    73.425 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.671    74.096    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/rst_early_master_reg
    SLICE_X19Y31         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.379    74.475    
                         clock uncertainty           -0.137    74.338    
    SLICE_X19Y31         FDCE (Recov_fdce_C_CLR)     -0.255    74.083    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         74.083    
                         arrival time                         -40.259    
  -------------------------------------------------------------------
                         slack                                 33.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@33.201ns - iclk0 rise@33.201ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.517%)  route 0.233ns (61.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 35.263 - 33.201 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 34.985 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    33.613 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.150 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.583    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    34.673 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.312    34.985    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/rst_early_master_reg
    SLICE_X26Y48         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.118    35.103 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.077    35.180    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.028    35.208 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__0/O
                         net (fo=2, routed)           0.156    35.364    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X29Y47         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    33.682 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.275    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.328 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    34.911 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.352    35.263    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst_early_master_reg
    SLICE_X29Y47         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.238    35.025    
    SLICE_X29Y47         FDCE (Remov_fdce_C_CLR)     -0.069    34.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -34.956    
                         arrival time                          35.364    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk0 fall@51.720ns - iclk1x0 fall@49.074ns)
  Data Path Delay:        0.798ns  (logic 0.315ns (39.470%)  route 0.483ns (60.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 55.588 - 51.720 ) 
    Source Clock Delay      (SCD):    4.291ns = ( 53.365 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   49.074    49.074 f  
    AA10                                              0.000    49.074 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    49.984 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    51.069    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.157 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    52.263    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    52.640 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.725    53.365    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X22Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.315    53.680 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.483    54.163    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X22Y43         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     51.720    51.720 f  
    AA10                                              0.000    51.720 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    52.551 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    53.438    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.521 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    54.537    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    54.907 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.681    55.588    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X22Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    55.865    
                         clock uncertainty           -0.257    55.608    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.187    55.421    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         55.421    
                         arrival time                         -54.163    
  -------------------------------------------------------------------
                         slack                                  1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.646ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk0 fall@88.757ns - iclk1x0 fall@91.402ns)
  Data Path Delay:        0.317ns  (logic 0.123ns (38.793%)  route 0.194ns (61.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 90.815 - 88.757 ) 
    Source Clock Delay      (SCD):    1.780ns = ( 93.182 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   91.402    91.402 f  
    AA10                                              0.000    91.402 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    91.814 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    92.301    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.351 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    92.784    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    92.874 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.308    93.182    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X22Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.123    93.305 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.194    93.499    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X22Y43         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     88.757    88.757 f  
    AA10                                              0.000    88.757 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    89.238 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    89.831    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    89.884 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    90.374    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    90.467 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.348    90.815    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X22Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    90.640    
                         clock uncertainty            0.257    90.897    
    SLICE_X22Y43         FDCE (Remov_fdce_C_CLR)     -0.044    90.853    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -90.853    
                         arrival time                          93.499    
  -------------------------------------------------------------------
                         slack                                  2.646    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       34.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.485ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@70.238ns - iclk1 rise@33.201ns)
  Data Path Delay:        2.129ns  (logic 0.308ns (14.466%)  route 1.821ns (85.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 76.038 - 70.238 ) 
    Source Clock Delay      (SCD):    6.524ns = ( 39.725 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    34.058 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    36.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.319 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    37.952    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    38.072 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.653    39.725    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X16Y11         FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDPE (Prop_fdpe_C_Q)         0.308    40.033 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         1.821    41.854    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X34Y12         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    71.017 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    72.817    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.900 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    74.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    74.563 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.475    76.038    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/den_r_reg
    SLICE_X34Y12         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism              0.630    76.668    
                         clock uncertainty           -0.137    76.531    
    SLICE_X34Y12         FDCE (Recov_fdce_C_CLR)     -0.192    76.339    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         76.339    
                         arrival time                         -41.854    
  -------------------------------------------------------------------
                         slack                                 34.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@33.201ns - iclk1 rise@33.201ns)
  Data Path Delay:        0.472ns  (logic 0.173ns (36.663%)  route 0.299ns (63.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 36.295 - 33.201 ) 
    Source Clock Delay      (SCD):    2.557ns = ( 35.758 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    33.561 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    34.560    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.610 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    35.194    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    35.220 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.538    35.758    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/den_r_reg
    SLICE_X48Y69         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.107    35.865 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.191    36.057    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.066    36.123 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__2/O
                         net (fo=2, routed)           0.107    36.230    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X50Y69         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    33.629 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    34.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.878 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    35.529    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    35.559 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.736    36.295    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/den_r_reg
    SLICE_X50Y69         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.525    35.770    
    SLICE_X50Y69         FDCE (Remov_fdce_C_CLR)     -0.050    35.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -35.720    
                         arrival time                          36.230    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk1 fall@51.720ns - iclk1x1 fall@49.074ns)
  Data Path Delay:        0.755ns  (logic 0.272ns (36.018%)  route 0.483ns (63.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 57.638 - 51.720 ) 
    Source Clock Delay      (SCD):    6.574ns = ( 55.648 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   49.074    49.074 f  
    Y16                                               0.000    49.074 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    49.931 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    52.104    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    52.192 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    53.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    53.945 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.703    55.648    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X1Y20          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.272    55.920 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.483    56.403    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X0Y22          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     51.720    51.720 f  
    Y16                                               0.000    51.720 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    52.498 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    54.299    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    54.382 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    55.932    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    56.045 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.593    57.638    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y22          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.451    58.089    
                         clock uncertainty           -0.257    57.831    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.187    57.644    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         57.644    
                         arrival time                         -56.403    
  -------------------------------------------------------------------
                         slack                                  1.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk1 fall@88.757ns - iclk1x1 fall@91.402ns)
  Data Path Delay:        0.307ns  (logic 0.107ns (34.834%)  route 0.200ns (65.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 91.992 - 88.757 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 94.080 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   91.402    91.402 f  
    Y16                                               0.000    91.402 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    91.762 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    92.761    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.811 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    93.395    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    93.421 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.659    94.080    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X1Y20          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.107    94.187 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.200    94.387    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X0Y22          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     88.757    88.757 f  
    Y16                                               0.000    88.757 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    89.185 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    90.381    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    90.434 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    91.085    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    91.115 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.877    91.992    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y22          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    91.727    
                         clock uncertainty            0.257    91.984    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.044    91.940    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -91.940    
                         arrival time                          94.387    
  -------------------------------------------------------------------
                         slack                                  2.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2 fall@51.720ns - iclk1x2 fall@49.074ns)
  Data Path Delay:        0.812ns  (logic 0.272ns (33.488%)  route 0.540ns (66.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 55.544 - 51.720 ) 
    Source Clock Delay      (SCD):    4.246ns = ( 53.320 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   49.074    49.074 f  
    T21                                               0.000    49.074 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    49.954 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    51.039    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.127 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    52.233    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    52.610 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.710    53.320    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.272    53.592 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.540    54.132    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X16Y71         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     51.720    51.720 f  
    T21                                               0.000    51.720 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    52.520 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    53.407    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.490 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    54.506    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    54.876 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.668    55.544    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X16Y71         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    55.821    
                         clock uncertainty           -0.257    55.564    
    SLICE_X16Y71         FDCE (Recov_fdce_C_CLR)     -0.187    55.377    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         55.377    
                         arrival time                         -54.132    
  -------------------------------------------------------------------
                         slack                                  1.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk2 fall@88.757ns - iclk1x2 fall@91.402ns)
  Data Path Delay:        0.305ns  (logic 0.107ns (35.055%)  route 0.198ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 90.770 - 88.757 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 93.142 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   91.402    91.402 f  
    T21                                               0.000    91.402 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    91.784 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    92.271    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.321 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    92.754    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    92.844 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.298    93.142    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X17Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.107    93.249 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.198    93.447    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X16Y71         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     88.757    88.757 f  
    T21                                               0.000    88.757 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    89.207 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    89.800    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    89.853 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    90.343    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    90.436 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.334    90.770    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X16Y71         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    90.595    
                         clock uncertainty            0.257    90.853    
    SLICE_X16Y71         FDCE (Remov_fdce_C_CLR)     -0.044    90.809    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -90.809    
                         arrival time                          93.447    
  -------------------------------------------------------------------
                         slack                                  2.638    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       34.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.519ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@70.238ns - iclk2 rise@33.201ns)
  Data Path Delay:        2.101ns  (logic 0.308ns (14.659%)  route 1.793ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 74.080 - 70.238 ) 
    Source Clock Delay      (SCD):    4.246ns = ( 37.447 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    34.081 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.166    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.254 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.360    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    36.737 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.710    37.447    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X12Y69         FDPE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDPE (Prop_fdpe_C_Q)         0.308    37.755 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         1.793    39.548    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X29Y50         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    71.039 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.025    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    73.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.685    74.080    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/rst_early_master_reg
    SLICE_X29Y50         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.379    74.459    
                         clock uncertainty           -0.137    74.322    
    SLICE_X29Y50         FDCE (Recov_fdce_C_CLR)     -0.255    74.067    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         74.067    
                         arrival time                         -39.548    
  -------------------------------------------------------------------
                         slack                                 34.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@33.201ns - iclk2 rise@33.201ns)
  Data Path Delay:        0.462ns  (logic 0.118ns (25.561%)  route 0.344ns (74.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 35.220 - 33.201 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 34.940 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    33.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.070    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.120 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.553    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    34.643 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.297    34.940    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X12Y69         FDPE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDPE (Prop_fdpe_C_Q)         0.118    35.058 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         0.344    35.401    sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X17Y66         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    33.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.298 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.788    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    34.881 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.339    35.220    sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/rst_early_master_reg
    SLICE_X17Y66         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism             -0.238    34.982    
    SLICE_X17Y66         FDCE (Remov_fdce_C_CLR)     -0.069    34.913    sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -34.913    
                         arrival time                          35.401    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk3 fall@51.720ns - iclk1x3 fall@49.074ns)
  Data Path Delay:        0.552ns  (logic 0.272ns (49.253%)  route 0.280ns (50.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 57.124 - 51.720 ) 
    Source Clock Delay      (SCD):    5.965ns = ( 55.039 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   49.074    49.074 f  
    R16                                               0.000    49.074 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    49.930 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    51.431    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.519 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    53.528    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    53.648 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.391    55.039    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.272    55.311 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.280    55.591    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X38Y65         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     51.720    51.720 f  
    R16                                               0.000    51.720 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    52.496 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    53.738    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.821 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    55.732    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    55.845 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.279    57.124    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X38Y65         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    57.463    
                         clock uncertainty           -0.257    57.205    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.187    57.018    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         57.018    
                         arrival time                         -55.591    
  -------------------------------------------------------------------
                         slack                                  1.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.374ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk3 fall@88.757ns - iclk1x3 fall@91.402ns)
  Data Path Delay:        0.216ns  (logic 0.107ns (49.479%)  route 0.109ns (50.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 91.688 - 88.757 ) 
    Source Clock Delay      (SCD):    2.449ns = ( 93.851 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   91.402    91.402 f  
    R16                                               0.000    91.402 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    91.760 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    92.460    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.510 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    93.281    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    93.307 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.544    93.851    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.107    93.958 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.109    94.068    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X38Y65         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     88.757    88.757 f  
    R16                                               0.000    88.757 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    89.183 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    90.023    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    90.076 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    90.916    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    90.946 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.742    91.688    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X38Y65         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.208    91.480    
                         clock uncertainty            0.257    91.737    
    SLICE_X38Y65         FDCE (Remov_fdce_C_CLR)     -0.044    91.693    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -91.693    
                         arrival time                          94.068    
  -------------------------------------------------------------------
                         slack                                  2.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       34.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.179ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@70.238ns - iclk3 rise@33.201ns)
  Data Path Delay:        2.550ns  (logic 0.269ns (10.548%)  route 2.281ns (89.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 75.833 - 70.238 ) 
    Source Clock Delay      (SCD):    5.969ns = ( 39.170 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    34.057 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    35.558    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.646 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    37.655    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    37.775 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.395    39.170    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X44Y56         FDPE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.269    39.439 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         2.281    41.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X35Y18         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    71.015 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    72.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.339 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    74.250    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    74.363 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.470    75.833    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/den_r_reg
    SLICE_X35Y18         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.459    76.292    
                         clock uncertainty           -0.137    76.155    
    SLICE_X35Y18         FDCE (Recov_fdce_C_CLR)     -0.255    75.900    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         75.900    
                         arrival time                         -41.720    
  -------------------------------------------------------------------
                         slack                                 34.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@33.201ns - iclk3 rise@33.201ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.659%)  route 0.237ns (70.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 36.138 - 33.201 ) 
    Source Clock Delay      (SCD):    2.452ns = ( 35.653 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    33.559 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    34.259    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.309 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    35.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    35.106 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.547    35.653    sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pclk[0]
    SLICE_X43Y56         FDRE                                         r  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.100    35.753 f  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=22, routed)          0.237    35.991    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/rst[0]
    SLICE_X47Y51         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    33.628 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    34.467    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.520 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    35.360    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    35.390 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.748    36.138    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/CLK
    SLICE_X47Y51         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/C
                         clock pessimism             -0.452    35.686    
    SLICE_X47Y51         FDCE (Remov_fdce_C_CLR)     -0.069    35.617    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -35.617    
                         arrival time                          35.990    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        5.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_ts_snap_mclk1/in_reg_reg/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.404ns (11.396%)  route 3.141ns (88.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.634     5.073    timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/CLK
    SLICE_X109Y164       FDRE                                         r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y164       FDRE (Prop_fdre_C_Q)         0.246     5.319 r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/Q
                         net (fo=3, routed)           0.411     5.730    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/sync_zer_reg[1]_0[0]
    SLICE_X104Y160       LUT2 (Prop_lut2_I1_O)        0.158     5.888 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__120/O
                         net (fo=34, routed)          2.730     8.618    timing393_i/camsync393_i/i_ts_snap_mclk1/regs_reg[4]
    SLICE_X91Y123        FDCE                                         f  timing393_i/camsync393_i/i_ts_snap_mclk1/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476    11.476    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.559 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538    13.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    13.210 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.270    14.480    timing393_i/camsync393_i/i_ts_snap_mclk1/CLK
    SLICE_X91Y123        FDCE                                         r  timing393_i/camsync393_i/i_ts_snap_mclk1/in_reg_reg/C
                         clock pessimism              0.239    14.719    
                         clock uncertainty           -0.075    14.644    
    SLICE_X91Y123        FDCE (Recov_fdce_C_CLR)     -0.255    14.389    timing393_i/camsync393_i/i_ts_snap_mclk1/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  5.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.107ns (39.009%)  route 0.167ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.608     1.865    sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X70Y163        FDRE                                         r  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDRE (Prop_fdre_C_Q)         0.107     1.972 f  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=4, routed)           0.167     2.139    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/rst[0]
    SLICE_X69Y163        FDCE                                         f  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.832     2.374    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/CLK
    SLICE_X69Y163        FDCE                                         r  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/C
                         clock pessimism             -0.478     1.896    
    SLICE_X69Y163        FDCE (Remov_fdce_C_CLR)     -0.105     1.791    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.375ns (5.129%)  route 6.937ns (94.871%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 16.348 - 13.333 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y50         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.918     1.918    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.038 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.593     3.631    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X64Y48         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.269     3.900 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.470     4.370    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X64Y48         LUT3 (Prop_lut3_I2_O)        0.053     4.423 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         5.859    10.282    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/sata_reset_done_r_reg[0]
    SLICE_X44Y133        LUT2 (Prop_lut2_I1_O)        0.053    10.335 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.607    10.943    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/abort_busy_mclk_reg
    SLICE_X42Y136        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X59Y50         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.634    14.967    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.080 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.268    16.348    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/usrclk2_r_reg
    SLICE_X42Y136        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/C
                         clock pessimism              0.291    16.639    
                         clock uncertainty           -0.035    16.604    
    SLICE_X42Y136        FDCE (Recov_fdce_C_CLR)     -0.192    16.412    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  5.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
                            (removal check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.157ns (18.375%)  route 0.697ns (81.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y50         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.872     0.872    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.898 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.530     1.428    sata_top/ahci_top_i/ahci_dma_i/usrclk2_r_reg
    SLICE_X41Y137        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.091     1.519 f  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/Q
                         net (fo=18, routed)          0.441     1.960    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/abort_busy_mclk_reg
    SLICE_X44Y133        LUT2 (Prop_lut2_I0_O)        0.066     2.026 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.256     2.282    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/abort_busy_mclk_reg
    SLICE_X42Y136        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y50         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.025     1.025    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.055 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.734     1.789    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/usrclk2_r_reg
    SLICE_X42Y136        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/C
                         clock pessimism             -0.349     1.440    
    SLICE_X42Y136        FDCE (Remov_fdce_C_CLR)     -0.050     1.390    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.892    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/eof_written_mclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.246ns (7.921%)  route 2.860ns (92.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 8.705 - 4.167 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.389     4.828    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X61Y63         FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.246     5.074 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         2.860     7.934    compressor393_i/cmprs_channel_block[2].jp_channel_i/eof_written_mclk_i/Q[0]
    SLICE_X96Y116        FDCE                                         f  compressor393_i/cmprs_channel_block[2].jp_channel_i/eof_written_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.328     8.705    compressor393_i/cmprs_channel_block[2].jp_channel_i/eof_written_mclk_i/xclk
    SLICE_X96Y116        FDCE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/eof_written_mclk_i/in_reg_reg/C
                         clock pessimism              0.229     8.934    
                         clock uncertainty           -0.067     8.866    
    SLICE_X96Y116        FDCE (Recov_fdce_C_CLR)     -0.292     8.574    compressor393_i/cmprs_channel_block[2].jp_channel_i/eof_written_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  0.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg/CLR
                            (removal check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.091ns (35.240%)  route 0.167ns (64.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.538     1.795    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X61Y63         FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.091     1.886 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         0.167     2.053    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/Q[0]
    SLICE_X61Y62         FDCE                                         f  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.738     2.280    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/xclk
    SLICE_X61Y62         FDCE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg/C
                         clock pessimism             -0.471     1.809    
    SLICE_X61Y62         FDCE (Remov_fdce_C_CLR)     -0.105     1.704    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.349    





