  {"inst": [],
   "name": "arithm_op_port",
   "param": [{"decl": "", "name": "pq_symbols", "position": 0, "value": "4"}],
   "port": [{"array": "",
           "bw": "[(pq_symbols<<1)-1:0]",
           "decl": "output logic [(pq_symbols<<1)-1:0] name3",
           "name": "name3",
           "tag": "decl",
           "type": "logic",
           "value": ""},
          {"array": "",
           "bw": "[(pq_symbols>>1)-1:0]",
           "decl": "output logic [(pq_symbols>>1)-1:0] name2",
           "name": "name2",
           "tag": "decl",
           "type": "logic",
           "value": ""},
          {"array": "",
           "bw": "[(pq_symbols*4/2)-1:0]",
           "decl": "output logic [(pq_symbols*4/2)-1:0] name1",
           "name": "name1",
           "tag": "decl",
           "type": "logic",
           "value": ""},
          {"array": "",
             "bw": "[pq_symbols*4-1:0]",
             "decl": "output logic [pq_symbols*4-1:0] name",
             "name": "name",
             "tag": "decl",
             "type": "logic",
             "value": ""}],
   "signal": [],
   "type": "module"}