Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 15:25:16 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.843      -12.422                     33                 9930       -0.056       -0.182                     11                 9930        1.646        0.000                       0                  9295  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.843      -12.422                     33                 9930       -0.056       -0.182                     11                 9930        1.646        0.000                       0                  9295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           33  Failing Endpoints,  Worst Slack       -0.843ns,  Total Violation      -12.422ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.056ns,  Total Violation       -0.182ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.484ns (8.170%)  route 5.440ns (91.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.440    10.142    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.105    10.247 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__4/O
                         net (fo=1, routed)           0.000    10.247    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__4_n_0
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[11]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.032     9.404    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[11]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 0.494ns (8.324%)  route 5.440ns (91.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.440    10.142    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.115    10.257 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__3/O
                         net (fo=1, routed)           0.000    10.257    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__3_n_0
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[12]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.069     9.441    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[12]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.484ns (8.385%)  route 5.288ns (91.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 8.935 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.288     9.990    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]_0
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.105    10.095 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate/O
                         net (fo=1, routed)           0.000    10.095    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate_n_0
    SLICE_X9Y0           FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.326     8.935    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]/C
                         clock pessimism              0.406     9.340    
                         clock uncertainty           -0.035     9.305    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.030     9.335    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.484ns (8.299%)  route 5.348ns (91.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.348    10.049    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.105    10.154 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__0/O
                         net (fo=1, routed)           0.000    10.154    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__0_n_0
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[15]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.030     9.402    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[15]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.749ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.304%)  route 5.344ns (91.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.344    10.046    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.105    10.151 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__2/O
                         net (fo=1, routed)           0.000    10.151    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__2_n_0
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[13]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.030     9.402    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[13]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.304%)  route 5.344ns (91.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.344    10.046    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.105    10.151 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__5/O
                         net (fo=1, routed)           0.000    10.151    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__5_n_0
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[10]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.032     9.404    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[10]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.498ns (8.519%)  route 5.348ns (91.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.348    10.049    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.119    10.168 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate/O
                         net (fo=1, routed)           0.000    10.168    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate_n_0
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.069     9.441    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[16]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.498ns (8.524%)  route 5.344ns (91.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.344    10.046    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.119    10.165 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__1/O
                         net (fo=1, routed)           0.000    10.165    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__1_n_0
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[14]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.069     9.441    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[14]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.498ns (8.524%)  route 5.344ns (91.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.344    10.046    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.119    10.165 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__6/O
                         net (fo=1, routed)           0.000    10.165    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__6_n_0
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[9]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.069     9.441    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[9]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 0.484ns (8.493%)  route 5.215ns (91.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.404     4.322    clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.379     4.701 r  mult_cl_out_3r_reg_r/Q
                         net (fo=142, routed)         5.215     9.916    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_4r_reg[17]_0
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.105    10.021 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__10/O
                         net (fo=1, routed)           0.000    10.021    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_reg_gate__10_n_0
    SLICE_X6Y0           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.393     9.002    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[5]/C
                         clock pessimism              0.406     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)        0.072     9.444    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/sum_0_tmp_1r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 -0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_cl_out_1r_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_cl_out_2r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.530%)  route 0.127ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.555     1.530    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y13         FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[46]/Q
                         net (fo=2, routed)           0.127     1.799    u_kara_mult_66bit_ch/mult_cl_out_1r_reg_n_0_[46]
    SLICE_X51Y13         FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_2r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.818     2.042    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_2r_reg[46]/C
                         clock pessimism             -0.254     1.788    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.066     1.854    u_kara_mult_66bit_ch/mult_cl_out_2r_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.977%)  route 0.152ns (48.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[18]/Q
                         net (fo=1, routed)           0.152     1.843    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[18]
    SLICE_X49Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.822     2.046    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[18]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.075     1.867    u_kara_mult_66bit_ch/sum_1_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.011%)  route 0.151ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[17]/Q
                         net (fo=1, routed)           0.151     1.842    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[17]
    SLICE_X49Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.822     2.046    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[17]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.072     1.864    u_kara_mult_66bit_ch/sum_1_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_cl_out_1r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_cl_out_2r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.530%)  route 0.169ns (54.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.555     1.530    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[48]/Q
                         net (fo=2, routed)           0.169     1.840    u_kara_mult_66bit_ch/mult_cl_out_1r_reg_n_0_[48]
    SLICE_X51Y13         FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_2r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.818     2.042    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_2r_reg[48]/C
                         clock pessimism             -0.254     1.788    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.072     1.860    u_kara_mult_66bit_ch/mult_cl_out_2r_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_2r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_3r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.011%)  route 0.151ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.543     1.518    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[21]/Q
                         net (fo=1, routed)           0.151     1.833    u_kara_mult_66bit_ch/mult_ch_out_2r_reg_n_0_[21]
    SLICE_X49Y25         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_3r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.811     2.035    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_3r_reg[21]/C
                         clock pessimism             -0.254     1.781    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.072     1.853    u_kara_mult_66bit_ch/mult_ch_out_3r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.626%)  route 0.154ns (48.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[16]/Q
                         net (fo=1, routed)           0.154     1.845    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[16]
    SLICE_X49Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.822     2.046    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[16]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.070     1.862    u_kara_mult_66bit_ch/sum_1_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.883%)  route 0.171ns (51.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.554     1.529    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[5]/Q
                         net (fo=1, routed)           0.171     1.865    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[5]
    SLICE_X47Y10         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.825     2.049    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X47Y10         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[5]/C
                         clock pessimism             -0.254     1.795    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.076     1.871    u_kara_mult_66bit_ch/sum_1_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.696%)  route 0.173ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.551     1.526    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[27]/Q
                         net (fo=1, routed)           0.173     1.863    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[27]
    SLICE_X47Y16         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.820     2.044    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[27]/C
                         clock pessimism             -0.254     1.790    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.078     1.868    u_kara_mult_66bit_ch/sum_1_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.862%)  route 0.172ns (51.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.551     1.526    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[26]/Q
                         net (fo=1, routed)           0.172     1.862    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[26]
    SLICE_X47Y16         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.820     2.044    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[26]/C
                         clock pessimism             -0.254     1.790    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.076     1.866    u_kara_mult_66bit_ch/sum_1_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_clh_cml_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_1_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.883%)  route 0.171ns (51.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  u_kara_mult_66bit_ch/sum_clh_cml_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  u_kara_mult_66bit_ch/sum_clh_cml_reg[13]/Q
                         net (fo=1, routed)           0.171     1.863    u_kara_mult_66bit_ch/sum_clh_cml_reg_n_0_[13]
    SLICE_X47Y12         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.823     2.047    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  u_kara_mult_66bit_ch/sum_1_tmp_reg[13]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.071     1.864    u_kara_mult_66bit_ch/sum_1_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                 -0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y10   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y2    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y6    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y5    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y8    u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y1    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y13   u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y0    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cm/mult_cl_out_3r_reg[32]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[24]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[25]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[26]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[27]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[28]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[29]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[30]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y5   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[31]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y4   u_kara_mult_66bit_cl/mult_cl_out_3r_reg[32]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y17  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[16]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y0   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[0]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[10]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[11]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[12]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[13]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[14]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[15]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y0   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[1]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y0   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[2]_srl2___mult_cl_out_2r_reg_r/CLK



