{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724775951495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724775951496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:25:51 2024 " "Processing started: Tue Aug 27 18:25:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724775951496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775951496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hash_light_top -c Hash_light_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hash_light_top -c Hash_light_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775951496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724775952788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724775952788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/tb/hash_light_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/tb/hash_light_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_function_tb " "Found entity 1: hash_function_tb" {  } { { "../tb/Hash_light_tb.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/tb/Hash_light_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/xor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_Module " "Found entity 1: XOR_Module" {  } { { "../db/Xor_module.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/theta.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/theta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Theta " "Found entity 1: Theta" {  } { { "../db/Theta.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Theta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/sa.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/sa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SA " "Found entity 1: SA" {  } { { "../db/SA.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/SA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/rho.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/rho.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rho " "Found entity 1: rho" {  } { { "../db/Rho.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/hash_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/hash_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "../db/Hash_round.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Hash_light_top.sv(9) " "Verilog HDL Declaration information at Hash_light_top.sv(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724775968503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/hash_light_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/hash_light_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hash_light_top " "Found entity 1: Hash_light_top" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fabbr/desktop/hes-project/db/fpx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/fabbr/desktop/hes-project/db/fpx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPX " "Found entity 1: FPX" {  } { { "../db/FPX.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/FPX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775968520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775968520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hash_light_top " "Elaborating entity \"Hash_light_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724775968837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Hash_light_top.sv(54) " "Verilog HDL assignment warning at Hash_light_top.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724775968850 "|Hash_light_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Hash_light_top.sv(58) " "Verilog HDL assignment warning at Hash_light_top.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724775968850 "|Hash_light_top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Hash_light_top.sv(72) " "Verilog HDL Case Statement warning at Hash_light_top.sv(72): incomplete case statement has no default case item" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1724775968854 "|Hash_light_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round round:round_inst " "Elaborating entity \"round\" for hierarchy \"round:round_inst\"" {  } { { "../db/Hash_light_top.sv" "round_inst" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775968933 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Hash_round.sv(25) " "Verilog HDL Case Statement information at Hash_round.sv(25): all case item expressions in this case statement are onehot" {  } { { "../db/Hash_round.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_round.sv" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1724775968980 "|Hash_light_top|round:round_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SA round:round_inst\|SA:sa_inst " "Elaborating entity \"SA\" for hierarchy \"round:round_inst\|SA:sa_inst\"" {  } { { "../db/Hash_round.sv" "sa_inst" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_round.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775968986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Module round:round_inst\|XOR_Module:xor_inst " "Elaborating entity \"XOR_Module\" for hierarchy \"round:round_inst\|XOR_Module:xor_inst\"" {  } { { "../db/Hash_round.sv" "xor_inst" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_round.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775969026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Theta round:round_inst\|Theta:theta_inst " "Elaborating entity \"Theta\" for hierarchy \"round:round_inst\|Theta:theta_inst\"" {  } { { "../db/Hash_round.sv" "theta_inst" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_round.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775969068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rho round:round_inst\|rho:rho_inst " "Elaborating entity \"rho\" for hierarchy \"round:round_inst\|rho:rho_inst\"" {  } { { "../db/Hash_round.sv" "rho_inst" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_round.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775969111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPX FPX:fpx_inst " "Elaborating entity \"FPX\" for hierarchy \"FPX:fpx_inst\"" {  } { { "../db/Hash_light_top.sv" "fpx_inst" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775969204 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "round:round_inst\|rho:rho_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"round:round_inst\|rho:rho_inst\|Mod0\"" {  } { { "../db/Rho.sv" "Mod0" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775970374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "round:round_inst\|rho:rho_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"round:round_inst\|rho:rho_inst\|Mod1\"" {  } { { "../db/Rho.sv" "Mod1" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775970374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "round:round_inst\|rho:rho_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"round:round_inst\|rho:rho_inst\|Mod2\"" {  } { { "../db/Rho.sv" "Mod2" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775970374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "round:round_inst\|rho:rho_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"round:round_inst\|rho:rho_inst\|Mod3\"" {  } { { "../db/Rho.sv" "Mod3" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775970374 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724775970374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "round:round_inst\|rho:rho_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"round:round_inst\|rho:rho_inst\|lpm_divide:Mod0\"" {  } { { "../db/Rho.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775970552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "round:round_inst\|rho:rho_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"round:round_inst\|rho:rho_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724775970552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724775970552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724775970552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724775970552 ""}  } { { "../db/Rho.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Rho.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724775970552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/fabbr/Desktop/HES-project/quartus/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775970715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775970715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/fabbr/Desktop/HES-project/quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775970775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775970775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/fabbr/Desktop/HES-project/quartus/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724775970840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775970840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724775971521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fabbr/Desktop/HES-project/quartus/output_files/Hash_light_top.map.smsg " "Generated suppressed messages file C:/Users/fabbr/Desktop/HES-project/quartus/output_files/Hash_light_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775972083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724775972385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724775972385 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "99 " "Design contains 99 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[0\] " "Pin \"d\[3\]\[0\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[1\] " "Pin \"d\[3\]\[1\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[2\] " "Pin \"d\[3\]\[2\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[3\] " "Pin \"d\[3\]\[3\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[4\] " "Pin \"d\[3\]\[4\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[5\] " "Pin \"d\[3\]\[5\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[6\] " "Pin \"d\[3\]\[6\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[3\]\[7\] " "Pin \"d\[3\]\[7\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[0\] " "Pin \"d\[2\]\[0\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[1\] " "Pin \"d\[2\]\[1\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[2\] " "Pin \"d\[2\]\[2\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[3\] " "Pin \"d\[2\]\[3\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[4\] " "Pin \"d\[2\]\[4\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[5\] " "Pin \"d\[2\]\[5\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[6\] " "Pin \"d\[2\]\[6\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[2\]\[7\] " "Pin \"d\[2\]\[7\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[0\] " "Pin \"d\[1\]\[0\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[1\] " "Pin \"d\[1\]\[1\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[2\] " "Pin \"d\[1\]\[2\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[3\] " "Pin \"d\[1\]\[3\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[4\] " "Pin \"d\[1\]\[4\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[5\] " "Pin \"d\[1\]\[5\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[6\] " "Pin \"d\[1\]\[6\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[1\]\[7\] " "Pin \"d\[1\]\[7\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[0\] " "Pin \"d\[0\]\[0\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[1\] " "Pin \"d\[0\]\[1\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[2\] " "Pin \"d\[0\]\[2\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[3\] " "Pin \"d\[0\]\[3\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[4\] " "Pin \"d\[0\]\[4\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[5\] " "Pin \"d\[0\]\[5\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[6\] " "Pin \"d\[0\]\[6\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "d\[0\]\[7\] " "Pin \"d\[0\]\[7\]\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "done " "Pin \"done\" is virtual output pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 9 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[0\] " "Pin \"IV\[3\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[1\] " "Pin \"IV\[3\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[2\] " "Pin \"IV\[3\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[3\] " "Pin \"IV\[3\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[4\] " "Pin \"IV\[3\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[5\] " "Pin \"IV\[3\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[6\] " "Pin \"IV\[3\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[3\]\[7\] " "Pin \"IV\[3\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[0\] " "Pin \"IV\[2\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[1\] " "Pin \"IV\[2\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[2\] " "Pin \"IV\[2\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[3\] " "Pin \"IV\[2\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[4\] " "Pin \"IV\[2\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[5\] " "Pin \"IV\[2\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[6\] " "Pin \"IV\[2\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[2\]\[7\] " "Pin \"IV\[2\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[0\] " "Pin \"IV\[1\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[1\] " "Pin \"IV\[1\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[2\] " "Pin \"IV\[1\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[3\] " "Pin \"IV\[1\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[4\] " "Pin \"IV\[1\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[5\] " "Pin \"IV\[1\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[6\] " "Pin \"IV\[1\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[1\]\[7\] " "Pin \"IV\[1\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[0\] " "Pin \"IV\[0\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[1\] " "Pin \"IV\[0\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[2\] " "Pin \"IV\[0\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[3\] " "Pin \"IV\[0\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[4\] " "Pin \"IV\[0\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[5\] " "Pin \"IV\[0\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[6\] " "Pin \"IV\[0\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IV\[0\]\[7\] " "Pin \"IV\[0\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "rst_n " "Pin \"rst_n\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 3 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "start " "Pin \"start\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[0\] " "Pin \"m\[3\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[0\] " "Pin \"m\[2\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[0\] " "Pin \"m\[1\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[0\] " "Pin \"m\[0\]\[0\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[1\] " "Pin \"m\[3\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[2\] " "Pin \"m\[3\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[3\] " "Pin \"m\[3\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[4\] " "Pin \"m\[3\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[5\] " "Pin \"m\[3\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[6\] " "Pin \"m\[3\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[3\]\[7\] " "Pin \"m\[3\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[1\] " "Pin \"m\[2\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[2\] " "Pin \"m\[2\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[3\] " "Pin \"m\[2\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[4\] " "Pin \"m\[2\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[5\] " "Pin \"m\[2\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[6\] " "Pin \"m\[2\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[2\]\[7\] " "Pin \"m\[2\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[1\] " "Pin \"m\[1\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[2\] " "Pin \"m\[1\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[3\] " "Pin \"m\[1\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[4\] " "Pin \"m\[1\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[5\] " "Pin \"m\[1\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[6\] " "Pin \"m\[1\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[1\]\[7\] " "Pin \"m\[1\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[1\] " "Pin \"m\[0\]\[1\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[2\] " "Pin \"m\[0\]\[2\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[3\] " "Pin \"m\[0\]\[3\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[4\] " "Pin \"m\[0\]\[4\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[5\] " "Pin \"m\[0\]\[5\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[6\] " "Pin \"m\[0\]\[6\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "m\[0\]\[7\] " "Pin \"m\[0\]\[7\]\" is virtual input pin" {  } { { "../db/Hash_light_top.sv" "" { Text "C:/Users/fabbr/Desktop/HES-project/db/Hash_light_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1724775972514 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1724775972514 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "90 " "Ignored 90 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[0\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[1\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[2\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[3\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[4\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[5\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[6\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[0\]\[7\] " "Ignored Virtual Pin assignment to node \"H_fpx\[0\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[0\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[1\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[2\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[3\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[4\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[5\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[6\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[1\]\[7\] " "Ignored Virtual Pin assignment to node \"H_fpx\[1\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[0\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[1\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[2\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[3\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[4\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[5\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[6\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[2\]\[7\] " "Ignored Virtual Pin assignment to node \"H_fpx\[2\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[0\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[1\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[2\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[3\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[4\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[5\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[6\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_fpx\[3\]\[7\] " "Ignored Virtual Pin assignment to node \"H_fpx\[3\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[0\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[0\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[0\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[0\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[1\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[2\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[3\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[4\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[5\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[6\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[3\]\[7\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[3\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[1\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[2\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[3\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[4\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[5\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[6\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[2\]\[7\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[2\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[1\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[2\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[3\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[4\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[5\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[6\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[1\]\[7\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[1\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[1\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[2\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[3\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[4\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[5\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[6\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "H_intermediate\[0\]\[7\] " "Ignored Virtual Pin assignment to node \"H_intermediate\[0\]\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "state\[2\] " "Ignored Virtual Pin assignment to node \"state\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "state\[1\] " "Ignored Virtual Pin assignment to node \"state\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "state\[0\] " "Ignored Virtual Pin assignment to node \"state\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "round\[4\] " "Ignored Virtual Pin assignment to node \"round\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "round\[3\] " "Ignored Virtual Pin assignment to node \"round\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "round\[2\] " "Ignored Virtual Pin assignment to node \"round\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "round\[1\] " "Ignored Virtual Pin assignment to node \"round\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "round\[0\] " "Ignored Virtual Pin assignment to node \"round\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LessThan1 " "Ignored Virtual Pin assignment to \"LessThan1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Mux0 " "Ignored Virtual Pin assignment to \"Mux0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "always1 " "Ignored Virtual Pin assignment to \"always1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Mux2 " "Ignored Virtual Pin assignment to \"Mux2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "H_out " "Ignored Virtual Pin assignment to \"H_out\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Decoder0 " "Ignored Virtual Pin assignment to \"Decoder0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "round:round_inst " "Ignored Virtual Pin assignment to \"round:round_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "always0 " "Ignored Virtual Pin assignment to \"always0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal0 " "Ignored Virtual Pin assignment to \"Equal0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Mux1 " "Ignored Virtual Pin assignment to \"Mux1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "next_state " "Ignored Virtual Pin assignment to \"next_state\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "H " "Ignored Virtual Pin assignment to \"H\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FPX:fpx_inst " "Ignored Virtual Pin assignment to \"FPX:fpx_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Add0 " "Ignored Virtual Pin assignment to \"Add0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal1 " "Ignored Virtual Pin assignment to \"Equal1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LessThan0 " "Ignored Virtual Pin assignment to \"LessThan0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal2 " "Ignored Virtual Pin assignment to \"Equal2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal3 " "Ignored Virtual Pin assignment to \"Equal3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1724775972523 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1724775972523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724775972582 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724775972582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724775972582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724775972582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724775972639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:26:12 2024 " "Processing ended: Tue Aug 27 18:26:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724775972639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724775972639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724775972639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775972639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 95 s " "Quartus Prime Flow was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724775973649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724775975236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724775975237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:26:14 2024 " "Processing started: Tue Aug 27 18:26:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724775975237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724775975237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Hash_light_top -c Hash_light_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Hash_light_top -c Hash_light_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724775975237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724775978168 ""}
{ "Info" "0" "" "Project  = Hash_light_top" {  } {  } 0 0 "Project  = Hash_light_top" 0 0 "Fitter" 0 0 1724775978168 ""}
{ "Info" "0" "" "Revision = Hash_light_top" {  } {  } 0 0 "Revision = Hash_light_top" 0 0 "Fitter" 0 0 1724775978168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724775978512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724775978512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Hash_light_top 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"Hash_light_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724775978521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724775978586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724775978586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724775980462 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724775980885 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724775981149 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1724775981556 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1724776004115 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 72 global CLKCTRL_G14 " "clk~inputCLKENA0 with 72 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1724776004428 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1724776004428 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1724776004428 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_R20 " "Refclk input I/O pad clk is placed onto PIN_R20" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1724776004429 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1724776004429 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1724776004429 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724776004430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724776004451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724776004453 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724776004455 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724776004456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724776004457 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724776004458 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724776004460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724776004461 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724776004461 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724776004560 ""}
{ "Info" "ISTA_SDC_FOUND" "constr/time_constr_template.sdc " "Reading SDC File: 'constr/time_constr_template.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724776028563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724776028578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724776028579 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1724776028580 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724776028581 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724776028581 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.420          clk " "  19.420          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724776028581 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1724776028581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724776028608 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1724776028987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724776034709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724776040189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724776043013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724776043013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724776048433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y46 X60_Y57 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y46 to location X60_Y57" {  } { { "loc" "" { Generic "C:/Users/fabbr/Desktop/HES-project/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y46 to location X60_Y57"} { { 12 { 0 ""} 48 46 13 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724776070426 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724776070426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724776071676 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724776071676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724776071676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724776071684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724776079125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724776079211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724776080230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724776080231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724776081180 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724776084225 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1724776084765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fabbr/Desktop/HES-project/quartus/output_files/Hash_light_top.fit.smsg " "Generated suppressed messages file C:/Users/fabbr/Desktop/HES-project/quartus/output_files/Hash_light_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724776085024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6945 " "Peak virtual memory: 6945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724776086314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:28:06 2024 " "Processing ended: Tue Aug 27 18:28:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724776086314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724776086314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724776086314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724776086314 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 102 s " "Quartus Prime Flow was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724776087291 ""}
