

================================================================
== Vivado HLS Report for 'rsaModExp_interleaveModMult'
================================================================
* Date:           Sun Jan 15 23:34:25 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     21.97|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24590|  24590|  24590|  24590|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  24588|  24588|        12|          -|          -|  2049|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   7517|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|   36936|   6156|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   4119|
|Register         |        -|      -|   16441|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   53377|  17792|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      50|     33|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-------+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|   FF  |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+-------+------+
    |rsaModExp_add_2052ns_2052ns_2052_4_U1  |rsaModExp_add_2052ns_2052ns_2052_4  |        0|      0|  12312|  2052|
    |rsaModExp_sub_2052ns_2052ns_2052_4_U2  |rsaModExp_sub_2052ns_2052ns_2052_4  |        0|      0|  12312|  2052|
    |rsaModExp_sub_2052ns_2052ns_2052_4_U3  |rsaModExp_sub_2052ns_2052ns_2052_4  |        0|      0|  12312|  2052|
    +---------------------------------------+------------------------------------+---------+-------+-------+------+
    |Total                                  |                                    |        0|      0|  36936|  6156|
    +---------------------------------------+------------------------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+------+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+------+------------+------------+
    |i_fu_99_p2               |     +    |      0|  0|    13|           2|          13|
    |tmp_4_fu_119_p2          |   icmp   |      0|  0|   674|        2052|        2052|
    |tmp_5_fu_129_p2          |   icmp   |      0|  0|   674|        2052|        2052|
    |P_V_4_fu_109_p3          |  select  |      0|  0|  2052|           1|        2052|
    |P_V_5_fu_137_p3          |  select  |      0|  0|  2052|           1|        2052|
    |p_036_1_P_V_2_fu_123_p3  |  select  |      0|  0|  2052|           1|        2052|
    +-------------------------+----------+-------+---+------+------------+------------+
    |Total                    |          |      0|  0|  7517|        4109|       10273|
    +-------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------+------+-----------+------+-----------+
    |       Name      |  LUT | Input Size| Bits | Total Bits|
    +-----------------+------+-----------+------+-----------+
    |ap_NS_fsm        |     6|         14|     1|         14|
    |ap_return        |  2048|          2|  2048|       4096|
    |i_assign_reg_49  |    13|          2|    13|         26|
    |p_Val2_s_reg_38  |  2052|          2|  2052|       4104|
    +-----------------+------+-----------+------+-----------+
    |Total            |  4119|         20|  4114|       8240|
    +-----------------+------+-----------+------+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |P_V_4_reg_175          |  2052|   0|  2052|          0|
    |ap_CS_fsm              |    13|   0|    13|          0|
    |ap_return              |  2048|   0|  2048|          0|
    |ap_return_preg         |  2048|   0|  2048|          0|
    |i_assign_reg_49        |    13|   0|    13|          0|
    |i_reg_170              |    13|   0|    13|          0|
    |p_036_1_P_V_2_reg_187  |  2052|   0|  2052|          0|
    |p_Val2_s_reg_38        |  2052|   0|  2052|          0|
    |r_V_reg_159            |  2051|   0|  2052|          1|
    |tmp_13_reg_165         |     1|   0|     1|          0|
    |tmp_4_reg_182          |     1|   0|     1|          0|
    |tmp_5_reg_194          |     1|   0|     1|          0|
    |tmp_reg_143            |  2048|   0|  2052|          4|
    |tmp_s_reg_151          |  2048|   0|  2052|          4|
    +-----------------------+------+----+------+-----------+
    |Total                  | 16441|   0| 16450|          9|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+------+------------+-----------------------------+--------------+
| RTL Ports | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+-----------+-----+------+------------+-----------------------------+--------------+
|ap_clk     |  in |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_rst     |  in |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_start   |  in |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_done    | out |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_idle    | out |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_ready   | out |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_return  | out |  2048| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|Y_V        |  in |  2048|   ap_none  |             Y_V             |    scalar    |
|M_V        |  in |  2048|   ap_none  |             M_V             |    scalar    |
+-----------+-----+------+------------+-----------------------------+--------------+

