// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_axpy_2fused (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dualInfeasConstr_SVfifo_i_dout,
        dualInfeasConstr_SVfifo_i_num_data_valid,
        dualInfeasConstr_SVfifo_i_fifo_cap,
        dualInfeasConstr_SVfifo_i_empty_n,
        dualInfeasConstr_SVfifo_i_read,
        dualInfeasLbRay_SVfifo_i_dout,
        dualInfeasLbRay_SVfifo_i_num_data_valid,
        dualInfeasLbRay_SVfifo_i_fifo_cap,
        dualInfeasLbRay_SVfifo_i_empty_n,
        dualInfeasLbRay_SVfifo_i_read,
        dualInfeasUbRay_SVfifo_i_dout,
        dualInfeasUbRay_SVfifo_i_num_data_valid,
        dualInfeasUbRay_SVfifo_i_fifo_cap,
        dualInfeasUbRay_SVfifo_i_empty_n,
        dualInfeasUbRay_SVfifo_i_read,
        dualInfeasConstr_axpyfifo_i_din,
        dualInfeasConstr_axpyfifo_i_num_data_valid,
        dualInfeasConstr_axpyfifo_i_fifo_cap,
        dualInfeasConstr_axpyfifo_i_full_n,
        dualInfeasConstr_axpyfifo_i_write,
        nCols_assign_dout,
        nCols_assign_num_data_valid,
        nCols_assign_fifo_cap,
        nCols_assign_empty_n,
        nCols_assign_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] dualInfeasConstr_SVfifo_i_dout;
input  [2:0] dualInfeasConstr_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasConstr_SVfifo_i_fifo_cap;
input   dualInfeasConstr_SVfifo_i_empty_n;
output   dualInfeasConstr_SVfifo_i_read;
input  [511:0] dualInfeasLbRay_SVfifo_i_dout;
input  [2:0] dualInfeasLbRay_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasLbRay_SVfifo_i_fifo_cap;
input   dualInfeasLbRay_SVfifo_i_empty_n;
output   dualInfeasLbRay_SVfifo_i_read;
input  [511:0] dualInfeasUbRay_SVfifo_i_dout;
input  [2:0] dualInfeasUbRay_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasUbRay_SVfifo_i_fifo_cap;
input   dualInfeasUbRay_SVfifo_i_empty_n;
output   dualInfeasUbRay_SVfifo_i_read;
output  [511:0] dualInfeasConstr_axpyfifo_i_din;
input  [2:0] dualInfeasConstr_axpyfifo_i_num_data_valid;
input  [2:0] dualInfeasConstr_axpyfifo_i_fifo_cap;
input   dualInfeasConstr_axpyfifo_i_full_n;
output   dualInfeasConstr_axpyfifo_i_write;
input  [31:0] nCols_assign_dout;
input  [2:0] nCols_assign_num_data_valid;
input  [2:0] nCols_assign_fifo_cap;
input   nCols_assign_empty_n;
output   nCols_assign_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dualInfeasConstr_SVfifo_i_read;
reg dualInfeasLbRay_SVfifo_i_read;
reg dualInfeasUbRay_SVfifo_i_read;
reg dualInfeasConstr_axpyfifo_i_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    nCols_assign_blk_n;
reg   [31:0] nCols_assign_read_reg_57;
reg    ap_block_state1;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_idle;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_ready;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_SVfifo_i_read;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasLbRay_SVfifo_i_read;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasUbRay_SVfifo_i_read;
wire   [511:0] grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_axpyfifo_i_din;
wire    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_axpyfifo_i_write;
reg    grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    nCols_assign_read_local;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start_reg = 1'b0;
end

Infeasi_Res_S2_axpy_2fused_Pipeline_axpy_2fused grp_axpy_2fused_Pipeline_axpy_2fused_fu_42(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start),
    .ap_done(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done),
    .ap_idle(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_idle),
    .ap_ready(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_ready),
    .dualInfeasConstr_SVfifo_i_dout(dualInfeasConstr_SVfifo_i_dout),
    .dualInfeasConstr_SVfifo_i_num_data_valid(dualInfeasConstr_SVfifo_i_num_data_valid),
    .dualInfeasConstr_SVfifo_i_fifo_cap(dualInfeasConstr_SVfifo_i_fifo_cap),
    .dualInfeasConstr_SVfifo_i_empty_n(dualInfeasConstr_SVfifo_i_empty_n),
    .dualInfeasConstr_SVfifo_i_read(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_SVfifo_i_read),
    .dualInfeasLbRay_SVfifo_i_dout(dualInfeasLbRay_SVfifo_i_dout),
    .dualInfeasLbRay_SVfifo_i_num_data_valid(dualInfeasLbRay_SVfifo_i_num_data_valid),
    .dualInfeasLbRay_SVfifo_i_fifo_cap(dualInfeasLbRay_SVfifo_i_fifo_cap),
    .dualInfeasLbRay_SVfifo_i_empty_n(dualInfeasLbRay_SVfifo_i_empty_n),
    .dualInfeasLbRay_SVfifo_i_read(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasLbRay_SVfifo_i_read),
    .dualInfeasUbRay_SVfifo_i_dout(dualInfeasUbRay_SVfifo_i_dout),
    .dualInfeasUbRay_SVfifo_i_num_data_valid(dualInfeasUbRay_SVfifo_i_num_data_valid),
    .dualInfeasUbRay_SVfifo_i_fifo_cap(dualInfeasUbRay_SVfifo_i_fifo_cap),
    .dualInfeasUbRay_SVfifo_i_empty_n(dualInfeasUbRay_SVfifo_i_empty_n),
    .dualInfeasUbRay_SVfifo_i_read(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasUbRay_SVfifo_i_read),
    .dualInfeasConstr_axpyfifo_i_din(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_axpyfifo_i_din),
    .dualInfeasConstr_axpyfifo_i_num_data_valid(3'd0),
    .dualInfeasConstr_axpyfifo_i_fifo_cap(3'd0),
    .dualInfeasConstr_axpyfifo_i_full_n(dualInfeasConstr_axpyfifo_i_full_n),
    .dualInfeasConstr_axpyfifo_i_write(grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_axpyfifo_i_write),
    .nCols_assign_load(nCols_assign_read_reg_57)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start_reg <= 1'b1;
        end else if ((grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_ready == 1'b1)) begin
            grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_assign_read_reg_57 <= nCols_assign_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dualInfeasConstr_SVfifo_i_read = grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_SVfifo_i_read;
    end else begin
        dualInfeasConstr_SVfifo_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dualInfeasConstr_axpyfifo_i_write = grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_axpyfifo_i_write;
    end else begin
        dualInfeasConstr_axpyfifo_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dualInfeasLbRay_SVfifo_i_read = grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasLbRay_SVfifo_i_read;
    end else begin
        dualInfeasLbRay_SVfifo_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dualInfeasUbRay_SVfifo_i_read = grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasUbRay_SVfifo_i_read;
    end else begin
        dualInfeasUbRay_SVfifo_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_assign_blk_n = nCols_assign_empty_n;
    end else begin
        nCols_assign_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        nCols_assign_read_local = 1'b1;
    end else begin
        nCols_assign_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (nCols_assign_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign dualInfeasConstr_axpyfifo_i_din = grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_dualInfeasConstr_axpyfifo_i_din;

assign grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start = grp_axpy_2fused_Pipeline_axpy_2fused_fu_42_ap_start_reg;

assign nCols_assign_read = nCols_assign_read_local;

endmodule //Infeasi_Res_S2_axpy_2fused
