top: pwm

include_all_verilog_files: True

clocks:
  - name: i_wb_clk
    period:  4.696
