\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS MISRA-\/C\+:2004 Compliance Exceptions}{\pageref{group___c_m_s_i_s___m_i_s_r_a___exceptions}}{}
\item \contentsline{section}{CMSIS Core Definitions}{\pageref{group___c_m_s_i_s__core__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Register}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS NVIC}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS SCB}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS System Control and ID Register not in the SCB}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\item \contentsline{section}{CMSIS Sys\+Tick}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{CMSIS ITM}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{CMSIS Core Debug}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{CMSIS Core Function Interface}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{CMSIS Core NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{CMSIS Core Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{CMSIS Core Debug Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS Core NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{CMSIS Core Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{CMSIS Core Debug Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS Core}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS NVIC}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS SCB}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS System Control and ID Register not in the SCB}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Sys\+Tick}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{CMSIS ITM}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{CMSIS Core Debug}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{CMSIS Core Function Interface}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{CMSIS Core NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{CMSIS Core Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{CMSIS Core Debug Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS Core NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{CMSIS Core Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{CMSIS Core Debug Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver}{\pageref{group___s_t_m32_f4xx___std_periph___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MISC}{\pageref{group___m_i_s_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MISC\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___m_i_s_c___private___functions}}{}
\item \contentsline{section}{MISC\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___m_i_s_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MISC\+\_\+\+Vector\+\_\+\+Table\+\_\+\+Base}{\pageref{group___m_i_s_c___vector___table___base}}{}
\item \contentsline{section}{MISC\+\_\+\+System\+\_\+\+Low\+\_\+\+Power}{\pageref{group___m_i_s_c___system___low___power}}{}
\item \contentsline{section}{MISC\+\_\+\+Preemption\+\_\+\+Priority\+\_\+\+Group}{\pageref{group___m_i_s_c___preemption___priority___group}}{}
\item \contentsline{section}{MISC\+\_\+\+Sys\+Tick\+\_\+clock\+\_\+source}{\pageref{group___m_i_s_c___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{DMA}{\pageref{group___d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___d_m_a___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___d_m_a___group1}}{}
\item \contentsline{section}{Data Counter functions}{\pageref{group___d_m_a___group2}}{}
\item \contentsline{section}{Double Buffer mode functions}{\pageref{group___d_m_a___group3}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___d_m_a___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA\+\_\+channel}{\pageref{group___d_m_a__channel}}{}
\item \contentsline{section}{DMA\+\_\+data\+\_\+transfer\+\_\+direction}{\pageref{group___d_m_a__data__transfer__direction}}{}
\item \contentsline{section}{DMA\+\_\+data\+\_\+buffer\+\_\+size}{\pageref{group___d_m_a__data__buffer__size}}{}
\item \contentsline{section}{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode}{\pageref{group___d_m_a__peripheral__incremented__mode}}{}
\item \contentsline{section}{DMA\+\_\+memory\+\_\+incremented\+\_\+mode}{\pageref{group___d_m_a__memory__incremented__mode}}{}
\item \contentsline{section}{DMA\+\_\+peripheral\+\_\+data\+\_\+size}{\pageref{group___d_m_a__peripheral__data__size}}{}
\item \contentsline{section}{DMA\+\_\+memory\+\_\+data\+\_\+size}{\pageref{group___d_m_a__memory__data__size}}{}
\item \contentsline{section}{DMA\+\_\+circular\+\_\+normal\+\_\+mode}{\pageref{group___d_m_a__circular__normal__mode}}{}
\item \contentsline{section}{DMA\+\_\+priority\+\_\+level}{\pageref{group___d_m_a__priority__level}}{}
\item \contentsline{section}{DMA\+\_\+fifo\+\_\+direct\+\_\+mode}{\pageref{group___d_m_a__fifo__direct__mode}}{}
\item \contentsline{section}{DMA\+\_\+fifo\+\_\+threshold\+\_\+level}{\pageref{group___d_m_a__fifo__threshold__level}}{}
\item \contentsline{section}{DMA\+\_\+memory\+\_\+burst}{\pageref{group___d_m_a__memory__burst}}{}
\item \contentsline{section}{DMA\+\_\+peripheral\+\_\+burst}{\pageref{group___d_m_a__peripheral__burst}}{}
\item \contentsline{section}{DMA\+\_\+fifo\+\_\+status\+\_\+level}{\pageref{group___d_m_a__fifo__status__level}}{}
\item \contentsline{section}{DMA\+\_\+flags\+\_\+definition}{\pageref{group___d_m_a__flags__definition}}{}
\item \contentsline{section}{DMA\+\_\+interrupt\+\_\+enable\+\_\+definitions}{\pageref{group___d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{DMA\+\_\+interrupts\+\_\+definitions}{\pageref{group___d_m_a__interrupts__definitions}}{}
\item \contentsline{section}{DMA\+\_\+peripheral\+\_\+increment\+\_\+offset}{\pageref{group___d_m_a__peripheral__increment__offset}}{}
\item \contentsline{section}{DMA\+\_\+flow\+\_\+controller\+\_\+definitions}{\pageref{group___d_m_a__flow__controller__definitions}}{}
\item \contentsline{section}{DMA\+\_\+memory\+\_\+targets\+\_\+definitions}{\pageref{group___d_m_a__memory__targets__definitions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration}{\pageref{group___g_p_i_o___group1}}{}
\item \contentsline{section}{GPIO Read and Write}{\pageref{group___g_p_i_o___group2}}{}
\item \contentsline{section}{GPIO Alternate functions configuration function}{\pageref{group___g_p_i_o___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+pins\+\_\+define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{GPIO\+\_\+\+Pin\+\_\+sources}{\pageref{group___g_p_i_o___pin__sources}}{}
\item \contentsline{section}{GPIO\+\_\+\+Alternat\+\_\+function\+\_\+selection\+\_\+define}{\pageref{group___g_p_i_o___alternat__function__selection__define}}{}
\item \contentsline{section}{GPIO\+\_\+\+Legacy}{\pageref{group___g_p_i_o___legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RCC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___r_c_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Internal and external clocks, PLL, CSS and MCO configuration functions}{\pageref{group___r_c_c___group1}}{}
\item \contentsline{section}{System AHB and APB busses clocks configuration functions}{\pageref{group___r_c_c___group2}}{}
\item \contentsline{section}{Peripheral clocks configuration functions}{\pageref{group___r_c_c___group3}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___r_c_c___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+HSE\+\_\+configuration}{\pageref{group___r_c_c___h_s_e__configuration}}{}
\item \contentsline{section}{RCC\+\_\+\+PLL\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+System\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+\_\+\+APB2\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+Interrupt\+\_\+\+Source}{\pageref{group___r_c_c___interrupt___source}}{}
\item \contentsline{section}{RCC\+\_\+\+LSE\+\_\+\+Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{RCC\+\_\+\+RTC\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+I2\+S\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___i2_s___clock___source}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b1___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b2___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB3\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b3___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b1___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+APB2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b2___peripherals}}{}
\item \contentsline{section}{RCC\+\_\+\+MCO1\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o1___clock___source___prescaler}}{}
\item \contentsline{section}{RCC\+\_\+\+MCO2\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o2___clock___source___prescaler}}{}
\item \contentsline{section}{RCC\+\_\+\+Flag}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{TIM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___t_i_m___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Time\+Base management functions}{\pageref{group___t_i_m___group1}}{}
\item \contentsline{section}{Output Compare management functions}{\pageref{group___t_i_m___group2}}{}
\item \contentsline{section}{Input Capture management functions}{\pageref{group___t_i_m___group3}}{}
\item \contentsline{section}{Advanced-\/control timers (TIM1 and TIM8) specific features}{\pageref{group___t_i_m___group4}}{}
\item \contentsline{section}{Interrupts DMA and flags management functions}{\pageref{group___t_i_m___group5}}{}
\item \contentsline{section}{Clocks management functions}{\pageref{group___t_i_m___group6}}{}
\item \contentsline{section}{Synchronization management functions}{\pageref{group___t_i_m___group7}}{}
\item \contentsline{section}{Specific interface management functions}{\pageref{group___t_i_m___group8}}{}
\item \contentsline{section}{Specific remapping management function}{\pageref{group___t_i_m___group9}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIM\+\_\+\+Exported\+\_\+constants}{\pageref{group___t_i_m___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+PWM\+\_\+modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{TIM\+\_\+\+One\+\_\+\+Pulse\+\_\+\+Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{TIM\+\_\+\+Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{TIM\+\_\+\+Clock\+\_\+\+Division\+\_\+\+CKD}{\pageref{group___t_i_m___clock___division___c_k_d}}{}
\item \contentsline{section}{TIM\+\_\+\+Counter\+\_\+\+Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+State}{\pageref{group___t_i_m___output___compare___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+State}{\pageref{group___t_i_m___output___compare___n___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Capture\+\_\+\+Compare\+\_\+\+State}{\pageref{group___t_i_m___capture___compare___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Capture\+\_\+\+Compare\+\_\+\+N\+\_\+\+State}{\pageref{group___t_i_m___capture___compare___n___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Break\+\_\+\+Input\+\_\+enable\+\_\+disable}{\pageref{group___t_i_m___break___input__enable__disable}}{}
\item \contentsline{section}{TIM\+\_\+\+Break\+\_\+\+Polarity}{\pageref{group___t_i_m___break___polarity}}{}
\item \contentsline{section}{TIM\+\_\+\+AOE\+\_\+\+Bit\+\_\+\+Set\+\_\+\+Reset}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{TIM\+\_\+\+Lock\+\_\+level}{\pageref{group___t_i_m___lock__level}}{}
\item \contentsline{section}{TIM\+\_\+\+OSSI\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Idle\+\_\+mode\+\_\+state}{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{TIM\+\_\+\+OSSR\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Run\+\_\+mode\+\_\+state}{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{TIM\+\_\+interrupt\+\_\+sources}{\pageref{group___t_i_m__interrupt__sources}}{}
\item \contentsline{section}{TIM\+\_\+\+DMA\+\_\+\+Base\+\_\+address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{TIM\+\_\+\+DMA\+\_\+\+Burst\+\_\+\+Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{TIM\+\_\+\+DMA\+\_\+sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{TIM\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Prescaler}{\pageref{group___t_i_m___external___trigger___prescaler}}{}
\item \contentsline{section}{TIM\+\_\+\+Internal\+\_\+\+Trigger\+\_\+\+Selection}{\pageref{group___t_i_m___internal___trigger___selection}}{}
\item \contentsline{section}{TIM\+\_\+\+TIx\+\_\+\+External\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___t_i_m___t_ix___external___clock___source}}{}
\item \contentsline{section}{TIM\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Polarity}{\pageref{group___t_i_m___external___trigger___polarity}}{}
\item \contentsline{section}{TIM\+\_\+\+Prescaler\+\_\+\+Reload\+\_\+\+Mode}{\pageref{group___t_i_m___prescaler___reload___mode}}{}
\item \contentsline{section}{TIM\+\_\+\+Forced\+\_\+\+Action}{\pageref{group___t_i_m___forced___action}}{}
\item \contentsline{section}{TIM\+\_\+\+Encoder\+\_\+\+Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{TIM\+\_\+\+Event\+\_\+\+Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{TIM\+\_\+\+Update\+\_\+\+Source}{\pageref{group___t_i_m___update___source}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}{\pageref{group___t_i_m___output___compare___preload___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Fast\+\_\+\+State}{\pageref{group___t_i_m___output___compare___fast___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Clear\+\_\+\+State}{\pageref{group___t_i_m___output___compare___clear___state}}{}
\item \contentsline{section}{TIM\+\_\+\+Trigger\+\_\+\+Output\+\_\+\+Source}{\pageref{group___t_i_m___trigger___output___source}}{}
\item \contentsline{section}{TIM\+\_\+\+Slave\+\_\+\+Mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{TIM\+\_\+\+Master\+\_\+\+Slave\+\_\+\+Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{TIM\+\_\+\+Remap}{\pageref{group___t_i_m___remap}}{}
\item \contentsline{section}{TIM\+\_\+\+Flags}{\pageref{group___t_i_m___flags}}{}
\item \contentsline{section}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Filer\+\_\+\+Value}{\pageref{group___t_i_m___input___capture___filer___value}}{}
\item \contentsline{section}{TIM\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Filter}{\pageref{group___t_i_m___external___trigger___filter}}{}
\item \contentsline{section}{TIM\+\_\+\+Legacy}{\pageref{group___t_i_m___legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx\+\_\+system}{\pageref{group__stm32f4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___private___includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f4xx___system___private___types_definitions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f4xx___system___private___defines}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___private___macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f4xx___system___private___variables}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f4xx___system___private___function_prototypes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___private___functions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group___s_t_m32_f4xx___system___exported__types}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_f4xx___system___exported___constants}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___exported___macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___exported___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx}{\pageref{group__stm32f4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group___exported__macro}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{driver functions}{\pageref{group___v_g_a}}{}
\end{DoxyCompactList}
