ARM GAS  /tmp/ccI7YcsF.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccI7YcsF.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccI7YcsF.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /tmp/ccI7YcsF.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE63:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_ADC_MspInit:
 105              	.LVL3:
 106              	.LFB64:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 92 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 92 1 is_stmt 0 view .LVU21
 112 0000 00B5     		push	{lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 87B0     		sub	sp, sp, #28
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 93 3 is_stmt 1 view .LVU22
 120              		.loc 1 93 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 126              		.loc 1 94 3 is_stmt 1 view .LVU24
 127              		.loc 1 94 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 94 5 view .LVU26
 130 0010 104B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 02D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccI7YcsF.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 117 1 view .LVU27
 136 0016 07B0     		add	sp, sp, #28
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
 141 0018 5DF804FB 		ldr	pc, [sp], #4
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 100 5 is_stmt 1 view .LVU28
 147              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 100 5 view .LVU30
 150 001c 03F56C43 		add	r3, r3, #60416
 151 0020 9A69     		ldr	r2, [r3, #24]
 152 0022 42F40072 		orr	r2, r2, #512
 153 0026 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 100 5 view .LVU31
 155 0028 9A69     		ldr	r2, [r3, #24]
 156 002a 02F40072 		and	r2, r2, #512
 157 002e 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 100 5 view .LVU32
 159 0030 009A     		ldr	r2, [sp]
 160              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 100 5 view .LVU33
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 102 5 view .LVU34
 163              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccI7YcsF.s 			page 6


 164              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 102 5 view .LVU36
 166 0032 9A69     		ldr	r2, [r3, #24]
 167 0034 42F00402 		orr	r2, r2, #4
 168 0038 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 102 5 view .LVU37
 170 003a 9B69     		ldr	r3, [r3, #24]
 171 003c 03F00403 		and	r3, r3, #4
 172 0040 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 102 5 view .LVU38
 174 0042 019B     		ldr	r3, [sp, #4]
 175              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 102 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 178              		.loc 1 107 25 is_stmt 0 view .LVU41
 179 0044 0323     		movs	r3, #3
 180 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 108 26 is_stmt 0 view .LVU43
 183 0048 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 109 5 is_stmt 1 view .LVU44
 185 004a 02A9     		add	r1, sp, #8
 186 004c 0248     		ldr	r0, .L9+4
 187              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 109 5 is_stmt 0 view .LVU45
 189 004e FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 191              		.loc 1 117 1 view .LVU46
 192 0052 E0E7     		b	.L5
 193              	.L10:
 194              		.align	2
 195              	.L9:
 196 0054 00240140 		.word	1073816576
 197 0058 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE64:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu softvfp
 209              	HAL_ADC_MspDeInit:
 210              	.LVL8:
 211              	.LFB65:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccI7YcsF.s 			page 7


 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c **** */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 212              		.loc 1 126 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		.loc 1 126 1 is_stmt 0 view .LVU48
 217 0000 08B5     		push	{r3, lr}
 218              	.LCFI6:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 3, -8
 221              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 222              		.loc 1 127 3 is_stmt 1 view .LVU49
 223              		.loc 1 127 10 is_stmt 0 view .LVU50
 224 0002 0268     		ldr	r2, [r0]
 225              		.loc 1 127 5 view .LVU51
 226 0004 064B     		ldr	r3, .L15
 227 0006 9A42     		cmp	r2, r3
 228 0008 00D0     		beq	.L14
 229              	.LVL9:
 230              	.L11:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 138:Core/Src/stm32f1xx_hal_msp.c ****     */
 139:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 144:Core/Src/stm32f1xx_hal_msp.c ****   }
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c **** }
 231              		.loc 1 146 1 view .LVU52
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL10:
 234              	.L14:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 235              		.loc 1 133 5 is_stmt 1 view .LVU53
 236 000c 054A     		ldr	r2, .L15+4
 237 000e 9369     		ldr	r3, [r2, #24]
 238 0010 23F40073 		bic	r3, r3, #512
 239 0014 9361     		str	r3, [r2, #24]
ARM GAS  /tmp/ccI7YcsF.s 			page 8


 139:Core/Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 139 5 view .LVU54
 241 0016 0321     		movs	r1, #3
 242 0018 0348     		ldr	r0, .L15+8
 243              	.LVL11:
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 244              		.loc 1 139 5 is_stmt 0 view .LVU55
 245 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL12:
 247              		.loc 1 146 1 view .LVU56
 248 001e F4E7     		b	.L11
 249              	.L16:
 250              		.align	2
 251              	.L15:
 252 0020 00240140 		.word	1073816576
 253 0024 00100240 		.word	1073876992
 254 0028 00080140 		.word	1073809408
 255              		.cfi_endproc
 256              	.LFE65:
 258              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_UART_MspInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu softvfp
 266              	HAL_UART_MspInit:
 267              	.LVL13:
 268              	.LFB66:
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c **** /**
 149:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 150:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 151:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 152:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f1xx_hal_msp.c **** */
 154:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 155:Core/Src/stm32f1xx_hal_msp.c **** {
 269              		.loc 1 155 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 24
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		.loc 1 155 1 is_stmt 0 view .LVU58
 274 0000 10B5     		push	{r4, lr}
 275              	.LCFI7:
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 4, -8
 278              		.cfi_offset 14, -4
 279 0002 86B0     		sub	sp, sp, #24
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 32
 156:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 282              		.loc 1 156 3 is_stmt 1 view .LVU59
 283              		.loc 1 156 20 is_stmt 0 view .LVU60
 284 0004 0023     		movs	r3, #0
 285 0006 0293     		str	r3, [sp, #8]
 286 0008 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccI7YcsF.s 			page 9


 287 000a 0493     		str	r3, [sp, #16]
 288 000c 0593     		str	r3, [sp, #20]
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 289              		.loc 1 157 3 is_stmt 1 view .LVU61
 290              		.loc 1 157 11 is_stmt 0 view .LVU62
 291 000e 0268     		ldr	r2, [r0]
 292              		.loc 1 157 5 view .LVU63
 293 0010 174B     		ldr	r3, .L21
 294 0012 9A42     		cmp	r2, r3
 295 0014 01D0     		beq	.L20
 296              	.LVL14:
 297              	.L17:
 158:Core/Src/stm32f1xx_hal_msp.c ****   {
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 167:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 168:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 169:Core/Src/stm32f1xx_hal_msp.c ****     */
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****   }
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c **** }
 298              		.loc 1 186 1 view .LVU64
 299 0016 06B0     		add	sp, sp, #24
 300              	.LCFI9:
 301              		.cfi_remember_state
 302              		.cfi_def_cfa_offset 8
 303              		@ sp needed
 304 0018 10BD     		pop	{r4, pc}
 305              	.LVL15:
 306              	.L20:
 307              	.LCFI10:
 308              		.cfi_restore_state
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 309              		.loc 1 163 5 is_stmt 1 view .LVU65
 310              	.LBB7:
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 311              		.loc 1 163 5 view .LVU66
ARM GAS  /tmp/ccI7YcsF.s 			page 10


 163:Core/Src/stm32f1xx_hal_msp.c **** 
 312              		.loc 1 163 5 view .LVU67
 313 001a 03F55843 		add	r3, r3, #55296
 314 001e 9A69     		ldr	r2, [r3, #24]
 315 0020 42F48042 		orr	r2, r2, #16384
 316 0024 9A61     		str	r2, [r3, #24]
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 317              		.loc 1 163 5 view .LVU68
 318 0026 9A69     		ldr	r2, [r3, #24]
 319 0028 02F48042 		and	r2, r2, #16384
 320 002c 0092     		str	r2, [sp]
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 321              		.loc 1 163 5 view .LVU69
 322 002e 009A     		ldr	r2, [sp]
 323              	.LBE7:
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 324              		.loc 1 163 5 view .LVU70
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 325              		.loc 1 165 5 view .LVU71
 326              	.LBB8:
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 327              		.loc 1 165 5 view .LVU72
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 328              		.loc 1 165 5 view .LVU73
 329 0030 9A69     		ldr	r2, [r3, #24]
 330 0032 42F00402 		orr	r2, r2, #4
 331 0036 9A61     		str	r2, [r3, #24]
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 332              		.loc 1 165 5 view .LVU74
 333 0038 9B69     		ldr	r3, [r3, #24]
 334 003a 03F00403 		and	r3, r3, #4
 335 003e 0193     		str	r3, [sp, #4]
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 336              		.loc 1 165 5 view .LVU75
 337 0040 019B     		ldr	r3, [sp, #4]
 338              	.LBE8:
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 339              		.loc 1 165 5 view .LVU76
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340              		.loc 1 170 5 view .LVU77
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 341              		.loc 1 170 25 is_stmt 0 view .LVU78
 342 0042 4FF40073 		mov	r3, #512
 343 0046 0293     		str	r3, [sp, #8]
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 344              		.loc 1 171 5 is_stmt 1 view .LVU79
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 345              		.loc 1 171 26 is_stmt 0 view .LVU80
 346 0048 0223     		movs	r3, #2
 347 004a 0393     		str	r3, [sp, #12]
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 172 5 is_stmt 1 view .LVU81
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 349              		.loc 1 172 27 is_stmt 0 view .LVU82
 350 004c 0323     		movs	r3, #3
 351 004e 0593     		str	r3, [sp, #20]
 173:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccI7YcsF.s 			page 11


 352              		.loc 1 173 5 is_stmt 1 view .LVU83
 353 0050 084C     		ldr	r4, .L21+4
 354 0052 02A9     		add	r1, sp, #8
 355 0054 2046     		mov	r0, r4
 356              	.LVL16:
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 357              		.loc 1 173 5 is_stmt 0 view .LVU84
 358 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL17:
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 360              		.loc 1 175 5 is_stmt 1 view .LVU85
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 361              		.loc 1 175 25 is_stmt 0 view .LVU86
 362 005a 4FF48063 		mov	r3, #1024
 363 005e 0293     		str	r3, [sp, #8]
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 176 5 is_stmt 1 view .LVU87
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365              		.loc 1 176 26 is_stmt 0 view .LVU88
 366 0060 0023     		movs	r3, #0
 367 0062 0393     		str	r3, [sp, #12]
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 368              		.loc 1 177 5 is_stmt 1 view .LVU89
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369              		.loc 1 177 26 is_stmt 0 view .LVU90
 370 0064 0493     		str	r3, [sp, #16]
 178:Core/Src/stm32f1xx_hal_msp.c **** 
 371              		.loc 1 178 5 is_stmt 1 view .LVU91
 372 0066 02A9     		add	r1, sp, #8
 373 0068 2046     		mov	r0, r4
 374 006a FFF7FEFF 		bl	HAL_GPIO_Init
 375              	.LVL18:
 376              		.loc 1 186 1 is_stmt 0 view .LVU92
 377 006e D2E7     		b	.L17
 378              	.L22:
 379              		.align	2
 380              	.L21:
 381 0070 00380140 		.word	1073821696
 382 0074 00080140 		.word	1073809408
 383              		.cfi_endproc
 384              	.LFE66:
 386              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 387              		.align	1
 388              		.global	HAL_UART_MspDeInit
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 392              		.fpu softvfp
 394              	HAL_UART_MspDeInit:
 395              	.LVL19:
 396              	.LFB67:
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c **** /**
 189:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 190:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 191:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 192:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccI7YcsF.s 			page 12


 193:Core/Src/stm32f1xx_hal_msp.c **** */
 194:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 195:Core/Src/stm32f1xx_hal_msp.c **** {
 397              		.loc 1 195 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		.loc 1 195 1 is_stmt 0 view .LVU94
 402 0000 08B5     		push	{r3, lr}
 403              	.LCFI11:
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 3, -8
 406              		.cfi_offset 14, -4
 196:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 407              		.loc 1 196 3 is_stmt 1 view .LVU95
 408              		.loc 1 196 11 is_stmt 0 view .LVU96
 409 0002 0268     		ldr	r2, [r0]
 410              		.loc 1 196 5 view .LVU97
 411 0004 074B     		ldr	r3, .L27
 412 0006 9A42     		cmp	r2, r3
 413 0008 00D0     		beq	.L26
 414              	.LVL20:
 415              	.L23:
 197:Core/Src/stm32f1xx_hal_msp.c ****   {
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 202:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 205:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 206:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 207:Core/Src/stm32f1xx_hal_msp.c ****     */
 208:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 213:Core/Src/stm32f1xx_hal_msp.c ****   }
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c **** }
 416              		.loc 1 215 1 view .LVU98
 417 000a 08BD     		pop	{r3, pc}
 418              	.LVL21:
 419              	.L26:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 420              		.loc 1 202 5 is_stmt 1 view .LVU99
 421 000c 064A     		ldr	r2, .L27+4
 422 000e 9369     		ldr	r3, [r2, #24]
 423 0010 23F48043 		bic	r3, r3, #16384
 424 0014 9361     		str	r3, [r2, #24]
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 425              		.loc 1 208 5 view .LVU100
 426 0016 4FF4C061 		mov	r1, #1536
 427 001a 0448     		ldr	r0, .L27+8
 428              	.LVL22:
ARM GAS  /tmp/ccI7YcsF.s 			page 13


 208:Core/Src/stm32f1xx_hal_msp.c **** 
 429              		.loc 1 208 5 is_stmt 0 view .LVU101
 430 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 431              	.LVL23:
 432              		.loc 1 215 1 view .LVU102
 433 0020 F3E7     		b	.L23
 434              	.L28:
 435 0022 00BF     		.align	2
 436              	.L27:
 437 0024 00380140 		.word	1073821696
 438 0028 00100240 		.word	1073876992
 439 002c 00080140 		.word	1073809408
 440              		.cfi_endproc
 441              	.LFE67:
 443              		.text
 444              	.Letext0:
 445              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 446              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 447              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 448              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 449              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 450              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 451              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 452              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/ccI7YcsF.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccI7YcsF.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccI7YcsF.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccI7YcsF.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccI7YcsF.s:97     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccI7YcsF.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccI7YcsF.s:196    .text.HAL_ADC_MspInit:0000000000000054 $d
     /tmp/ccI7YcsF.s:202    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccI7YcsF.s:209    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccI7YcsF.s:252    .text.HAL_ADC_MspDeInit:0000000000000020 $d
     /tmp/ccI7YcsF.s:259    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccI7YcsF.s:266    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccI7YcsF.s:381    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccI7YcsF.s:387    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccI7YcsF.s:394    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccI7YcsF.s:437    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
