package logic

trait Parameters {
  def InverterDelay = 0
  def AndGateDelay = 0
  def OrGateDelay = 0
  def ShiftGateDelay = 0
  def AssignmentDelay = 0
}
