INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/GEMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GEMM
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/GEMM.v:35]
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/GEMM.v:36]
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/GEMM.v:53]
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/GEMM.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/find_max.v:17]
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/find_max.v:22]
WARNING: [VRFC 10-928] indexed range expression contains whitespace between + and : [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/find_max.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'OUTPUT_CHANNEL' is used before its declaration [/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/code/TOP.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ytq/codeField/exercise/PROJ_DIGITAL_LOGIC/LeNet_Accelerator/LeNet_Accelerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
