Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 25 01:12:14 2023
| Host         : Aaron running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Aaron/Desktop/SOC_design/Lab3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.800        0.000                      0                  613        0.137        0.000                      0                  613        5.000        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.800        0.000                      0                  448        0.137        0.000                      0                  448        5.000        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 7.915        0.000                      0                  165        1.977        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 8.055ns (77.928%)  route 2.281ns (22.072%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  fir_multi_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.080    fir_multi_reg[27]_i_2_n_0
                                                                      r  fir_multi_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.411 r  fir_multi_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.029    fir_multi_reg[31]_i_2_n_4
                                                                      r  fir_multi[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.336 r  fir_multi[31]_i_1/O
                         net (fo=1, unplaced)         0.000    12.336    fir_multi[31]
                         FDCE                                         r  fir_multi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[31]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[31]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.219ns  (logic 7.938ns (77.675%)  route 2.281ns (22.325%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  fir_multi_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.912    fir_multi_reg[27]_i_2_n_4
                                                                      r  fir_multi[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.219 r  fir_multi[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.219    fir_multi[27]
                         FDCE                                         r  fir_multi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[27]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[27]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 7.821ns (77.416%)  route 2.281ns (22.584%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  fir_multi_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.795    fir_multi_reg[23]_i_2_n_4
                                                                      r  fir_multi[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.102 r  fir_multi[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.102    fir_multi[23]
                         FDCE                                         r  fir_multi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[23]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[23]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 7.974ns (79.033%)  route 2.115ns (20.967%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  fir_multi_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.080    fir_multi_reg[27]_i_2_n_0
                                                                      r  fir_multi_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.336 r  fir_multi_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.788    fir_multi_reg[31]_i_2_n_5
                                                                      r  fir_multi[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    12.089 r  fir_multi[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.089    fir_multi[30]
                         FDCE                                         r  fir_multi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[30]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[30]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 8.060ns (80.315%)  route 1.975ns (19.685%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  fir_multi_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.080    fir_multi_reg[27]_i_2_n_0
                                                                      r  fir_multi_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.417 r  fir_multi_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.729    fir_multi_reg[31]_i_2_n_6
                                                                      r  fir_multi[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    12.035 r  fir_multi[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.035    fir_multi[29]
                         FDCE                                         r  fir_multi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[29]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[29]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 7.857ns (78.787%)  route 2.115ns (21.213%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.219 r  fir_multi_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.671    fir_multi_reg[27]_i_2_n_5
                                                                      r  fir_multi[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    11.972 r  fir_multi[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.972    fir_multi[26]
                         FDCE                                         r  fir_multi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[26]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[26]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 7.943ns (80.083%)  route 1.975ns (19.917%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.300 r  fir_multi_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.612    fir_multi_reg[27]_i_2_n_6
                                                                      r  fir_multi[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.918 r  fir_multi[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.918    fir_multi[25]
                         FDCE                                         r  fir_multi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[25]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[25]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 7.944ns (80.093%)  route 1.974ns (19.907%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  fir_multi_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    fir_multi_reg[23]_i_2_n_0
                                                                      r  fir_multi_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  fir_multi_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.080    fir_multi_reg[27]_i_2_n_0
                                                                      r  fir_multi_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.312 r  fir_multi_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.623    fir_multi_reg[31]_i_2_n_7
                                                                      r  fir_multi[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.918 r  fir_multi[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.918    fir_multi[28]
                         FDCE                                         r  fir_multi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[28]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[28]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.855ns  (logic 7.740ns (78.535%)  route 2.115ns (21.465%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.102 r  fir_multi_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.554    fir_multi_reg[23]_i_2_n_5
                                                                      r  fir_multi[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    11.855 r  fir_multi[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.855    fir_multi[22]
                         FDCE                                         r  fir_multi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[22]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[22]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_multi_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 7.826ns (79.845%)  route 1.975ns (20.155%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  fir_multi0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    fir_multi0__0_n_106
                                                                      r  fir_multi0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  fir_multi0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    fir_multi0__1_n_105
                                                                      r  fir_multi[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  fir_multi[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.304    fir_multi[19]_i_5_n_0
                                                                      r  fir_multi_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  fir_multi_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    fir_multi_reg[19]_i_2_n_0
                                                                      r  fir_multi_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.183 r  fir_multi_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.495    fir_multi_reg[23]_i_2_n_6
                                                                      r  fir_multi[21]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.801 r  fir_multi[21]_i_1/O
                         net (fo=1, unplaced)         0.000    11.801    fir_multi[21]
                         FDCE                                         r  fir_multi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_multi_reg[21]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Setup_fdce_C_D)        0.044    13.136    fir_multi_reg[21]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_done_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ap_done_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_done_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_done
                                                                      r  ap_done_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    ap_done_i_1_n_0
                         FDCE                                         r  ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 awready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            awready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  awready_reg_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    awready_OBUF
                                                                      f  awready_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  awready_reg_i_1/O
                         net (fo=13, unplaced)        0.000     1.061    awready_reg0
                         FDCE                                         r  awready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    awready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 last_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            last_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  last_flag_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    last_flag
                                                                      r  last_flag_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.067 r  last_flag_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    last_flag_i_1_n_0
                         FDCE                                         r  last_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_flag_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    last_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rvalid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            arready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  rvalid_reg_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    rvalid_OBUF
                                                                      f  arready_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.085 r  arready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    arready_reg3_out
                         FDCE                                         r  arready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    arready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 wready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.248ns (60.384%)  route 0.163ns (39.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  wready_reg_reg/Q
                         net (fo=37, unplaced)        0.163     0.987    wready_OBUF
                                                                      f  wready_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.088 r  wready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    p_0_in13_out
                         FDCE                                         r  wready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  wready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    wready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fir_cal_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_WE_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.245ns (58.578%)  route 0.173ns (41.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_cal_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_cal_reg/Q
                         net (fo=102, unplaced)       0.173     0.998    fir_cal
                                                                      f  data_WE_reg[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.096 r  data_WE_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.096    data_WE_reg[3]_i_1_n_0
                         FDCE                                         r  data_WE_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_WE_reg_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_WE_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 acc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.204     1.029    sm_tdata_OBUF[10]
                                                                      r  acc_reg[8]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  acc_reg[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    acc_reg[8]_i_7_n_0
                                                                      r  acc_reg_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  acc_reg_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    acc_reg_reg[8]_i_1_n_5
                         FDCE                                         r  acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 acc_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg_reg[14]/Q
                         net (fo=2, unplaced)         0.204     1.029    sm_tdata_OBUF[14]
                                                                      r  acc_reg[12]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  acc_reg[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    acc_reg[12]_i_7_n_0
                                                                      r  acc_reg_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  acc_reg_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    acc_reg_reg[12]_i_1_n_5
                         FDCE                                         r  acc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    acc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 acc_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg_reg[18]/Q
                         net (fo=2, unplaced)         0.204     1.029    sm_tdata_OBUF[18]
                                                                      r  acc_reg[16]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  acc_reg[16]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    acc_reg[16]_i_7_n_0
                                                                      r  acc_reg_reg[16]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  acc_reg_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    acc_reg_reg[16]_i_1_n_5
                         FDCE                                         r  acc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 acc_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg_reg[22]/Q
                         net (fo=2, unplaced)         0.204     1.029    sm_tdata_OBUF[22]
                                                                      r  acc_reg[20]_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.074 r  acc_reg[20]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    acc_reg[20]_i_7_n_0
                                                                      r  acc_reg_reg[20]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  acc_reg_reg[20]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    acc_reg_reg[20]_i_1_n_5
                         FDCE                                         r  acc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[22]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    acc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.000      8.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.000      10.000               acc_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.500       5.000                acc_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ap_idle_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDPE                                         f  ap_idle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    12.698    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[0]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[10]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[11]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[12]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[13]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[13]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[14]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[14]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[15]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[15]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[16]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[16]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[17]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.096ns (39.365%)  route 1.688ns (60.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.888     4.783    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[17]/C
                         clock pessimism              0.000    13.128    
                         clock uncertainty           -0.035    13.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    12.740    acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  7.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[12]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[13]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[14]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[14]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[15]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[15]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[16]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[16]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[17]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[17]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            acc_reg_reg[18]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.245ns (25.652%)  route 0.711ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_i_2/O
                         net (fo=165, unplaced)       0.374     2.957    awready_reg_i_2_n_0
                         FDCE                                         f  acc_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=165, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[18]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  1.977    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[19]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.124 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[21]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[21]
                                                                      r  rdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[21]
                                                                      r  rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[23]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[23]
                                                                      r  rdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[23]
                                                                      r  rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.978ns (60.656%)  route 2.580ns (39.344%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     2.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[10]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     5.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[25]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.124 r  rdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.924    rdata_OBUF[25]
                                                                      r  rdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.559 r  rdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.559    rdata[25]
                                                                      r  rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[0]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     2.582 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[18]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[20]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[22]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[24]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[24]
                                                                      r  rdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[24]
                                                                      r  rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[26]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[26]
                                                                      r  rdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[26]
                                                                      r  rdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rready (IN)
                         net (fo=0)                   0.000     2.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  rready_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     2.538    rready_IBUF
                                                                      r  rdata_OBUF[28]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     2.582 r  rdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.919    rdata_OBUF[28]
                                                                      r  rdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.070 r  rdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.070    rdata[28]
                                                                      r  rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------





