--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Nexys3_USB_Interface.twx Nexys3_USB_Interface.ncd -o
Nexys3_USB_Interface.twr Nexys3_USB_Interface.pcf -ucf Nexys3_master.ucf

Design file:              Nexys3_USB_Interface.ncd
Physical constraint file: Nexys3_USB_Interface.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
2 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! JA_dp_OBUF                        SLICE_X28Y2.BMUX  SLICE_X28Y2.B1   !
 ! JA_dn_OBUF                        SLICE_X28Y2.B     SLICE_X28Y2.B4   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20716 paths analyzed, 2339 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.414ns.
--------------------------------------------------------------------------------

Paths for end point usb/u1/u2/ec_0 (SLICE_X33Y21.A1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u1/u0/pid_3 (FF)
  Destination:          usb/u1/u2/ec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.333 - 0.315)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u1/u0/pid_3 to usb/u1/u2/ec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.DQ      Tcko                  0.525   usb/u1/u0/pid<3>
                                                       usb/u1/u0/pid_3
    SLICE_X12Y11.B4      net (fanout=13)       1.471   usb/u1/u0/pid<3>
    SLICE_X12Y11.B       Tilo                  0.235   usb/u1/u3/in_token
                                                       usb/u1/u0/pid_IN1
    SLICE_X18Y17.C4      net (fanout=3)        1.748   usb/u1/pid_IN
    SLICE_X18Y17.C       Tilo                  0.255   usb/u1/u0/pid<3>
                                                       usb/u1/u3/state_FSM_FFd2-In11
    SLICE_X33Y22.A3      net (fanout=9)        1.808   usb/u1/u3/state_FSM_FFd2-In1
    SLICE_X33Y22.A       Tilo                  0.259   usb/u1/u2/Mcount_ec4
                                                       usb/u1/u2/Mcount_ec_xor<0>1
    SLICE_X33Y21.A1      net (fanout=1)        0.723   usb/u1/u2/Mcount_ec
    SLICE_X33Y21.CLK     Tas                   0.373   usb/u1/u2/ec<3>
                                                       usb/u1/u2/ec_0_rstpot
                                                       usb/u1/u2/ec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (1.647ns logic, 5.750ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u1/u0/pid_0 (FF)
  Destination:          usb/u1/u2/ec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.276ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.333 - 0.315)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u1/u0/pid_0 to usb/u1/u2/ec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.AQ      Tcko                  0.525   usb/u1/u0/pid<3>
                                                       usb/u1/u0/pid_0
    SLICE_X12Y11.B3      net (fanout=14)       1.350   usb/u1/u0/pid<0>
    SLICE_X12Y11.B       Tilo                  0.235   usb/u1/u3/in_token
                                                       usb/u1/u0/pid_IN1
    SLICE_X18Y17.C4      net (fanout=3)        1.748   usb/u1/pid_IN
    SLICE_X18Y17.C       Tilo                  0.255   usb/u1/u0/pid<3>
                                                       usb/u1/u3/state_FSM_FFd2-In11
    SLICE_X33Y22.A3      net (fanout=9)        1.808   usb/u1/u3/state_FSM_FFd2-In1
    SLICE_X33Y22.A       Tilo                  0.259   usb/u1/u2/Mcount_ec4
                                                       usb/u1/u2/Mcount_ec_xor<0>1
    SLICE_X33Y21.A1      net (fanout=1)        0.723   usb/u1/u2/Mcount_ec
    SLICE_X33Y21.CLK     Tas                   0.373   usb/u1/u2/ec<3>
                                                       usb/u1/u2/ec_0_rstpot
                                                       usb/u1/u2/ec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (1.647ns logic, 5.629ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u1/u0/pid_2 (FF)
  Destination:          usb/u1/u2/ec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.333 - 0.315)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u1/u0/pid_2 to usb/u1/u2/ec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.CQ      Tcko                  0.525   usb/u1/u0/pid<3>
                                                       usb/u1/u0/pid_2
    SLICE_X12Y11.B5      net (fanout=13)       1.347   usb/u1/u0/pid<2>
    SLICE_X12Y11.B       Tilo                  0.235   usb/u1/u3/in_token
                                                       usb/u1/u0/pid_IN1
    SLICE_X18Y17.C4      net (fanout=3)        1.748   usb/u1/pid_IN
    SLICE_X18Y17.C       Tilo                  0.255   usb/u1/u0/pid<3>
                                                       usb/u1/u3/state_FSM_FFd2-In11
    SLICE_X33Y22.A3      net (fanout=9)        1.808   usb/u1/u3/state_FSM_FFd2-In1
    SLICE_X33Y22.A       Tilo                  0.259   usb/u1/u2/Mcount_ec4
                                                       usb/u1/u2/Mcount_ec_xor<0>1
    SLICE_X33Y21.A1      net (fanout=1)        0.723   usb/u1/u2/Mcount_ec
    SLICE_X33Y21.CLK     Tas                   0.373   usb/u1/u2/ec<3>
                                                       usb/u1/u2/ec_0_rstpot
                                                       usb/u1/u2/ec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (1.647ns logic, 5.626ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point usb/u11/f1/cnt_9 (SLICE_X17Y15.B3), 811 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u1/u2/ep_empty_latched (FF)
  Destination:          usb/u11/f1/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.420 - 0.477)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u1/u2/ep_empty_latched to usb/u11/f1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.AQ      Tcko                  0.476   usb/u1/u2/ep_empty_latched
                                                       usb/u1/u2/ep_empty_latched
    SLICE_X20Y18.C4      net (fanout=4)        1.382   usb/u1/u2/ep_empty_latched
    SLICE_X20Y18.C       Tilo                  0.235   usb/u1/u2/idma_done
                                                       usb/u1/u2/Mmux_ep_empty_int12
    SLICE_X21Y13.A4      net (fanout=6)        0.756   usb/u1/u2/ep_empty_int
    SLICE_X21Y13.A       Tilo                  0.259   usb/u1/u2/tx_dma_en_r2
                                                       usb/u1/u2/_n0154_inv21_SW2
    SLICE_X21Y14.A2      net (fanout=2)        1.140   N154
    SLICE_X21Y14.A       Tilo                  0.259   usb/u1/u2/_n0154_inv31
                                                       usb/u1/u2/_n0154_inv31_1
    SLICE_X16Y15.A2      net (fanout=9)        1.468   usb/u1/u2/_n0154_inv31
    SLICE_X16Y15.BMUX    Topab                 0.519   usb/u11/f1/Result<9>
                                                       usb/u11/f1/Maccum_cnt_lut<8>
                                                       usb/u11/f1/Maccum_cnt_xor<9>
    SLICE_X17Y15.B3      net (fanout=1)        0.394   usb/u11/f1/Result<9>
    SLICE_X17Y15.CLK     Tas                   0.373   usb/u11/f1/cnt<9>
                                                       usb/u11/f1/cnt_9_dpot
                                                       usb/u11/f1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.121ns logic, 5.140ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u1/u2/ep_empty_latched (FF)
  Destination:          usb/u11/f1/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 7)
  Clock Path Skew:      -0.057ns (0.420 - 0.477)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u1/u2/ep_empty_latched to usb/u11/f1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.AQ      Tcko                  0.476   usb/u1/u2/ep_empty_latched
                                                       usb/u1/u2/ep_empty_latched
    SLICE_X20Y18.C4      net (fanout=4)        1.382   usb/u1/u2/ep_empty_latched
    SLICE_X20Y18.C       Tilo                  0.235   usb/u1/u2/idma_done
                                                       usb/u1/u2/Mmux_ep_empty_int12
    SLICE_X21Y13.A4      net (fanout=6)        0.756   usb/u1/u2/ep_empty_int
    SLICE_X21Y13.A       Tilo                  0.259   usb/u1/u2/tx_dma_en_r2
                                                       usb/u1/u2/_n0154_inv21_SW2
    SLICE_X21Y14.A2      net (fanout=2)        1.140   N154
    SLICE_X21Y14.A       Tilo                  0.259   usb/u1/u2/_n0154_inv31
                                                       usb/u1/u2/_n0154_inv31_1
    SLICE_X16Y13.B4      net (fanout=9)        1.077   usb/u1/u2/_n0154_inv31
    SLICE_X16Y13.COUT    Topcyb                0.448   usb/u11/f1/Maccum_cnt_cy<3>
                                                       usb/u11/f1/Maccum_cnt_lut<1>
                                                       usb/u11/f1/Maccum_cnt_cy<3>
    SLICE_X16Y14.CIN     net (fanout=1)        0.003   usb/u11/f1/Maccum_cnt_cy<3>
    SLICE_X16Y14.COUT    Tbyp                  0.091   usb/u11/f1/Maccum_cnt_cy<7>
                                                       usb/u11/f1/Maccum_cnt_cy<7>
    SLICE_X16Y15.CIN     net (fanout=1)        0.003   usb/u11/f1/Maccum_cnt_cy<7>
    SLICE_X16Y15.BMUX    Tcinb                 0.277   usb/u11/f1/Result<9>
                                                       usb/u11/f1/Maccum_cnt_xor<9>
    SLICE_X17Y15.B3      net (fanout=1)        0.394   usb/u11/f1/Result<9>
    SLICE_X17Y15.CLK     Tas                   0.373   usb/u11/f1/cnt<9>
                                                       usb/u11/f1/cnt_9_dpot
                                                       usb/u11/f1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      7.173ns (2.418ns logic, 4.755ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u1/u2/ep_empty_latched (FF)
  Destination:          usb/u11/f1/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.118ns (Levels of Logic = 7)
  Clock Path Skew:      -0.057ns (0.420 - 0.477)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u1/u2/ep_empty_latched to usb/u11/f1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.AQ      Tcko                  0.476   usb/u1/u2/ep_empty_latched
                                                       usb/u1/u2/ep_empty_latched
    SLICE_X20Y18.C4      net (fanout=4)        1.382   usb/u1/u2/ep_empty_latched
    SLICE_X20Y18.C       Tilo                  0.235   usb/u1/u2/idma_done
                                                       usb/u1/u2/Mmux_ep_empty_int12
    SLICE_X21Y13.A4      net (fanout=6)        0.756   usb/u1/u2/ep_empty_int
    SLICE_X21Y13.A       Tilo                  0.259   usb/u1/u2/tx_dma_en_r2
                                                       usb/u1/u2/_n0154_inv21_SW2
    SLICE_X21Y14.A2      net (fanout=2)        1.140   N154
    SLICE_X21Y14.A       Tilo                  0.259   usb/u1/u2/_n0154_inv31
                                                       usb/u1/u2/_n0154_inv31_1
    SLICE_X16Y13.C4      net (fanout=9)        1.145   usb/u1/u2/_n0154_inv31
    SLICE_X16Y13.COUT    Topcyc                0.325   usb/u11/f1/Maccum_cnt_cy<3>
                                                       usb/u11/f1/Maccum_cnt_lut<2>
                                                       usb/u11/f1/Maccum_cnt_cy<3>
    SLICE_X16Y14.CIN     net (fanout=1)        0.003   usb/u11/f1/Maccum_cnt_cy<3>
    SLICE_X16Y14.COUT    Tbyp                  0.091   usb/u11/f1/Maccum_cnt_cy<7>
                                                       usb/u11/f1/Maccum_cnt_cy<7>
    SLICE_X16Y15.CIN     net (fanout=1)        0.003   usb/u11/f1/Maccum_cnt_cy<7>
    SLICE_X16Y15.BMUX    Tcinb                 0.277   usb/u11/f1/Result<9>
                                                       usb/u11/f1/Maccum_cnt_xor<9>
    SLICE_X17Y15.B3      net (fanout=1)        0.394   usb/u11/f1/Result<9>
    SLICE_X17Y15.CLK     Tas                   0.373   usb/u11/f1/cnt<9>
                                                       usb/u11/f1/cnt_9_dpot
                                                       usb/u11/f1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      7.118ns (2.295ns logic, 4.823ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point usb/u1/u3/state_FSM_FFd1 (SLICE_X18Y14.A2), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u12/f0/cnt_1 (FF)
  Destination:          usb/u1/u3/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.420 - 0.490)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u12/f0/cnt_1 to usb/u1/u3/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.BQ       Tcko                  0.430   usb/u12/f0/cnt<3>
                                                       usb/u12/f0/cnt_1
    SLICE_X0Y16.B2       net (fanout=4)        0.795   usb/u12/f0/cnt<1>
    SLICE_X0Y16.B        Tilo                  0.235   usb/u10/usb_we_t
                                                       usb/ep_full<0>2
    SLICE_X0Y16.A5       net (fanout=1)        0.196   usb/ep_full<0>1
    SLICE_X0Y16.A        Tilo                  0.235   usb/u10/usb_we_t
                                                       usb/ep_full<0>3
    SLICE_X9Y13.B4       net (fanout=10)       1.446   usb/ep_full<0>2
    SLICE_X9Y13.B        Tilo                  0.259   usb/u1/u3/state_FSM_FFd3-In1
                                                       usb/ep_full<0>4
    SLICE_X18Y14.D4      net (fanout=4)        1.370   usb/ep_full
    SLICE_X18Y14.D       Tilo                  0.254   usb/u1/u3/state_FSM_FFd2
                                                       usb/u1/u3/state_FSM_FFd2-In32
    SLICE_X18Y14.A2      net (fanout=2)        1.633   usb/u1/u3/state_FSM_FFd2-In3
    SLICE_X18Y14.CLK     Tas                   0.339   usb/u1/u3/state_FSM_FFd2
                                                       usb/u1/u3/state_FSM_FFd1-In3
                                                       usb/u1/u3/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (1.752ns logic, 5.440ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u12/f0/cnt_3 (FF)
  Destination:          usb/u1/u3/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.420 - 0.490)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u12/f0/cnt_3 to usb/u1/u3/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.DQ       Tcko                  0.430   usb/u12/f0/cnt<3>
                                                       usb/u12/f0/cnt_3
    SLICE_X0Y16.B3       net (fanout=4)        0.655   usb/u12/f0/cnt<3>
    SLICE_X0Y16.B        Tilo                  0.235   usb/u10/usb_we_t
                                                       usb/ep_full<0>2
    SLICE_X0Y16.A5       net (fanout=1)        0.196   usb/ep_full<0>1
    SLICE_X0Y16.A        Tilo                  0.235   usb/u10/usb_we_t
                                                       usb/ep_full<0>3
    SLICE_X9Y13.B4       net (fanout=10)       1.446   usb/ep_full<0>2
    SLICE_X9Y13.B        Tilo                  0.259   usb/u1/u3/state_FSM_FFd3-In1
                                                       usb/ep_full<0>4
    SLICE_X18Y14.D4      net (fanout=4)        1.370   usb/ep_full
    SLICE_X18Y14.D       Tilo                  0.254   usb/u1/u3/state_FSM_FFd2
                                                       usb/u1/u3/state_FSM_FFd2-In32
    SLICE_X18Y14.A2      net (fanout=2)        1.633   usb/u1/u3/state_FSM_FFd2-In3
    SLICE_X18Y14.CLK     Tas                   0.339   usb/u1/u3/state_FSM_FFd2
                                                       usb/u1/u3/state_FSM_FFd1-In3
                                                       usb/u1/u3/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.052ns (1.752ns logic, 5.300ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb/u12/f0/cnt_8 (FF)
  Destination:          usb/u1/u3/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.420 - 0.490)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb/u12/f0/cnt_8 to usb/u1/u3/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.CQ       Tcko                  0.430   usb/u12/f0/cnt<9>
                                                       usb/u12/f0/cnt_8
    SLICE_X0Y16.A2       net (fanout=4)        1.084   usb/u12/f0/cnt<8>
    SLICE_X0Y16.A        Tilo                  0.235   usb/u10/usb_we_t
                                                       usb/ep_full<0>3
    SLICE_X9Y13.B4       net (fanout=10)       1.446   usb/ep_full<0>2
    SLICE_X9Y13.B        Tilo                  0.259   usb/u1/u3/state_FSM_FFd3-In1
                                                       usb/ep_full<0>4
    SLICE_X18Y14.D4      net (fanout=4)        1.370   usb/ep_full
    SLICE_X18Y14.D       Tilo                  0.254   usb/u1/u3/state_FSM_FFd2
                                                       usb/u1/u3/state_FSM_FFd2-In32
    SLICE_X18Y14.A2      net (fanout=2)        1.633   usb/u1/u3/state_FSM_FFd2-In3
    SLICE_X18Y14.CLK     Tas                   0.339   usb/u1/u3/state_FSM_FFd2
                                                       usb/u1/u3/state_FSM_FFd1-In3
                                                       usb/u1/u3/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (1.517ns logic, 5.533ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usb/u10/f0/u0/Mram_mem (RAMB8_X0Y11.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb/u10/f0/rp_4 (FF)
  Destination:          usb/u10/f0/u0/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.114 - 0.110)
  Source Clock:         clk_i_BUFGP rising at 10.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb/u10/f0/rp_4 to usb/u10/f0/u0/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y23.CQ           Tcko                  0.198   usb/u10/f0/rp<5>
                                                           usb/u10/f0/rp_4
    RAMB8_X0Y11.ADDRBRDADDR7 net (fanout=5)        0.157   usb/u10/f0/rp<4>
    RAMB8_X0Y11.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   usb/u10/f0/u0/Mram_mem
                                                           usb/u10/f0/u0/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.289ns (0.132ns logic, 0.157ns route)
                                                           (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point usb/u10/f1/u0/Mram_mem (RAMB8_X0Y6.ADDRAWRADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb/u10/f1/wp_0 (FF)
  Destination:          usb/u10/f1/u0/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.122 - 0.121)
  Source Clock:         clk_i_BUFGP rising at 10.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb/u10/f1/wp_0 to usb/u10/f1/u0/Mram_mem
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y13.AQ          Tcko                  0.198   usb/u10/f1/wp<4>
                                                          usb/u10/f1/wp_0
    RAMB8_X0Y6.ADDRAWRADDR3 net (fanout=7)        0.157   usb/u10/f1/wp<0>
    RAMB8_X0Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   usb/u10/f1/u0/Mram_mem
                                                          usb/u10/f1/u0/Mram_mem
    ----------------------------------------------------  ---------------------------
    Total                                         0.289ns (0.132ns logic, 0.157ns route)
                                                          (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point usb/u10/f1/u0/Mram_mem (RAMB8_X0Y6.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb/u10/f1/wp_5 (FF)
  Destination:          usb/u10/f1/u0/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.122 - 0.121)
  Source Clock:         clk_i_BUFGP rising at 10.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb/u10/f1/wp_5 to usb/u10/f1/u0/Mram_mem
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y13.CQ          Tcko                  0.234   usb/u10/f1/wp<5>
                                                          usb/u10/f1/wp_5
    RAMB8_X0Y6.ADDRAWRADDR8 net (fanout=4)        0.151   usb/u10/f1/wp<5>
    RAMB8_X0Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   usb/u10/f1/u0/Mram_mem
                                                          usb/u10/f1/u0/Mram_mem
    ----------------------------------------------------  ---------------------------
    Total                                         0.319ns (0.168ns logic, 0.151ns route)
                                                          (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: usb/u10/f1/u0/Mram_mem/CLKAWRCLK
  Logical resource: usb/u10/f1/u0/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: usb/u10/f1/u0/Mram_mem/CLKBRDCLK
  Logical resource: usb/u10/f1/u0/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y6.CLKBRDCLK
  Clock network: clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: usb/u4_rom1/Mram_adr[6]_X_16_o_wide_mux_1_OUT/CLKAWRCLK
  Logical resource: usb/u4_rom1/Mram_adr[6]_X_16_o_wide_mux_1_OUT/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_i_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    7.414|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20716 paths, 0 nets, and 3453 connections

Design statistics:
   Minimum period:   7.414ns{1}   (Maximum frequency: 134.880MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 29 11:12:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



