library ieee;

use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;

entity idec is
port(
  clock_p1, reset : in std_logic ;
  cia_we, nia_we, lr_we, ir_we : out std_logic;
  ra_we,
  addr_source,
  do_jump,
  imm_enable,
  load_lr,
  mux_b_enable,
  imm_signed,
  cr_we,
  mem_read : out std_logic;
  addr_source : out std_logic;
  ir : in std_logic_vector(31 downto 0)
  cr : in std_logic_vector(31 downto 0)
);
end idec;


architecture idec_cl of idec is
  signal jump_enb
begin
  
end idec_cl;