

================================================================
== Vitis HLS Report for 'fully_connect2_layer_stream'
================================================================
* Date:           Fri Aug  1 07:20:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  2.319 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  7.142 ns|  7.142 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 4 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature2_embedding_read = read i1152 @_ssdm_op_Read.ap_fifo.volatile.i1152P0A, i1152 %feature2_embedding" [./ComponentStream.h:317]   --->   Operation 4 'read' 'feature2_embedding_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1152> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%fe = trunc i1152 %feature2_embedding_read" [./ComponentStream.h:317]   --->   Operation 5 'trunc' 'fe' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln317_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 64, i32 95" [./ComponentStream.h:317]   --->   Operation 6 'partselect' 'trunc_ln317_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln317_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 128, i32 159" [./ComponentStream.h:317]   --->   Operation 7 'partselect' 'trunc_ln317_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln317_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 192, i32 223" [./ComponentStream.h:317]   --->   Operation 8 'partselect' 'trunc_ln317_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln317_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 256, i32 287" [./ComponentStream.h:317]   --->   Operation 9 'partselect' 'trunc_ln317_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln317_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 320, i32 351" [./ComponentStream.h:317]   --->   Operation 10 'partselect' 'trunc_ln317_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln317_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 384, i32 415" [./ComponentStream.h:317]   --->   Operation 11 'partselect' 'trunc_ln317_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln317_s = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 448, i32 479" [./ComponentStream.h:317]   --->   Operation 12 'partselect' 'trunc_ln317_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln317_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 512, i32 543" [./ComponentStream.h:317]   --->   Operation 13 'partselect' 'trunc_ln317_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 32, i32 62" [./ComponentStream.h:324]   --->   Operation 14 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 64, i32 93" [./ComponentStream.h:324]   --->   Operation 15 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_94, i2 0" [./ComponentStream.h:324]   --->   Operation 16 'bitconcatenate' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln324 = sub i32 %p_shl26, i32 %trunc_ln317_1" [./ComponentStream.h:324]   --->   Operation 17 'sub' 'sub_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 96, i32 125" [./ComponentStream.h:324]   --->   Operation 18 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%and_ln324_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_50, i2 0" [./ComponentStream.h:324]   --->   Operation 19 'bitconcatenate' 'and_ln324_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 128, i32 157" [./ComponentStream.h:324]   --->   Operation 20 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_95, i2 0" [./ComponentStream.h:324]   --->   Operation 21 'bitconcatenate' 'p_shl25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln324_16 = add i32 %p_shl25, i32 %trunc_ln317_2" [./ComponentStream.h:324]   --->   Operation 22 'add' 'add_ln324_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 160, i32 188" [./ComponentStream.h:324]   --->   Operation 23 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_96, i3 0" [./ComponentStream.h:324]   --->   Operation 24 'bitconcatenate' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 160, i32 190" [./ComponentStream.h:324]   --->   Operation 25 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_97, i1 0" [./ComponentStream.h:324]   --->   Operation 26 'bitconcatenate' 'p_shl23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.01ns)   --->   "%sub_ln324_1 = sub i32 %p_shl22, i32 %p_shl23" [./ComponentStream.h:324]   --->   Operation 27 'sub' 'sub_ln324_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 192, i32 220" [./ComponentStream.h:324]   --->   Operation 28 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_98, i3 0" [./ComponentStream.h:324]   --->   Operation 29 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%sub_ln324_2 = sub i32 %p_shl20, i32 %trunc_ln317_4" [./ComponentStream.h:324]   --->   Operation 30 'sub' 'sub_ln324_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 224, i32 252" [./ComponentStream.h:324]   --->   Operation 31 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 256, i32 284" [./ComponentStream.h:324]   --->   Operation 32 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_99, i3 0" [./ComponentStream.h:324]   --->   Operation 33 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln324_17 = add i32 %p_shl19, i32 %trunc_ln317_5" [./ComponentStream.h:324]   --->   Operation 34 'add' 'add_ln324_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 288, i32 316" [./ComponentStream.h:324]   --->   Operation 35 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 288, i32 318" [./ComponentStream.h:324]   --->   Operation 36 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 320, i32 347" [./ComponentStream.h:324]   --->   Operation 37 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_102, i4 0" [./ComponentStream.h:324]   --->   Operation 38 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 320, i32 349" [./ComponentStream.h:324]   --->   Operation 39 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_103, i2 0" [./ComponentStream.h:324]   --->   Operation 40 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln324_3 = sub i32 %p_shl13, i32 %p_shl14" [./ComponentStream.h:324]   --->   Operation 41 'sub' 'sub_ln324_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln324_4 = sub i32 %sub_ln324_3, i32 %trunc_ln317_7" [./ComponentStream.h:324]   --->   Operation 42 'sub' 'sub_ln324_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 352, i32 379" [./ComponentStream.h:324]   --->   Operation 43 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_104, i4 0" [./ComponentStream.h:324]   --->   Operation 44 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 352, i32 381" [./ComponentStream.h:324]   --->   Operation 45 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_105, i2 0" [./ComponentStream.h:324]   --->   Operation 46 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.01ns)   --->   "%sub_ln324_5 = sub i32 %p_shl10, i32 %p_shl11" [./ComponentStream.h:324]   --->   Operation 47 'sub' 'sub_ln324_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 384, i32 411" [./ComponentStream.h:324]   --->   Operation 48 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_106, i4 0" [./ComponentStream.h:324]   --->   Operation 49 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 384, i32 413" [./ComponentStream.h:324]   --->   Operation 50 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_107, i2 0" [./ComponentStream.h:324]   --->   Operation 51 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.01ns)   --->   "%sub_ln324_6 = sub i32 %p_shl8, i32 %p_shl9" [./ComponentStream.h:324]   --->   Operation 52 'sub' 'sub_ln324_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 416, i32 443" [./ComponentStream.h:324]   --->   Operation 53 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_108, i4 0" [./ComponentStream.h:324]   --->   Operation 54 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 416, i32 446" [./ComponentStream.h:324]   --->   Operation 55 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_109, i1 0" [./ComponentStream.h:324]   --->   Operation 56 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.01ns)   --->   "%sub_ln324_7 = sub i32 %p_shl6, i32 %p_shl7" [./ComponentStream.h:324]   --->   Operation 57 'sub' 'sub_ln324_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 448, i32 475" [./ComponentStream.h:324]   --->   Operation 58 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_110, i4 0" [./ComponentStream.h:324]   --->   Operation 59 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%sub_ln324_8 = sub i32 %p_shl5, i32 %trunc_ln317_s" [./ComponentStream.h:324]   --->   Operation 60 'sub' 'sub_ln324_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 480, i32 507" [./ComponentStream.h:324]   --->   Operation 61 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 512, i32 539" [./ComponentStream.h:324]   --->   Operation 62 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_111, i4 0" [./ComponentStream.h:324]   --->   Operation 63 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln324_20 = add i32 %p_shl4, i32 %trunc_ln317_3" [./ComponentStream.h:324]   --->   Operation 64 'add' 'add_ln324_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 544, i32 571" [./ComponentStream.h:324]   --->   Operation 65 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_112, i4 0" [./ComponentStream.h:324]   --->   Operation 66 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 544, i32 574" [./ComponentStream.h:324]   --->   Operation 67 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_113, i1 0" [./ComponentStream.h:324]   --->   Operation 68 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.01ns)   --->   "%add_ln324_21 = add i32 %p_shl, i32 %p_shl3" [./ComponentStream.h:324]   --->   Operation 69 'add' 'add_ln324_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_1 = add i32 %sub_ln324, i32 %and_ln324_1" [./ComponentStream.h:324]   --->   Operation 70 'add' 'add_ln324_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp, i1 0" [./ComponentStream.h:324]   --->   Operation 71 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%and_ln324_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_51, i3 0" [./ComponentStream.h:324]   --->   Operation 72 'bitconcatenate' 'and_ln324_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_100, i3 0" [./ComponentStream.h:324]   --->   Operation 73 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_101, i1 0" [./ComponentStream.h:324]   --->   Operation 74 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_18 = add i32 %p_shl17, i32 %p_shl18" [./ComponentStream.h:324]   --->   Operation 75 'add' 'add_ln324_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_19 = add i32 %sub_ln324_6, i32 %trunc_ln317_9" [./ComponentStream.h:324]   --->   Operation 76 'add' 'add_ln324_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%and_ln324_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_52, i4 0" [./ComponentStream.h:324]   --->   Operation 77 'bitconcatenate' 'and_ln324_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324 = add i32 %and_ln, i32 %fe" [./ComponentStream.h:324]   --->   Operation 78 'add' 'add_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_2 = add i32 %add_ln324_1, i32 %add_ln324" [./ComponentStream.h:324]   --->   Operation 79 'add' 'add_ln324_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_3 = add i32 %add_ln324_16, i32 %sub_ln324_1" [./ComponentStream.h:324]   --->   Operation 80 'add' 'add_ln324_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_4 = add i32 %and_ln324_2, i32 %add_ln324_17" [./ComponentStream.h:324]   --->   Operation 81 'add' 'add_ln324_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_5 = add i32 %add_ln324_4, i32 %sub_ln324_2" [./ComponentStream.h:324]   --->   Operation 82 'add' 'add_ln324_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_6 = add i32 %add_ln324_5, i32 %add_ln324_3" [./ComponentStream.h:324]   --->   Operation 83 'add' 'add_ln324_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_8 = add i32 %add_ln324_18, i32 %sub_ln324_4" [./ComponentStream.h:324]   --->   Operation 84 'add' 'add_ln324_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_9 = add i32 %sub_ln324_5, i32 %add_ln324_19" [./ComponentStream.h:324]   --->   Operation 85 'add' 'add_ln324_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_10 = add i32 %add_ln324_9, i32 %add_ln324_8" [./ComponentStream.h:324]   --->   Operation 86 'add' 'add_ln324_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_11 = add i32 %sub_ln324_7, i32 %sub_ln324_8" [./ComponentStream.h:324]   --->   Operation 87 'add' 'add_ln324_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_12 = add i32 %add_ln324_20, i32 %add_ln324_21" [./ComponentStream.h:324]   --->   Operation 88 'add' 'add_ln324_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_13 = add i32 %add_ln324_12, i32 %and_ln324_3" [./ComponentStream.h:324]   --->   Operation 89 'add' 'add_ln324_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_14 = add i32 %add_ln324_13, i32 %add_ln324_11" [./ComponentStream.h:324]   --->   Operation 90 'add' 'add_ln324_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln324_15 = add i32 %add_ln324_14, i32 %add_ln324_10" [./ComponentStream.h:324]   --->   Operation 91 'add' 'add_ln324_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc2_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc2_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1152 %feature2_embedding, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln324_7 = add i32 %add_ln324_6, i32 %add_ln324_2" [./ComponentStream.h:324]   --->   Operation 95 'add' 'add_ln324_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%pe_1 = add i32 %add_ln324_15, i32 %add_ln324_7" [./ComponentStream.h:324]   --->   Operation 96 'add' 'pe_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln326 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc2_embedding_0, i32 %pe_1" [./ComponentStream.h:326]   --->   Operation 97 'write' 'write_ln326' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 98 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln326 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc2_embedding_1, i32 0" [./ComponentStream.h:326]   --->   Operation 98 'write' 'write_ln326' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [./ComponentStream.h:328]   --->   Operation 99 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.571ns, clock uncertainty: 0.964ns.

 <State 1>: 2.319ns
The critical path consists of the following:
	fifo read operation ('feature2_embedding_read', ./ComponentStream.h:317) on port 'feature2_embedding' (./ComponentStream.h:317) [7]  (1.303 ns)
	'add' operation 32 bit ('add_ln324_16', ./ComponentStream.h:324) [26]  (1.016 ns)

 <State 2>: 2.193ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln324_13', ./ComponentStream.h:324) [93]  (0.731 ns)
	'add' operation 32 bit ('add_ln324_14', ./ComponentStream.h:324) [94]  (0.731 ns)
	'add' operation 32 bit ('add_ln324_15', ./ComponentStream.h:324) [95]  (0.731 ns)

 <State 3>: 2.034ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln324_7', ./ComponentStream.h:324) [87]  (0.000 ns)
	'add' operation 32 bit ('pe', ./ComponentStream.h:324) [96]  (0.731 ns)
	fifo write operation ('write_ln326', ./ComponentStream.h:326) on port 'fc2_embedding_0' (./ComponentStream.h:326) [97]  (1.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
