#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000013624e34e90 .scope module, "cpu" "cpu" 2 9;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000013624e9efa0_0 .net "ALUop", 2 0, v0000013624e9f040_0;  1 drivers
o0000013624e44b98 .functor BUFZ 1, C4<z>; HiZ drive
v0000013624e9f900_0 .net "CLK", 0 0, o0000013624e44b98;  0 drivers
v0000013624e9e640_0 .net "I12", 7 0, v0000013624e9ebe0_0;  1 drivers
o0000013624e447a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013624e9e320_0 .net "INSTRUCTION", 31 0, o0000013624e447a8;  0 drivers
v0000013624e9e780_0 .net "PC", 31 0, v0000013624e9e1e0_0;  1 drivers
o0000013624e44bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013624e9e460_0 .net "RESET", 0 0, o0000013624e44bc8;  0 drivers
v0000013624ea2260_0 .net "immediate", 7 0, v0000013624e9f720_0;  1 drivers
v0000013624ea10e0_0 .net "isregout", 0 0, v0000013624e9e5a0_0;  1 drivers
v0000013624ea12c0_0 .net "istwoscomp", 0 0, v0000013624e9eb40_0;  1 drivers
v0000013624ea2760_0 .net "opcode", 7 0, v0000013624e9e280_0;  1 drivers
v0000013624ea1ea0_0 .net "readreg1", 2 0, v0000013624e9e0a0_0;  1 drivers
v0000013624ea2580_0 .net "readreg2", 2 0, v0000013624e9e820_0;  1 drivers
v0000013624ea1b80_0 .net "regout1", 7 0, L_0000013624e0ce90;  1 drivers
v0000013624ea0dc0_0 .net "regout2", 7 0, L_0000013624e0cd40;  1 drivers
v0000013624ea1c20_0 .net "regout2ORimmediate", 7 0, v0000013624e9fcc0_0;  1 drivers
v0000013624ea1cc0_0 .net "twoscompout", 7 0, v0000013624e9f860_0;  1 drivers
v0000013624ea1900_0 .net "writeanable", 0 0, v0000013624e9f0e0_0;  1 drivers
v0000013624ea1680_0 .net "writedata", 7 0, v0000013624e42070_0;  1 drivers
v0000013624ea0f00_0 .net "writereg", 2 0, v0000013624e9e960_0;  1 drivers
S_0000013624e35020 .scope module, "alu" "ALUUnit" 2 34, 3 42 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "result";
v0000013624e42570_0 .net "Ii1", 7 0, L_0000013624e0cf00;  1 drivers
v0000013624e42ed0_0 .net "Ii2", 7 0, L_0000013624ea1f40;  1 drivers
v0000013624e42a70_0 .net "Ii3", 7 0, L_0000013624e0caa0;  1 drivers
v0000013624e42c50_0 .net "Ii4", 7 0, L_0000013624e0d050;  1 drivers
v0000013624e42cf0_0 .net "data1", 7 0, L_0000013624e0ce90;  alias, 1 drivers
v0000013624e42d90_0 .net "data2", 7 0, v0000013624e9fcc0_0;  alias, 1 drivers
v0000013624e9eaa0_0 .net "result", 7 0, v0000013624e42070_0;  alias, 1 drivers
v0000013624e9f360_0 .net "select", 2 0, v0000013624e9f040_0;  alias, 1 drivers
S_0000013624e2d840 .scope module, "add" "AddUnit" 3 50, 3 7 0, S_0000013624e35020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v0000013624e422f0_0 .net "data1", 7 0, L_0000013624e0ce90;  alias, 1 drivers
v0000013624e42930_0 .net "data2", 7 0, v0000013624e9fcc0_0;  alias, 1 drivers
v0000013624e424d0_0 .net "result", 7 0, L_0000013624ea1f40;  alias, 1 drivers
L_0000013624ea1f40 .delay 8 (2,2,2) L_0000013624ea1f40/d;
L_0000013624ea1f40/d .arith/sum 8, L_0000013624e0ce90, v0000013624e9fcc0_0;
S_0000013624e2d9d0 .scope module, "and1" "AndUnit" 3 51, 3 13 0, S_0000013624e35020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_0000013624e0caa0/d .functor AND 8, L_0000013624e0ce90, v0000013624e9fcc0_0, C4<11111111>, C4<11111111>;
L_0000013624e0caa0 .delay 8 (1,1,1) L_0000013624e0caa0/d;
v0000013624e42750_0 .net "data1", 7 0, L_0000013624e0ce90;  alias, 1 drivers
v0000013624e426b0_0 .net "data2", 7 0, v0000013624e9fcc0_0;  alias, 1 drivers
v0000013624e41fd0_0 .net "result", 7 0, L_0000013624e0caa0;  alias, 1 drivers
S_0000013624e30960 .scope module, "forward" "ForwardUnit" 3 49, 3 1 0, S_0000013624e35020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data2";
    .port_info 1 /OUTPUT 8 "result";
L_0000013624e0cf00/d .functor BUFZ 8, v0000013624e9fcc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000013624e0cf00 .delay 8 (1,1,1) L_0000013624e0cf00/d;
v0000013624e42890_0 .net "data2", 7 0, v0000013624e9fcc0_0;  alias, 1 drivers
v0000013624e42110_0 .net "result", 7 0, L_0000013624e0cf00;  alias, 1 drivers
S_0000013624e30af0 .scope module, "mux" "MuxUnit" 3 53, 3 25 0, S_0000013624e35020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 3 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000013624e42610_0 .net "I1", 7 0, L_0000013624e0cf00;  alias, 1 drivers
v0000013624e42b10_0 .net "I2", 7 0, L_0000013624ea1f40;  alias, 1 drivers
v0000013624e42250_0 .net "I3", 7 0, L_0000013624e0caa0;  alias, 1 drivers
v0000013624e42430_0 .net "I4", 7 0, L_0000013624e0d050;  alias, 1 drivers
v0000013624e42070_0 .var "result", 7 0;
v0000013624e429d0_0 .net "select", 2 0, v0000013624e9f040_0;  alias, 1 drivers
E_0000013624e10200/0 .event anyedge, v0000013624e429d0_0, v0000013624e42110_0, v0000013624e424d0_0, v0000013624e41fd0_0;
E_0000013624e10200/1 .event anyedge, v0000013624e42430_0;
E_0000013624e10200 .event/or E_0000013624e10200/0, E_0000013624e10200/1;
S_0000013624e35ba0 .scope module, "or1" "OrUnit" 3 52, 3 19 0, S_0000013624e35020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_0000013624e0d050/d .functor OR 8, L_0000013624e0ce90, v0000013624e9fcc0_0, C4<00000000>, C4<00000000>;
L_0000013624e0d050 .delay 8 (1,1,1) L_0000013624e0d050/d;
v0000013624e421b0_0 .net "data1", 7 0, L_0000013624e0ce90;  alias, 1 drivers
v0000013624e427f0_0 .net "data2", 7 0, v0000013624e9fcc0_0;  alias, 1 drivers
v0000013624e42e30_0 .net "result", 7 0, L_0000013624e0d050;  alias, 1 drivers
S_0000013624e35d30 .scope module, "controlUnit1" "controlunit" 2 29, 4 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "writeanable";
    .port_info 2 /OUTPUT 1 "istwoscomp";
    .port_info 3 /OUTPUT 1 "isregout";
    .port_info 4 /OUTPUT 3 "ALUop";
v0000013624e9f040_0 .var "ALUop", 2 0;
v0000013624e9e5a0_0 .var "isregout", 0 0;
v0000013624e9eb40_0 .var "istwoscomp", 0 0;
v0000013624e9e3c0_0 .net "opcode", 7 0, v0000013624e9e280_0;  alias, 1 drivers
v0000013624e9f0e0_0 .var "writeanable", 0 0;
E_0000013624e10900 .event anyedge, v0000013624e9e3c0_0;
S_0000013624e243a0 .scope module, "dec" "decoder" 2 27, 5 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 8 "opcode";
    .port_info 2 /OUTPUT 8 "immediate";
    .port_info 3 /OUTPUT 3 "readreg2";
    .port_info 4 /OUTPUT 3 "readreg1";
    .port_info 5 /OUTPUT 3 "writereg";
v0000013624e9f720_0 .var "immediate", 7 0;
v0000013624e9fea0_0 .net "instruction", 31 0, o0000013624e447a8;  alias, 0 drivers
v0000013624e9e280_0 .var "opcode", 7 0;
v0000013624e9e0a0_0 .var "readreg1", 2 0;
v0000013624e9e820_0 .var "readreg2", 2 0;
v0000013624e9e960_0 .var "writereg", 2 0;
E_0000013624e10940 .event anyedge, v0000013624e9fea0_0;
S_0000013624e24530 .scope module, "mux1" "mux2x1" 2 32, 6 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000013624e9f9a0_0 .net "input1", 7 0, L_0000013624e0cd40;  alias, 1 drivers
v0000013624e9ee60_0 .net "input2", 7 0, v0000013624e9f860_0;  alias, 1 drivers
v0000013624e9ebe0_0 .var "out", 7 0;
v0000013624e9e140_0 .net "select", 0 0, v0000013624e9e5a0_0;  alias, 1 drivers
E_0000013624e0ffc0 .event anyedge, v0000013624e9e5a0_0, v0000013624e9ee60_0, v0000013624e9f9a0_0;
S_0000013624dce270 .scope module, "mux2" "mux2x1" 2 33, 6 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000013624e9fa40_0 .net "input1", 7 0, v0000013624e9f720_0;  alias, 1 drivers
v0000013624e9ff40_0 .net "input2", 7 0, v0000013624e9ebe0_0;  alias, 1 drivers
v0000013624e9fcc0_0 .var "out", 7 0;
v0000013624e9ec80_0 .net "select", 0 0, v0000013624e9e5a0_0;  alias, 1 drivers
E_0000013624e10980 .event anyedge, v0000013624e9e5a0_0, v0000013624e9ebe0_0, v0000013624e9f720_0;
S_0000013624dce400 .scope module, "pc1" "pc" 2 28, 7 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "pc";
v0000013624e9e8c0_0 .net "CLK", 0 0, o0000013624e44b98;  alias, 0 drivers
v0000013624e9ea00_0 .net "RESET", 0 0, o0000013624e44bc8;  alias, 0 drivers
v0000013624e9e1e0_0 .var "pc", 31 0;
E_0000013624e10540 .event posedge, v0000013624e9e8c0_0;
S_0000013624e170b0 .scope module, "regfile" "reg_file" 2 30, 8 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OUT2ADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "INADDRESS";
    .port_info 3 /INPUT 8 "IN";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_0000013624e0ce90/d .functor BUFZ 8, L_0000013624ea0e60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000013624e0ce90 .delay 8 (2,2,2) L_0000013624e0ce90/d;
L_0000013624e0cd40/d .functor BUFZ 8, L_0000013624ea08c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000013624e0cd40 .delay 8 (2,2,2) L_0000013624e0cd40/d;
v0000013624e9e6e0_0 .net "CLOCK", 0 0, o0000013624e44b98;  alias, 0 drivers
v0000013624e9fb80_0 .net "IN", 7 0, v0000013624e42070_0;  alias, 1 drivers
v0000013624e9f180_0 .net "INADDRESS", 2 0, v0000013624e9e960_0;  alias, 1 drivers
v0000013624e9ed20_0 .net "OUT1", 7 0, L_0000013624e0ce90;  alias, 1 drivers
v0000013624e9edc0_0 .net "OUT1ADDRESS", 2 0, v0000013624e9e0a0_0;  alias, 1 drivers
v0000013624e9fd60_0 .net "OUT2", 7 0, L_0000013624e0cd40;  alias, 1 drivers
v0000013624e9f4a0_0 .net "OUT2ADDRESS", 2 0, v0000013624e9e820_0;  alias, 1 drivers
v0000013624e9e500 .array "REGISTER", 0 7, 7 0;
v0000013624e9fae0_0 .net "RESET", 0 0, o0000013624e44bc8;  alias, 0 drivers
v0000013624e9fc20_0 .net "WRITE", 0 0, v0000013624e9f0e0_0;  alias, 1 drivers
v0000013624e9f7c0_0 .net *"_ivl_0", 7 0, L_0000013624ea0e60;  1 drivers
v0000013624e9f2c0_0 .net *"_ivl_10", 4 0, L_0000013624ea19a0;  1 drivers
L_0000013624ed00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013624e9fe00_0 .net *"_ivl_13", 1 0, L_0000013624ed00d0;  1 drivers
v0000013624e9ef00_0 .net *"_ivl_2", 4 0, L_0000013624ea23a0;  1 drivers
L_0000013624ed0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013624e9f400_0 .net *"_ivl_5", 1 0, L_0000013624ed0088;  1 drivers
v0000013624e9f5e0_0 .net *"_ivl_8", 7 0, L_0000013624ea08c0;  1 drivers
v0000013624e9f540_0 .var/i "i", 31 0;
L_0000013624ea0e60 .array/port v0000013624e9e500, L_0000013624ea23a0;
L_0000013624ea23a0 .concat [ 3 2 0 0], v0000013624e9e0a0_0, L_0000013624ed0088;
L_0000013624ea08c0 .array/port v0000013624e9e500, L_0000013624ea19a0;
L_0000013624ea19a0 .concat [ 3 2 0 0], v0000013624e9e820_0, L_0000013624ed00d0;
S_0000013624e17240 .scope module, "twoscom" "twocomp" 2 31, 9 1 0, S_0000013624e34e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input_nupm";
    .port_info 1 /OUTPUT 8 "output_nupm";
v0000013624e9f680_0 .net "input_nupm", 7 0, L_0000013624e0cd40;  alias, 1 drivers
v0000013624e9f860_0 .var/s "output_nupm", 7 0;
E_0000013624e0ff40 .event anyedge, v0000013624e9f9a0_0;
    .scope S_0000013624e243a0;
T_0 ;
    %wait E_0000013624e10940;
    %load/vec4 v0000013624e9fea0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000013624e9e280_0, 0, 8;
    %load/vec4 v0000013624e9fea0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0000013624e9e960_0, 0, 3;
    %load/vec4 v0000013624e9fea0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0000013624e9e0a0_0, 0, 3;
    %load/vec4 v0000013624e9fea0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0000013624e9e820_0, 0, 3;
    %load/vec4 v0000013624e9fea0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000013624e9f720_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000013624dce400;
T_1 ;
    %wait E_0000013624e10540;
    %load/vec4 v0000013624e9ea00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013624e9e1e0_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000013624e9e1e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000013624e9e1e0_0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013624e35d30;
T_2 ;
    %wait E_0000013624e10900;
    %load/vec4 v0000013624e9e3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013624e9eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013624e9e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013624e9f040_0, 0, 3;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000013624e170b0;
T_3 ;
    %wait E_0000013624e10540;
    %load/vec4 v0000013624e9fae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013624e9f540_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000013624e9f540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000013624e9f540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013624e9e500, 0, 4;
    %load/vec4 v0000013624e9f540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013624e9f540_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000013624e9fc20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %delay 1, 0;
    %load/vec4 v0000013624e9fb80_0;
    %load/vec4 v0000013624e9f180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013624e9e500, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000013624e17240;
T_4 ;
    %wait E_0000013624e0ff40;
    %delay 1, 0;
    %load/vec4 v0000013624e9f680_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000013624e9f860_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000013624e24530;
T_5 ;
    %wait E_0000013624e0ffc0;
    %load/vec4 v0000013624e9e140_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000013624e9f9a0_0;
    %store/vec4 v0000013624e9ebe0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000013624e9ee60_0;
    %store/vec4 v0000013624e9ebe0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000013624dce270;
T_6 ;
    %wait E_0000013624e10980;
    %load/vec4 v0000013624e9ec80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000013624e9fa40_0;
    %store/vec4 v0000013624e9fcc0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000013624e9ff40_0;
    %store/vec4 v0000013624e9fcc0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000013624e30af0;
T_7 ;
    %wait E_0000013624e10200;
    %load/vec4 v0000013624e429d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000013624e42070_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000013624e42610_0;
    %assign/vec4 v0000013624e42070_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000013624e42b10_0;
    %assign/vec4 v0000013624e42070_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000013624e42250_0;
    %assign/vec4 v0000013624e42070_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000013624e42430_0;
    %assign/vec4 v0000013624e42070_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./controlunit.v";
    "./decoder.v";
    "./mux2x1.v";
    "./pc.v";
    "./reg_file.v";
    "./2scompement.v";
