// Seed: 1225203546
module module_0 (
    output wor id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri0 id_6
);
  assign id_2 = -1;
  assign id_2 = -1;
endmodule
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  module_1,
    input  uwire id_5
    , id_10,
    output wor   id_6,
    input  wor   id_7,
    input  tri1  id_8
);
  always @(posedge id_2) begin : LABEL_0
    id_10 <= id_7;
    id_10 = 1;
  end
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_8,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
