/dts-v1/;

/ {
	model = "MT6895";
	compatible = "mediatek,MT6895";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	aliases {
		i2c0 = "/soc/i2c@11f40000";
		i2c1 = "/soc/i2c@11d00000";
		i2c2 = "/soc/i2c@11d01000";
		i2c3 = "/soc/i2c@11d02000";
		i2c4 = "/soc/i2c@11d03000";
		i2c5 = "/soc/i2c@11280000";
		i2c6 = "/soc/i2c@11281000";
		i2c7 = "/soc/i2c@11d04000";
		i2c8 = "/soc/i2c@11d05000";
		i2c9 = "/soc/i2c@11d06000";
		ovl0 = "/soc/disp_ovl@14002000";
		ovl1 = "/soc/disp_ovl@14402000";
		ovl3 = "/soc/disp_ovl@14003000";
		ovl4 = "/soc/disp_ovl@14004000";
		ovl5 = "/soc/disp_ovl@14403000";
		ovl6 = "/soc/disp_ovl@14404000";
		rdma0 = "/soc/disp_rdma@14006000";
		rdma1 = "/soc/disp_rdma@1401c000";
		rdma2 = "/soc/disp_rdma@14406000";
		rdma3 = "/soc/disp_rdma@1441c000";
		wdma0 = "/soc/disp_wdma0@14018000";
		wdma1 = "/soc/disp_wdma1@1401f000";
		wdma2 = "/soc/disp_wdma0@14418000";
		wdma3 = "/soc/disp_wdma1@1441f000";
		dsi0 = "/soc/dsi@14017000";
		rsz0 = "/soc/disp_rsz0@14005000";
		rsz1 = "/soc/disp_rsz0@14405000";
		tdshp0 = "/soc/disp_tdshp@14007000";
		tdshp1 = "/soc/disp_tdshp@14407000";
		color0 = "/soc/disp_color@14009000";
		color1 = "/soc/disp_color@14409000";
		ccorr0 = "/soc/disp_ccorr@1400a000";
		ccorr1 = "/soc/disp_ccorr@1400b000";
		ccorr2 = "/soc/disp_ccorr@1440a000";
		ccorr3 = "/soc/disp_ccorr@1440b000";
		c3d0 = "/soc/disp_c3d@14008000";
		c3d1 = "/soc/disp_c3d@14408000";
		aal0 = "/soc/disp_aal@1400d000";
		aal1 = "/soc/disp_aal@1440d000";
		gamma0 = "/soc/disp_gamma@1400e000";
		gamma1 = "/soc/disp_gamma@1440e000";
		dither0 = "/soc/disp_dither@14010000";
		dither1 = "/soc/disp_dither@14410000";
		maal0 = "/soc/disp_mdp_aal@1400c000";
		maal1 = "/soc/disp_mdp_aal@1440c000";
		postmask0 = "/soc/disp_postmask0@1400f000";
		postmask1 = "/soc/disp_postmask0@1440f000";
		chist0 = "/soc/disp_chist@14011000";
		chist1 = "/soc/disp_chist@14012000";
		chist2 = "/soc/disp_chist@14411000";
		chist3 = "/soc/disp_chist@14412000";
		cm0 = "/soc/disp_cm@14013000";
		cm1 = "/soc/disp_cm@14413000";
		spr0 = "/soc/disp_spr@14014000";
		mml_hdr0 = "/soc/mml_hdr0@1f805000";
		mml_hdr1 = "/soc/mml_hdr1@1f806000";
		mml_aal0 = "/soc/mml_aal0@1f807000";
		mml_aal1 = "/soc/mml_aal1@1f808000";
		mml_rsz0 = "/soc/mml_rsz0@1f809000";
		mml_rsz1 = "/soc/mml_rsz1@1f80a000";
		mml_tdshp0 = "/soc/mml_tdshp0@1f80b000";
		mml_tdshp1 = "/soc/mml_tdshp1@1f80c000";
		mml_color0 = "/soc/mml_color0@1f80d000";
		mml_color1 = "/soc/mml_color1@1f80e000";
		mml_wrot0 = "/soc/mml_wrot0@1f80f000";
		mml_wrot1 = "/soc/mml_wrot1@1f810000";
		mml_rsz2 = "/soc/mml_rsz2@1f813000";
		mml_rsz3 = "/soc/mml_rsz3@1f814000";
		mml_wrot2 = "/soc/mml_wrot2@1f815000";
		mml_wrot3 = "/soc/mml_wrot3@1f816000";
		mtksmmu0 = "/soc/iommu@1e802000";
		mtksmmu1 = "/soc/iommu@1e810000";
		mtksmmu2 = "/soc/iommu@19010000";
		mtksmmu3 = "/soc/iommu@19015000";
		spr1 = "/soc/disp_spr@14414000";
		dsc0 = "/soc/disp_dsc_wrap@14015000";
		dsc1 = "/soc/disp_dsc1_wrap@14415000";
		merge0 = "/soc/disp_merge@14016000";
		merge1 = "/soc/disp_merge@14416000";
		inlinerotate0 = "/soc/inlinerot@14020000";
		inlinerotate1 = "/soc/inlinerot@14420000";
	};

	clk_ao {
		compatible = "simple-bus";
		phandle = <0x13f>;
	};

	clkitg {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0x140>;

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <0x02>;
		};
	};

	disable_unused {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0x141>;

		disable-unused-clk-mdpsys1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x03 0x00 0x03 0x01 0x03 0x02 0x03 0x03 0x03 0x04 0x03 0x05 0x03 0x06 0x03 0x07 0x03 0x08 0x03 0x09 0x03 0x0a 0x03 0x0b 0x03 0x0c 0x03 0x0d 0x03 0x0e 0x03 0x0f 0x03 0x10 0x03 0x11 0x03 0x12 0x03 0x13 0x03 0x14 0x03 0x15 0x03 0x16 0x03 0x17 0x03 0x18 0x03 0x19 0x03 0x1a 0x03 0x1b 0x03 0x1c>;
			power-domains = <0x04 0x12>;
		};

		disable-unused-clk-mdpsys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x05 0x00 0x05 0x01 0x05 0x02 0x05 0x03 0x05 0x04 0x05 0x05 0x05 0x06 0x05 0x07 0x05 0x08 0x05 0x09 0x05 0x0a 0x05 0x0b 0x05 0x0c 0x05 0x0d 0x05 0x0e 0x05 0x0f 0x05 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x1c>;
			power-domains = <0x04 0x11>;
		};

		disable-unused-clk-mminfra_config {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			power-domains = <0x04 0x06>;
		};

		disable-unused-clk-afe {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x07 0x00 0x07 0x01 0x07 0x02 0x07 0x03 0x07 0x04 0x07 0x05 0x07 0x06 0x07 0x07 0x07 0x08 0x07 0x09 0x07 0x0a 0x07 0x0b 0x07 0x0c 0x07 0x0d 0x07 0x0e 0x07 0x0f 0x07 0x10 0x07 0x11 0x07 0x12 0x07 0x13 0x07 0x14 0x07 0x15 0x07 0x16 0x07 0x17 0x07 0x18 0x07 0x19 0x07 0x1a 0x07 0x1b 0x07 0x1c 0x07 0x1d 0x07 0x1e 0x07 0x1f 0x07 0x20 0x07 0x21 0x07 0x22 0x07 0x23 0x07 0x24>;
			power-domains = <0x04 0x04>;
			#set-syscore-device;
		};

		disable-unused-clk-ccu {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x08 0x00 0x08 0x01 0x08 0x02 0x08 0x03>;
			power-domains = <0x04 0x0c>;
		};

		disable-unused-clk-camsys_mraw {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x09 0x00 0x09 0x01 0x09 0x02 0x09 0x03 0x09 0x04 0x09 0x05 0x09 0x06 0x09 0x07>;
			power-domains = <0x04 0x0d>;
		};

		disable-unused-clk-camsys_yuvc {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0a 0x00 0x0a 0x01 0x0a 0x02>;
			power-domains = <0x04 0x10>;
		};

		disable-unused-clk-camsys_rawc {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0b 0x00 0x0b 0x01 0x0b 0x02>;
			power-domains = <0x04 0x10>;
		};

		disable-unused-clk-camsys_yuvb {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0c 0x00 0x0c 0x01 0x0c 0x02>;
			power-domains = <0x04 0x0f>;
		};

		disable-unused-clk-camsys_rawb {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0d 0x00 0x0d 0x01 0x0d 0x02>;
			power-domains = <0x04 0x0f>;
		};

		disable-unused-clk-camsys_yuva {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0e 0x00 0x0e 0x01 0x0e 0x02>;
			power-domains = <0x04 0x0e>;
		};

		disable-unused-clk-camsys_rawa {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0f 0x00 0x0f 0x01 0x0f 0x02>;
			power-domains = <0x04 0x0e>;
		};

		disable-unused-clk-cam_main_r1a {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x10 0x00 0x10 0x01 0x10 0x02 0x10 0x03 0x10 0x04 0x10 0x05 0x10 0x06 0x10 0x07 0x10 0x08 0x10 0x09 0x10 0x0a 0x10 0x0b 0x10 0x0c 0x10 0x0d 0x10 0x0e 0x10 0x0f 0x10 0x10 0x10 0x11 0x10 0x12 0x10 0x13 0x10 0x14 0x10 0x15 0x10 0x16 0x10 0x17 0x10 0x18 0x10 0x19 0x10 0x1a 0x10 0x1b 0x10 0x1c 0x10 0x1d 0x10 0x1e 0x10 0x1f>;
			power-domains = <0x04 0x0c>;
		};

		disable-unused-clk-vencsys_c1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x11 0x00 0x11 0x01 0x11 0x02 0x11 0x03 0x11 0x04 0x11 0x05 0x11 0x06>;
			power-domains = <0x04 0x18>;
		};

		disable-unused-clk-vencsys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x12 0x00 0x12 0x01 0x12 0x02 0x12 0x03 0x12 0x04 0x12 0x05 0x12 0x06>;
			power-domains = <0x04 0x17>;
		};

		disable-unused-clk-vdec_gcon_base {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x13 0x00 0x13 0x01 0x13 0x02 0x13 0x03 0x13 0x04 0x13 0x05 0x13 0x06>;
			power-domains = <0x04 0x16>;
		};

		disable-unused-clk-vdec_soc_gcon_base {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x14 0x00 0x14 0x01 0x14 0x02 0x14 0x03 0x14 0x04 0x14 0x05 0x14 0x06 0x14 0x07>;
			power-domains = <0x04 0x15>;
		};

		disable-unused-clk-wpe3_dip1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x15 0x00 0x15 0x01>;
			power-domains = <0x04 0x09>;
		};

		disable-unused-clk-wpe2_dip1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x16 0x00 0x16 0x01>;
			power-domains = <0x04 0x09>;
		};

		disable-unused-clk-ipesys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x17 0x00 0x17 0x01 0x17 0x02 0x17 0x03 0x17 0x04>;
			power-domains = <0x04 0x0a>;
		};

		disable-unused-clk-wpe1_dip1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x18 0x00 0x18 0x01>;
			power-domains = <0x04 0x09>;
		};

		disable-unused-clk-dip_nr_dip1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x19 0x00 0x19 0x01>;
			power-domains = <0x04 0x09>;
		};

		disable-unused-clk-dip_top_dip1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x1a 0x00 0x1a 0x01>;
			power-domains = <0x04 0x09>;
		};

		disable-unused-clk-imgsys_main {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x1b 0x00 0x1b 0x01 0x1b 0x02 0x1b 0x03 0x1b 0x04 0x1b 0x05 0x1b 0x06 0x1b 0x07 0x1b 0x08 0x1b 0x09 0x1b 0x0a 0x1b 0x0b 0x1b 0x0c>;
			power-domains = <0x04 0x08>;
		};

		disable-unused-clk-mmsys1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x1c 0x00 0x1c 0x01 0x1c 0x02 0x1c 0x03 0x1c 0x04 0x1c 0x05 0x1c 0x06 0x1c 0x07 0x1c 0x08 0x1c 0x09 0x1c 0x0a 0x1c 0x0b 0x1c 0x0c 0x1c 0x0d 0x1c 0x0e 0x1c 0x0f 0x1c 0x10 0x1c 0x11 0x1c 0x12 0x1c 0x13 0x1c 0x14 0x1c 0x15 0x1c 0x16 0x1c 0x17 0x1c 0x18 0x1c 0x19 0x1c 0x1a 0x1c 0x1b 0x1c 0x1c 0x1c 0x1d 0x1c 0x1e 0x1c 0x1f 0x1c 0x20 0x1c 0x21 0x1c 0x22 0x1c 0x23 0x1c 0x24 0x1c 0x25 0x1c 0x26 0x1c 0x27 0x1c 0x28 0x1c 0x29 0x1c 0x2a 0x1c 0x2b 0x1c 0x2c 0x1c 0x2d 0x1c 0x2e 0x1c 0x2f>;
			power-domains = <0x04 0x14>;
		};

		disable-unused-clk-mmsys0 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x1d 0x00 0x1d 0x01 0x1d 0x02 0x1d 0x03 0x1d 0x04 0x1d 0x05 0x1d 0x06 0x1d 0x07 0x1d 0x08 0x1d 0x09 0x1d 0x0a 0x1d 0x0b 0x1d 0x0c 0x1d 0x0d 0x1d 0x0e 0x1d 0x0f 0x1d 0x10 0x1d 0x11 0x1d 0x12 0x1d 0x13 0x1d 0x14 0x1d 0x15 0x1d 0x16 0x1d 0x17 0x1d 0x18 0x1d 0x19 0x1d 0x1a 0x1d 0x1b 0x1d 0x1c 0x1d 0x1d 0x1d 0x1e 0x1d 0x1f 0x1d 0x20 0x1d 0x21 0x1d 0x22 0x1d 0x23 0x1d 0x24 0x1d 0x25 0x1d 0x26 0x1d 0x27 0x1d 0x28 0x1d 0x29 0x1d 0x2a 0x1d 0x2b 0x1d 0x2c 0x1d 0x2d 0x1d 0x2e 0x1d 0x2f>;
			power-domains = <0x04 0x13>;
		};

		disable-unused-clk-mfg {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x1e 0x00>;
		};

		disable-unused-clk-imp_iic_wrap_w {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x1f 0x00>;
		};

		disable-unused-clk-imp_iic_wrap_s {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x20 0x00 0x20 0x01 0x20 0x02 0x20 0x03 0x20 0x04 0x20 0x05 0x20 0x06>;
		};

		disable-unused-clk-ufs_pdn_cfg {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x21 0x00 0x21 0x01>;
		};

		disable-unused-clk-ufs_ao_config {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x22 0x00 0x22 0x01 0x22 0x02 0x22 0x03 0x22 0x04 0x22 0x05>;
		};

		disable-unused-clk-imp_iic_wrap_c {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x23 0x00 0x23 0x01>;
		};

		disable-unused-clk-pericfg_ao {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x24 0x00 0x24 0x01 0x24 0x02 0x24 0x03 0x24 0x04 0x24 0x05 0x24 0x06 0x24 0x07 0x24 0x08 0x24 0x09 0x24 0x0a 0x24 0x0b 0x24 0x0c 0x24 0x0d 0x24 0x0e 0x24 0x0f 0x24 0x10 0x24 0x11 0x24 0x12 0x24 0x13 0x24 0x14 0x24 0x15 0x24 0x16 0x24 0x17 0x24 0x18 0x24 0x19 0x24 0x1a 0x24 0x1b 0x24 0x1c 0x24 0x1d 0x24 0x1e>;
		};

		disable-unused-clk-infracfg_ao {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x25 0x00 0x25 0x01 0x25 0x02 0x25 0x03 0x25 0x04 0x25 0x05 0x25 0x06 0x25 0x07 0x25 0x08 0x25 0x09 0x25 0x0a 0x25 0x0b 0x25 0x0c 0x25 0x0d>;
		};

		disable-unused-clk-vlp_cksys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x26 0x00>;
		};

		disable-unused-clk-topckgen {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x27 0x58 0x27 0x59 0x27 0x5a 0x27 0x5b 0x27 0x5c 0x27 0x5d 0x27 0x5e 0x27 0x5f 0x27 0x60 0x27 0x61 0x27 0x62 0x27 0x04 0x27 0x05 0x27 0x06 0x27 0x07 0x27 0x08 0x27 0x09 0x27 0x0a 0x27 0x0b 0x27 0x0c 0x27 0x0d 0x27 0x0e 0x27 0x0f 0x27 0x10 0x27 0x11 0x27 0x12 0x27 0x13 0x27 0x14 0x27 0x15 0x27 0x16 0x27 0x17 0x27 0x18 0x27 0x19 0x27 0x1a 0x27 0x1b 0x27 0x1c 0x27 0x1d 0x27 0x1e 0x27 0x1f 0x27 0x20 0x27 0x22 0x27 0x23 0x27 0x24 0x27 0x25 0x27 0x26 0x27 0x27 0x27 0x28 0x27 0x29 0x27 0x2a 0x27 0x2b 0x27 0x2c 0x27 0x2d 0x27 0x2f 0x27 0x30 0x27 0x31 0x27 0x32 0x27 0x33 0x27 0x34 0x27 0x35 0x27 0x36 0x27 0x37 0x27 0x39 0x27 0x3a 0x27 0x3b 0x27 0x3c 0x27 0x43 0x27 0x44 0x27 0x46 0x27 0x47 0x27 0x48 0x27 0x49 0x27 0x4a 0x27 0x4c 0x27 0x4d 0x27 0x4e 0x27 0x4f 0x27 0x50 0x27 0x51 0x27 0x52 0x27 0x53 0x27 0x54 0x27 0x55 0x27 0x56 0x27 0x57>;
		};

		disable-unused-clk-apmixedsys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x28 0x00 0x28 0x01 0x28 0x02 0x28 0x03 0x28 0x04 0x28 0x05 0x28 0x06 0x28 0x07 0x28 0x08 0x28 0x09 0x28 0x0a 0x28 0x0b 0x28 0x0c 0x28 0x0d>;
		};

		disable-unused-clk-mfgpll_pll_ctrl {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x29 0x00>;
		};

		disable-unused-clk-mfgscpll_pll_ctrl {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x2a 0x00>;
		};

		disable-unused-clk-apupll_pll_ctrl {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x2b 0x00>;
		};

		disable-unused-clk-npupll_pll_ctrl {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x2c 0x00>;
		};

		disable-unused-clk-apupll1_pll_ctrl {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x2d 0x00>;
		};

		disable-unused-pd-ufs0_shutdown {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x02>;
		};

		disable-unused-pd-audio {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x04>;
			#set-syscore-device;
		};

		disable-unused-pd-adsp_top_dormant {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x05>;
			#set-syscore-device;
		};

		disable-unused-pd-adsp_infra {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x03>;
			#set-syscore-device;
		};

		disable-unused-pd-isp_main {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x08>;
		};

		disable-unused-pd-isp_dip1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x09>;
		};

		disable-unused-pd-isp_ipe {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0a>;
		};

		disable-unused-pd-isp_vcore {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x07>;
		};

		disable-unused-pd-vde0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x15>;
		};

		disable-unused-pd-vde1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x16>;
		};

		disable-unused-pd-ven0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x17>;
		};

		disable-unused-pd-ven1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x18>;
		};

		disable-unused-pd-cam_main {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0c>;
		};

		disable-unused-pd-cam_mraw {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0d>;
		};

		disable-unused-pd-cam_suba {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0e>;
		};

		disable-unused-pd-cam_subb {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0f>;
		};

		disable-unused-pd-cam_subc {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x10>;
		};

		disable-unused-pd-cam_vcore {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0b>;
		};

		disable-unused-pd-mdp0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x11>;
		};

		disable-unused-pd-mdp1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x12>;
		};

		disable-unused-pd-disp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x13>;
		};

		disable-unused-pd-disp1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x14>;
		};

		disable-unused-pd-mm_infra {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x06>;
		};

		disable-unused-pd-mm_proc_dormant {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x19>;
		};

		disable-unused-pd-dp_tx {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x1a>;
		};
	};

	clocks {

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0x142>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x02>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x6e>;
		};

		ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xf7f4900>;
			phandle = <0x143>;
		};
	};

	atf_logger {
		compatible = "mediatek,tfa_debug";
		phandle = <0x144>;
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram                         8250.nr_uarts=4 \t\t\trcupdate.rcu_expedited=1 transparent_hugepage=never \t\t\tvmalloc=400M swiotlb=noforce \t\t\tfirmware_class.path=/vendor/firmware";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x75>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			performance-domains = <0x2e 0x00>;
			clock-frequency = <0x65633340>;
			capacity-dmips-mhz = <0x17c>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x2f 0x30 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x38>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			performance-domains = <0x2e 0x00>;
			clock-frequency = <0x65633340>;
			capacity-dmips-mhz = <0x17c>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x2f 0x30 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x39>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			performance-domains = <0x2e 0x00>;
			clock-frequency = <0x65633340>;
			capacity-dmips-mhz = <0x17c>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x2f 0x30 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x3a>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			performance-domains = <0x2e 0x00>;
			clock-frequency = <0x65633340>;
			capacity-dmips-mhz = <0x17c>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x2f 0x30 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x3b>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x400>;
			enable-method = "psci";
			performance-domains = <0x2e 0x01>;
			clock-frequency = <0x8166d4c0>;
			capacity-dmips-mhz = <0x400>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x36 0x37 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x3c>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x500>;
			enable-method = "psci";
			performance-domains = <0x2e 0x01>;
			clock-frequency = <0x8166d4c0>;
			capacity-dmips-mhz = <0x400>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x36 0x37 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x3d>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x600>;
			enable-method = "psci";
			performance-domains = <0x2e 0x01>;
			clock-frequency = <0x8166d4c0>;
			capacity-dmips-mhz = <0x400>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x36 0x37 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x3e>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x700>;
			enable-method = "psci";
			performance-domains = <0x2e 0x02>;
			clock-frequency = <0x8166d4c0>;
			capacity-dmips-mhz = <0x400>;
			#cooling-cells = <0x02>;
			cpu-idle-states = <0x36 0x37 0x31 0x32 0x33 0x34 0x35>;
			phandle = <0x3f>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x38>;
				};

				core1 {
					cpu = <0x39>;
				};

				core2 {
					cpu = <0x3a>;
				};

				core3 {
					cpu = <0x3b>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x3c>;
				};

				core1 {
					cpu = <0x3d>;
				};

				core2 {
					cpu = <0x3e>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x3f>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x2f>;
			};

			cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10002>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x36>;
			};

			clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010101>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x30>;
			};

			clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010102>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x37>;
			};

			mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010701>;
				local-timer-stop;
				entry-latency-us = <0x1c2>;
				exit-latency-us = <0x258>;
				min-residency-us = <0xfa0>;
				phandle = <0x31>;
			};

			system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010f01>;
				local-timer-stop;
				entry-latency-us = <0x2bc>;
				exit-latency-us = <0x352>;
				min-residency-us = <0xfa0>;
				phandle = <0x32>;
			};

			system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010f02>;
				local-timer-stop;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3b6>;
				min-residency-us = <0xfa0>;
				phandle = <0x33>;
			};

			system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010f03>;
				local-timer-stop;
				entry-latency-us = <0x514>;
				exit-latency-us = <0xaf0>;
				min-residency-us = <0xfa0>;
				phandle = <0x34>;
			};

			s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1011f01>;
				local-timer-stop;
				entry-latency-us = <0x2710>;
				exit-latency-us = <0x2710>;
				min-residency-us = <0xffffffff>;
				phandle = <0x35>;
			};
		};
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04 0x00>;
		cpus = <0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f>;
	};

	lastbus {
		compatible = "mediatek,lastbus";
		enabled = <0x01>;
		sw_version = <0x01>;
		timeout_ms = <0xc8>;
		timeout_type = <0x00>;
		phandle = <0x145>;

		monitors {

			monitor1 {
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num_ports = <0x47>;
				idle_masks = <0x20 0x100>;
				bus_freq_mhz = <0x4e>;
			};

			monitor2 {
				monitor_name = "debug_ctrl_ao_INFRA_AO1";
				base = <0x1002b000>;
				num_ports = <0x12>;
				bus_freq_mhz = <0x4e>;
			};

			monitor3 {
				monitor_name = "debug_ctrl_ao_NEMI_AO";
				base = <0x10042000>;
				num_ports = <0x11>;
				idle_masks = <0x0c 0xffff8000 0x10 0x3fff>;
				bus_freq_mhz = <0x280>;
			};

			monitor4 {
				monitor_name = "debug_ctrl_ao_SEMI_AO";
				base = <0x10028000>;
				num_ports = <0x11>;
				idle_masks = <0x0c 0xffff8000 0x10 0x3fff>;
				bus_freq_mhz = <0x280>;
			};

			monitor5 {
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x11037000>;
				num_ports = <0x15>;
				bus_freq_mhz = <0x4e>;
			};

			monitor6 {
				monitor_name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c01d000>;
				num_ports = <0x0e>;
				bus_freq_mhz = <0x9c>;
			};

			monitor7 {
				monitor_name = "debug_ctrl_ao_AUD_BUS_AO_PDN";
				base = <0x1e015000>;
				num_ports = <0x3e>;
				bus_freq_mhz = <0x320>;
			};

			monitor8 {
				monitor_name = "debug_ctrl_ao_MM_AO";
				base = <0x1e825000>;
				num_ports = <0x1c>;
				bus_freq_mhz = <0x2b0>;
			};
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04 0x00>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x146>;

		scmi {
			compatible = "arm,scmi";
			mboxes = <0x40 0x00 0x40 0x01>;
			shmem = <0x41 0x42>;
			mbox-names = "tx\0rx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x147>;

			protocol@80 {
				reg = <0x80>;
				scmi_qos = <0x01>;
				scmi_pmic = <0x02>;
				scmi_met = <0x03>;
				scmi_gpupm = <0x06>;
				scmi_plt = <0x07>;
				scmi_smi = <0x08>;
				scmi_cm = <0x09>;
				scmi_slbc = <0x0a>;
				scmi_ssc = <0x0b>;
				scmi_apmcupm = <0x0c>;
				scmi_mminfra = <0x0d>;
				phandle = <0x148>;
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x149>;

		reserve-memory-vcp_share {
			compatible = "mediatek,reserve-memory-vcp_share";
			no-map;
			size = <0x00 0x201000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x43>;
		};

		ssheap-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x200000>;
			phandle = <0x44>;
		};
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x3000000>;
		svp-page-based-size = <0x00 0x2b800000>;
		tui-size = <0x00 0x00>;
		wfd-region-based-size = <0x00 0x00>;
		wfd-page-based-size = <0x00 0x00>;
		prot-region-based-size = <0x00 0x00>;
		prot-page-based-size = <0x00 0x00>;
		sapu-data-shm-size = <0x00 0x2000000>;
		phandle = <0x14a>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x43>;
	};

	ssheap {
		compatible = "mediatek,trusted_mem_ssheap";
		memory-region = <0x44>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x04>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04 0x00>;
		phandle = <0x01>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x38 0x39 0x3a 0x3b>;
				phandle = <0x14b>;
			};

			interrupt-partition-1 {
				affinity = <0x3c 0x3d 0x3e 0x3f>;
				phandle = <0x14c>;
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x00 0x01 0x0e 0x04 0x00 0x01 0x0b 0x04 0x00 0x01 0x0a 0x04 0x00>;
		clock-frequency = <0xc65d40>;
		phandle = <0x14d>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = [02 6a];
		quality = [03 84];
		phandle = <0x14e>;
	};

	qos@0011bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,qos_enable = <0x01>;
		reg = <0x00 0x11bb00 0x00 0x100>;
		phandle = <0x14f>;
	};

	cm_mgr@0c530000 {
		compatible = "mediatek,mt6895-cm_mgr";
		reg = <0x00 0xc530000 0x00 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <0x45 0x01 0x45 0x00>;
		interconnect-names = "cm-perf-bw";
		required-opps = <0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d>;
		cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,cp_up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,dt_down = <0x03 0x00 0x00 0x00 0x00 0x00 0x00>;
		cm_mgr,dt_up = <0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		use_bcpu_weight = "enable";
		cpu_power_bcpu_weight_max = <0x64>;
		cpu_power_bcpu_weight_min = <0x64>;
		phandle = <0x150>;
	};

	fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <0x45 0x01 0x45 0x00>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <0x46>;
		gcc_enable = <0x01>;
		fbt_cpu_mask = <0xff 0x80 0x0f 0x7f>;
		phandle = <0x151>;
	};

	mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0x00 0xc540000 0x00 0x22000 0x00 0xc56fb00 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56fba0 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56fc40 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56fce0 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56fd80 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56fe20 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56fec0 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04 0x00 0xc56ff60 0x00 0xa0 0x00 0xc582004 0x00 0x04 0x00 0xc582018 0x00 0x04 0x00 0xc582000 0x00 0x04 0x00 0xc582010 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv\0mbox5_base\0mbox5_set\0mbox5_clr\0mbox5_send\0mbox5_recv\0mbox6_base\0mbox6_set\0mbox6_clr\0mbox6_send\0mbox6_recv\0mbox7_base\0mbox7_set\0mbox7_clr\0mbox7_send\0mbox7_recv";
		interrupts = <0x00 0x18 0x04 0x00 0x00 0x19 0x04 0x00 0x00 0x1a 0x04 0x00 0x00 0x1b 0x04 0x00 0x00 0x1c 0x04 0x00 0x00 0x1d 0x04 0x00 0x00 0x1e 0x04 0x00 0x00 0x1f 0x04 0x00>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4\0mbox5\0mbox6\0mbox7";
		phandle = <0x152>;
	};

	sspm@1C340000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x1c300000 0x00 0x30000 0x00 0x1c340000 0x00 0x10000 0x00 0x1c380000 0x00 0x80>;
		reg-names = "sspm_base\0cfgreg\0mbox_share";
		interrupts = <0x00 0x121 0x04 0x00>;
		interrupt-names = "ipc";
		sspm_res_ram_start = <0x00>;
		sspm_res_ram_size = <0x110000>;
		phandle = <0x153>;
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-type = <0x02>;
		cpu-map = <0x01>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x9a 0x01 0x00>;
		phandle = <0x154>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0xbd 0x01 0x00>;
		phandle = <0x155>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	fingerprint {
		compatible = "mediatek,fpc1022\0mediatek,goodix-fp";
		phandle = <0x156>;
	};

	ssram1@1C350000 {
		compatible = "mmio-sram_1";
		reg = <0x00 0x1c350000 0x00 0x80>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x1c350000 0x80>;

		tiny_mbox@0 {
			compatible = "arm,scmi-tx-shmem";
			reg = <0x00 0x80>;
			phandle = <0x41>;
		};

		ktf_clkmgr_mem_region@50000000 {
			reg = <0x00 0x50000000 0x00 0x1000>;
			alignment = <0x00 0x1000>;
			no-map;
			phandle = <0x157>;
		};
	};

	ssram2@1C360000 {
		compatible = "mmio-sram_2";
		reg = <0x00 0x1c360000 0x00 0x80>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x1c360000 0x80>;

		tiny_mbox@1 {
			compatible = "arm,scmi-rx-shmem";
			reg = <0x00 0x80>;
			phandle = <0x42>;
		};
	};

	tinysys_mbox@1C351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0x00 0x1c351000 0x00 0x1000 0x00 0x1c361000 0x00 0x1000>;
		shmem = <0x41 0x42>;
		interrupts = <0x00 0x123 0x04 0x00 0x00 0x124 0x04 0x00>;
		#mbox-cells = <0x01>;
		phandle = <0x40>;
	};

	spmi@1c804000 {
		compatible = "mediatek,mt6895-spmi";
		reg = <0x00 0x1c804000 0x00 0x8ff 0x00 0x1c801000 0x00 0x100>;
		reg-names = "pmif\0spmimst";
		interrupts-extended = <0x4e 0xf3 0x04 0x01 0x00 0x19e 0x04 0x00>;
		interrupt-names = "rcs_irq\0pmif_irq";
		interrupt-controller;
		#interrupt-cells = <0x01>;
		irq_event_en = <0x80000000 0x00 0x00 0x00 0x00>;
		clocks = <0x26 0x01 0x26 0x04 0x26 0x03>;
		clock-names = "vlp_pmif_clk_mux\0vlp_spmimst_m_clk_mux\0vlp_spmimst_p_clk_mux";
		swinf_ch_start = <0x0a>;
		ap_swinf_no = <0x02>;
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		phandle = <0x6b>;

		pmic@4 {
			compatible = "mediatek,mt6363";
			reg = <0x04 0x00>;
			interrupts = <0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x12a>;

			mtk_dynamic_loading_throttling {
				compatible = "mediatek,mt6363-dynamic_loading_throttling";
				mediatek,charger = <0x4f>;
				uvlo-level = <0xa28>;
				io-channels = <0x50 0x02 0x50 0x03 0x50 0x00>;
				io-channel-names = "pmic_ptim\0pmic_imix_r\0pmic_batadc";
				phandle = <0x158>;
			};

			mtk-spmi-pmic-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6363-auxadc {
				compatible = "mediatek,mt6363-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x66>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x04 0x01>;
					avg-num = <0x40>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x03 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				vtref {
					channel = <0x11>;
					resistance-ratio = <0x03 0x02>;
				};

				vsyssns {
					channel = <0x12>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x40>;
				};

				imp {
					channel = <0x0f>;
					resistance-ratio = <0x04 0x01>;
				};

				vin1_100k {
					channel = <0x13>;
					pures = <0x00>;
				};

				vin1_open {
					channel = <0x13>;
					pures = <0x03>;
				};

				vin2_open {
					channel = <0x14>;
					pures = <0x03>;
				};

				vin3_open {
					channel = <0x15>;
					pures = <0x00>;
				};

				vin4_open {
					channel = <0x16>;
					pures = <0x00>;
				};

				vin5_open {
					channel = <0x17>;
					pures = <0x00>;
				};

				vin6_open {
					channel = <0x18>;
					pures = <0x00>;
				};

				vin7_open {
					channel = <0x19>;
					pures = <0x03>;
				};
			};

			mt6363-efuse {
				compatible = "mediatek,mt6363-efuse";
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				mt6363_e_data {
					reg = <0x5e 0x08>;
					phandle = <0x124>;
				};
			};

			mt6363-consys {
				compatible = "mediatek,mt6363-consys";
			};

			mt6363keys {
				compatible = "mediatek,mt6363-keys";
				mediatek,long-press-mode = <0x01>;
				power-off-time-sec = <0x00>;
				phandle = <0x159>;

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};

				home {
					linux,keycodes = <0x73>;
				};
			};

			regulators {

				VS2 {
					regulator-compatible = "VS2";
					regulator-name = "mt6363_vs2";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x15a>;
				};

				VBUCK1 {
					regulator-compatible = "VBUCK1";
					regulator-name = "mt6363_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x65>;
				};

				VBUCK2 {
					regulator-compatible = "VBUCK2";
					regulator-name = "mt6363_vbuck2";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x6f>;
				};

				VBUCK3 {
					regulator-compatible = "VBUCK3";
					regulator-name = "mt6363_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x15b>;
				};

				VBUCK4 {
					regulator-compatible = "VBUCK4";
					regulator-name = "mt6363_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x116>;
				};

				VBUCK5 {
					regulator-compatible = "VBUCK5";
					regulator-name = "mt6363_vbuck5";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x15c>;
				};

				VBUCK6 {
					regulator-compatible = "VBUCK6";
					regulator-name = "mt6363_vbuck6";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x63>;
				};

				VBUCK7 {
					regulator-compatible = "VBUCK7";
					regulator-name = "mt6363_vbuck7";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x15d>;
				};

				VS1 {
					regulator-compatible = "VS1";
					regulator-name = "mt6363_vs1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x15e>;
				};

				VS3 {
					regulator-compatible = "VS3";
					regulator-name = "mt6363_vs3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x15f>;
				};

				VSRAM_DIGRF {
					regulator-compatible = "VSRAM_DIGRF";
					regulator-name = "mt6363_vsram_digrf";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x160>;
				};

				VSRAM_MDFE {
					regulator-compatible = "VSRAM_MDFE";
					regulator-name = "mt6363_vsram_mdfe";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x161>;
				};

				VSRAM_MODEM {
					regulator-compatible = "VSRAM_MODEM";
					regulator-name = "mt6363_vsram_modem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x64>;
				};

				VSRAM_CPUB {
					regulator-compatible = "VSRAM_CPUB";
					regulator-name = "mt6363_vsram_cpub";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x162>;
				};

				VSRAM_CPUM {
					regulator-compatible = "VSRAM_CPUM";
					regulator-name = "mt6363_vsram_cpum";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x163>;
				};

				VSRAM_CPUL {
					regulator-compatible = "VSRAM_CPUL";
					regulator-name = "mt6363_vsram_cpul";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x164>;
				};

				VSRAM_APU {
					regulator-compatible = "VSRAM_APU";
					regulator-name = "mt6363_vsram_apu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x165>;
				};

				VEMC {
					regulator-compatible = "VEMC";
					regulator-name = "mt6363_vemc";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0xcf>;
				};

				VCN13 {
					regulator-compatible = "VCN13";
					regulator-name = "mt6363_vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x166>;
				};

				VTREF18 {
					regulator-compatible = "VTREF18";
					regulator-name = "mt6363_vtref18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x167>;
				};

				VAUX18 {
					regulator-compatible = "VAUX18";
					regulator-name = "mt6363_vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x168>;
				};

				VCN15 {
					regulator-compatible = "VCN15";
					regulator-name = "mt6363_vcn15";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x169>;
				};

				VUFS18 {
					regulator-compatible = "VUFS18";
					regulator-name = "mt6363_vufs18";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x16a>;
				};

				VIO18 {
					regulator-compatible = "VIO18";
					regulator-name = "mt6363_vio18";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x88>;
				};

				VM18 {
					regulator-compatible = "VM18";
					regulator-name = "mt6363_vm18";
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0x1c3a90>;
					regulator-enable-ramp-delay = <0x118>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x16b>;
				};

				VA15 {
					regulator-compatible = "VA15";
					regulator-name = "mt6363_va15";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x16c>;
				};

				VRF18 {
					regulator-compatible = "VRF18";
					regulator-name = "mt6363_vrf18";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x16d>;
				};

				VRFIO18 {
					regulator-compatible = "VRFIO18";
					regulator-name = "mt6363_vrfio18";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x16e>;
				};

				VIO075 {
					regulator-compatible = "VIO075";
					regulator-name = "mt6363_vio075";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = "\0\f5";
					regulator-enable-ramp-delay = <0xbb8>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x16f>;
				};

				VUFS12 {
					regulator-compatible = "VUFS12";
					regulator-name = "mt6363_vufs12";
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0x1c3a90>;
					regulator-enable-ramp-delay = <0x118>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0xd0>;
				};

				VA12_1 {
					regulator-compatible = "VA12_1";
					regulator-name = "mt6363_va12_1";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x170>;
				};

				VA12_2 {
					regulator-compatible = "VA12_2";
					regulator-name = "mt6363_va12_2";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x171>;
				};

				VRF12 {
					regulator-compatible = "VRF12";
					regulator-name = "mt6363_vrf12";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x172>;
				};

				VRF13 {
					regulator-compatible = "VRF13";
					regulator-name = "mt6363_vrf13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x173>;
				};

				VRF09 {
					regulator-compatible = "VRF09";
					regulator-name = "mt6363_vrf09";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x174>;
				};

				ISINK_LOAD {
					regulator-compatible = "isink_load";
					regulator-name = "mt6363_isink_load";
					phandle = <0x79>;
				};
			};
		};

		mt6319@6 {
			compatible = "mediatek,mt6319";
			reg = <0x06 0x00>;
			phandle = <0x175>;

			extbuck_debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6319_6_regulator {
				compatible = "mediatek,mt6315_6-regulator";
				buck-size = <0x02>;
				buck1-modeset-mask = <0x03>;
				buck3-modeset-mask = <0x03>;
				phandle = <0x176>;

				6_vbuck1 {
					regulator-compatible = "vbuck1";
					regulator-name = "6_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x5f>;
				};

				6_vbuck3 {
					regulator-compatible = "vbuck3";
					regulator-name = "6_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x54>;
				};
			};
		};

		mt6319@7 {
			compatible = "mediatek,mt6319";
			reg = <0x07 0x00>;
			phandle = <0x177>;

			extbuck_debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6319_7_regulator {
				compatible = "mediatek,mt6315_7-regulator";
				buck-size = <0x02>;
				buck1-modeset-mask = <0x0b>;
				phandle = <0x178>;

				7_vbuck1 {
					regulator-compatible = "vbuck1";
					regulator-name = "7_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x5e>;
				};

				7_vbuck3 {
					regulator-compatible = "vbuck3";
					regulator-name = "7_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-always-on;
					phandle = <0x5d>;
				};
			};
		};

		mt6685_mfd {
			compatible = "mediatek,mt6685";
			reg = <0x09 0x00>;
			phandle = <0x179>;

			mt6685_rtc {
				compatible = "mediatek,mt6685-rtc";
				interrupts = <0x09 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x17a>;

				fg_init {
					reg = <0x00 0x01>;
					phandle = <0x7c>;
				};

				fg_soc {
					reg = <0x01 0x01>;
					phandle = <0x7d>;
				};

				ext_32k {
					reg = <0x02 0x01>;
					bits = <0x06 0x01>;
					phandle = <0x17b>;
				};
			};

			mt6685_consys {
				compatible = "mediatek,mt6685-consys";
				phandle = <0x17c>;
			};

			mt6685_clock_buffer {
				compatible = "mediatek,clock_buffer";
				mediatek,xo-mode-num = <0x03>;
				mediatek,xo-buf-support = <0x01 0x01 0x01 0x01 0x00 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00>;
				mediatek,xo-buf-allow-control = <0x00 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
				mediatek,xo-buf-name = "XO_BBCK1\0XO_BBCK2\0XO_BBCK3\0XO_BBCK4\0XO_BBCK5\0XO_RFCK1A\0XO_RFCK1B\0XO_RFCK1C\0XO_RFCK2A\0XO_RFCK2B\0XO_RFCK2C\0XO_CONCK1\0XO_CONCK2";
				mediatek,bblpm-support;
				mediatek,xo-voter-support;
				mediatek,dcxo-de-sense-support;
				mediatek,dcxo-impedance-support;
				mediatek,dcxo-spmi-rw;
				mediatek,pmrc-en-support;
				mediatek,enable;
				clkbuf_ctl = <0x51>;
				phandle = <0x17d>;
			};
		};

		mtee_svp {
			compatible = "medaitek,svp";
			phandle = <0x17e>;
		};

		second_pmic@5 {
			compatible = "mediatek,mt6368";
			reg = <0x05 0x00>;
			interrupts = <0x05>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x02>;

			mtk-spmi-pmic-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			accdet {
				compatible = "mediatek,mt6368-accdet";
				accdet-name = "mt63xx-accdet";
				accdet-mic-vol = <0x08>;
				accdet-plugout-debounce = <0x01>;
				accdet-mic-mode = <0x02>;
				eint_use_ext_res = <0x00>;
				headset-mode-setting = <0x500 0x500 0x01 0x1f0 0x800 0x800 0x20 0x44 0x04 0x01 0x05 0x03 0x03 0x05 0x0e>;
				headset-use-ap-eint = <0x00>;
				headset-eint-num = <0x00>;
				headset-eint-trig-mode = <0x01>;
				headset-key-mode = <0x00>;
				headset-three-key-threshold = <0x00 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x00 0x79 0xc0 0x258>;
				headset-four-key-threshold = <0x00 0x3a 0x79 0xc0 0x190>;
				io-channels = <0x52 0x09>;
				io-channel-names = "pmic_accdet";
				nvmem = <0x53>;
				nvmem-names = "mt63xx-accdet-efuse";
				status = "okay";
				phandle = <0x126>;
			};

			mt6368-auxadc {
				compatible = "mediatek,mt6368-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x52>;

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				vin1_open {
					channel = <0x13>;
					pures = <0x03>;
				};

				vin2_open {
					channel = <0x14>;
					pures = <0x03>;
				};
			};

			mt6368-efuse {
				compatible = "mediatek,mt6368-efuse";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x53>;

				mt6368_e_data {
					reg = <0x52 0x0a>;
					phandle = <0x125>;
				};
			};

			mt6368-consys {
				compatible = "mediatek,mt6368-consys";
				phandle = <0x17f>;
			};

			mt6368codec {
				compatible = "mediatek,mt6368-sound";
				io-channels = <0x52 0x0c>;
				io-channel-names = "pmic_hpofs_cal";
				nvmem = <0x53>;
				nvmem-names = "pmic-hp-efuse";
				phandle = <0x180>;
			};

			regulators {

				VBUCK1 {
					regulator-compatible = "VBUCK1";
					regulator-name = "mt6368_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x181>;
				};

				VBUCK2 {
					regulator-compatible = "VBUCK2";
					regulator-name = "mt6368_vbuck2";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x115>;
				};

				VBUCK3 {
					regulator-compatible = "VBUCK3";
					regulator-name = "mt6368_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x182>;
				};

				VBUCK4 {
					regulator-compatible = "VBUCK4";
					regulator-name = "mt6368_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x129>;
				};

				VBUCK5 {
					regulator-compatible = "VBUCK5";
					regulator-name = "mt6368_vbuck5";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x183>;
				};

				VBUCK6 {
					regulator-compatible = "VBUCK6";
					regulator-name = "mt6368_vbuck6";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xb4>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x184>;
				};

				VPA {
					regulator-compatible = "VPA";
					regulator-name = "mt6368_vpa";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x185>;
				};

				VUSB {
					regulator-compatible = "VUSB";
					regulator-name = "mt6368_vusb";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0xfe>;
				};

				VAUX18 {
					regulator-compatible = "VAUX18";
					regulator-name = "mt6368_vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x186>;
				};

				VRF13_AIF {
					regulator-compatible = "VRF13_AIF";
					regulator-name = "mt6368_vrf13_aif";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x187>;
				};

				VRF18_AIF {
					regulator-compatible = "VRF18_AIF";
					regulator-name = "mt6368_vrf18_aif";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x188>;
				};

				VANT18 {
					regulator-compatible = "VANT18";
					regulator-name = "mt6368_vant18";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x189>;
				};

				VIBR {
					regulator-compatible = "VIBR";
					regulator-name = "mt6368_vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x18a>;
				};

				VIO28 {
					regulator-compatible = "VIO28";
					regulator-name = "mt6368_vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
					phandle = <0x18b>;
				};

				VFP {
					regulator-compatible = "VFP";
					regulator-name = "mt6368_vfp";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x18c>;
				};

				VTP {
					regulator-compatible = "VTP";
					regulator-name = "mt6368_vtp";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x18d>;
				};

				VMCH {
					regulator-compatible = "VMCH";
					regulator-name = "mt6368_vmch";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x87>;
				};

				VMC {
					regulator-compatible = "VMC";
					regulator-name = "mt6368_vmc";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x18e>;
				};

				VAUD18 {
					regulator-compatible = "VAUD18";
					regulator-name = "mt6368_vaud18";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x18f>;
				};

				VCN33_1 {
					regulator-compatible = "VCN33_1";
					regulator-name = "mt6368_vcn33_1";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x190>;
				};

				VCN33_2 {
					regulator-compatible = "VCN33_2";
					regulator-name = "mt6368_vcn33_2";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x191>;
				};

				VEFUSE {
					regulator-compatible = "VEFUSE";
					regulator-name = "mt6368_vefuse";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x192>;
				};

				VMCH_EINT_HIGH {
					regulator-compatible = "VMCH_EINT_HIGH";
					regulator-name = "mt6368_vmch_eint_high";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x84>;
				};

				VMCH_EINT_LOW {
					regulator-compatible = "VMCH_EINT_LOW";
					regulator-name = "mt6368_vmch_eint_low";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x193>;
				};
			};
		};
	};

	spmi_pmif_mpu@1c804900 {
		compatible = "mediatek,mt6895-spmi_pmif_mpu";
		reg = <0x00 0x1c804900 0x00 0x500>;
		reg-names = "pmif_mpu";
		mediatek,pmic_all_rgn_en = <0x20c2800>;
		phandle = <0x194>;
	};

	vmmspm {
		compatible = "mediatek,vmm_spm";
		reg = <0x00 0x1c001000 0x00 0x1000>;
		reg-names = "SPM_BASE";
		vmm-pmic-supply = <0x54>;
		phandle = <0x195>;
	};

	vmmdbg {
		compatible = "mediatek,vmm_dbg";
		mediatek,ccu_rproc = <0x55>;
		phandle = <0x196>;
	};

	ccu_rproc@1b080000 {
		compatible = "mediatek,ccu_rproc";
		reg = <0x00 0x1b080000 0x00 0x9000>;
		interrupts = <0x00 0x1de 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		mediatek,larbs = <0x56>;
		clocks = <0x27 0x49 0x27 0x44 0x08 0x00 0x08 0x01 0x08 0x02 0x10 0x01 0x10 0x1e>;
		clock-names = "CLK_TOP_CCUSYS_SEL\0CLK_TOP_CCU_AHB_SEL\0CLK_CCU_LARB\0CLK_CCU_AHB\0CLK_CCUSYS_CCU0\0CAM_LARB14\0CAM_MM1_GALS";
		mediatek,ccu_rproc1 = <0x57>;
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
		iommus = <0x58 0x30261 0x58 0x30260>;
		interconnects = <0x59 0x30020 0x59 0x10001 0x59 0x40261 0x59 0x10001 0x59 0x40260 0x59 0x10001>;
		interconnect-names = "ccu_g\0ccu_o\0ccu_i";
		secured = "yes";
		ccu_sramSize = <0x20000>;
		ccu_sramOffset = <0x20000>;
		ccu_dramSize = <0x100000>;
		ccu_dramAddr = <0x80000000>;
		ccu_emiRegion = <0x14>;
		phandle = <0x55>;
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0x114>;

		opp-0 {
			opp-hz = <0x00 0x1045a640>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x8c618>;
		};

		opp-2 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0x927c0>;
		};

		opp-3 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0x9eb10>;
		};

		opp-4 {
			opp-hz = <0x00 0x25317c00>;
			opp-microvolt = <0xaae60>;
		};
	};

	opp-table-img {
		compatible = "operating-points-v2";
		phandle = <0x5a>;

		opp-0 {
			opp-hz = <0x00 0xfbc5200>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x8c618>;
		};

		opp-2 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0x927c0>;
		};

		opp-3 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0x9eb10>;
		};

		opp-4 {
			opp-hz = <0x00 0x2756cd00>;
			opp-microvolt = <0xaae60>;
		};
	};

	opp-table-ipe {
		compatible = "operating-points-v2";
		phandle = <0xe1>;

		opp-0 {
			opp-hz = <0x00 0x1045a640>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x8c618>;
		};

		opp-2 {
			opp-hz = <0x00 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-3 {
			opp-hz = <0x00 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-4 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0xaae60>;
		};
	};

	opp-table-ccu {
		compatible = "operating-points-v2";
		phandle = <0x197>;

		opp-0 {
			opp-hz = <0x00 0x1045a640>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x8c618>;
		};

		opp-2 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0x927c0>;
		};

		opp-3 {
			opp-hz = <0x00 0x1dbe22c0>;
			opp-microvolt = <0x9eb10>;
		};

		opp-4 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0xaae60>;
		};
	};

	ispdvfs {
		compatible = "mediatek,ispdvfs";
		mediatek,ccu_rproc = <0x55>;
		mediatek,support_micro_processor = <0x01>;
		operating-points-v2 = <0x5a>;
		buck-vmm-supply = <0x54>;
		mediatek,disable_dvfs = <0x00>;
		mediatek,support_mux = "cam\0img\0ipe\0ccu";
		mediatek,mux_cam = "TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D4";
		mediatek,mux_img = "TOP_IMGPLL_D5\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4\0TOP_IMGPLL_D2";
		mediatek,mux_ipe = "TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_MAINPLL_D6\0TOP_MMPLL_D6\0TOP_MAINPLL_D4";
		mediatek,mux_ccu = "TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_UNIVPLL_D5\0TOP_MAINPLL_D4";
		clocks = <0x27 0x48 0x27 0x46 0x27 0x47 0x27 0x49 0x27 0x69 0x27 0x7d 0x27 0x83 0x27 0x7c 0x27 0x9a 0x27 0x99 0x27 0x98 0x27 0x71 0x27 0x9e 0x27 0x80>;
		clock-names = "cam\0img\0ipe\0ccu\0TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D4\0TOP_IMGPLL_D5\0TOP_IMGPLL_D2\0TOP_MAINPLL_D6\0TOP_MMPLL_D6\0TOP_UNIVPLL_D5";
		en_vb = <0x01>;
		phandle = <0x198>;

		vmm-proxy {
			regulator-name = "dvfs-vmm";
			regulator-min-microvolt = <0x86470>;
			regulator-max-microvolt = <0xaae60>;
			phandle = <0xe2>;
		};
	};

	ccu_rproc1 {
		compatible = "mediatek,ccu_rproc1";
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
		iommus = <0x58 0x40263 0x58 0x40262>;
		phandle = <0x57>;
	};

	sleep@1C001000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x1c001000 0x00 0x1000>;
		phandle = <0x199>;
	};

	spmtwam@1c001000 {
		compatible = "mediatek,spmtwam";
		reg = <0x00 0x1c001000 0x00 0x1000>;
		interrupts = <0x00 0x12d 0x04 0x00>;
		spm_twam_con = <0xf80>;
		spm_twam_window_len = <0xf84>;
		spm_twam_idle_sel = <0xf88>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0xf8c>;
		spm_twam_last_sta1 = <0xf90>;
		spm_twam_last_sta2 = <0xf94>;
		spm_twam_last_sta3 = <0xf98>;
		phandle = <0x19a>;
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0x00 0x11bc10 0x00 0x120 0x00 0x11bd30 0x00 0x120 0x00 0x11be50 0x00 0x120>;
			reg-names = "performance-domain0\0performance-domain1\0performance-domain2";
			#performance-domain-cells = <0x01>;
			phandle = <0x2e>;
		};

		cache-parity {
			compatible = "mediatek,mt6873-cache-parity";
			ecc-irq-support = <0x01>;
			arm_dsu_ecc_hwirq = <0x20>;
			interrupts = <0x00 0x00 0x04 0x00 0x00 0x01 0x04 0x00 0x00 0x02 0x04 0x00 0x00 0x03 0x04 0x00 0x00 0x04 0x04 0x00 0x00 0x05 0x04 0x00 0x00 0x06 0x04 0x00 0x00 0x07 0x04 0x00>;
		};

		eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x11bc00>;
			offs-thermal-limit = <0x1208 0x120c 0x1210 0x1214>;
			offs-cap = <0xfa0>;
			phandle = <0x19b>;
		};

		lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0x00 0x114400 0x00 0xc00>;
			phandle = <0x19c>;
		};

		mcusys_ao_cfg@0c530000 {
			reg = <0x00 0xc530000 0x00 0x10000>;
			phandle = <0x5c>;
		};

		mcusys_pll1u_top@1000c000 {
			reg = <0x00 0x1000c000 0x00 0x1000>;
			phandle = <0x5b>;
		};

		cpuhvfs@00114400 {
			compatible = "mediatek,cpufreq-hybrid";
			reg = <0x00 0x114400 0x00 0xc00 0x00 0x11bc00 0x00 0x1400 0x00 0x112400 0x00 0x1800 0x00 0x114f40 0x00 0xc0>;
			reg-names = "USRAM\0CSRAM\0ESRAM";
			cslog-range = <0x3d0 0xfa0>;
			tbl-off = <0x04 0x4c 0x94 0xdc>;
			mcucfg-ver = <0x00>;
			apmixedsys = <0x5b>;
			clk-div-base = <0x5c>;
			pll-con = <0x20c 0x21c 0x22c 0x23c>;
			clk-div = <0xa2a0 0xa2a4 0xa2a8 0xa2e0>;
			proc1-supply = <0x5d>;
			proc2-supply = <0x5e>;
			proc3-supply = <0x5f>;
			proc4-supply = <0x5d>;
			proc3 = <0x186a>;
			nvmem-cells = <0x60>;
			nvmem-cell-names = "lkginfo";
			phandle = <0x19d>;
		};

		cq_dma@10212000 {
			compatible = "mediatek,cqdma";
			reg = <0x00 0x10212000 0x00 0x1000 0x00 0x10212100 0x00 0x1000 0x00 0x10212200 0x00 0x1000 0x00 0x10212300 0x00 0x1000>;
			interrupts = <0x00 0xc6 0x04 0x00 0x00 0xc7 0x04 0x00 0x00 0xc8 0x04 0x00 0x00 0xc9 0x04 0x00>;
			dma-channels = <0x04>;
			dma-channel-mask = <0x3f>;
			phandle = <0x19e>;
		};

		dma-controller@11300800 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0x00 0x11300800 0x00 0x80 0x00 0x11300880 0x00 0x80 0x00 0x11300900 0x00 0x80 0x00 0x11300980 0x00 0x80>;
			interrupts = <0x00 0xad 0x04 0x00 0x00 0xae 0x04 0x00 0x00 0xaf 0x04 0x00 0x00 0xb0 0x04 0x00>;
			clocks = <0x24 0x14>;
			clock-names = "apdma";
			dma-requests = <0x04>;
			#dma-cells = <0x01>;
			phandle = <0x61>;
		};

		serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0x00 0x11001000 0x00 0x1000>;
			interrupts = <0x00 0x8d 0x04 0x00>;
			dmas = <0x61 0x00 0x61 0x01>;
			dma-names = "tx\0rx";
			clocks = <0x02 0x24 0x00>;
			clock-names = "baud\0bus";
			phandle = <0x19f>;
		};

		syscon@10000000 {
			compatible = "mediatek,mt6895-topckgen\0syscon";
			reg = <0x00 0x10000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x27>;
		};

		syscon@10001000 {
			compatible = "mediatek,mt6895-infracfg_ao\0syscon\0simple-mfd";
			reg = <0x00 0x10001000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x25>;

			reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <0x01>;
				ti,reset-bits = <0x120 0x00 0x124 0x00 0x00 0x00 0x1c 0x730 0x0c 0x734 0x0c 0x00 0x00 0x1c>;
				phandle = <0x119>;
			};
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x00 0x10002000 0x00 0x1000>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0x00 0x10003000 0x00 0x1000>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0x00 0x10005000 0x00 0x1000>;
			phandle = <0x1a0>;
		};

		syscon@1000c000 {
			compatible = "mediatek,mt6895-apmixedsys\0syscon";
			reg = <0x00 0x1000c000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x28>;
		};

		dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
			interrupts = <0x00 0x100 0x04 0x00 0x00 0x2f8 0x04 0x00>;
			mediatek,dpmaif_ver = <0x03>;
			mediatek,dpmaif_cap = <0x04>;
			clocks = <0x25 0x0b 0x25 0x05 0x25 0x0d>;
			clock-names = "infra-dpmaif-clk\0infra-dpmaif-blk-clk\0infra-dpmaif-rg-mmw-clk";
			phandle = <0x1a1>;
		};

		ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
			mediatek,sram_size = <0x200>;
			interrupts = <0x00 0xf1 0x04 0x00 0x00 0xf2 0x04 0x00>;
			clocks = <0x25 0x03 0x25 0x04 0x25 0x01 0x25 0x02 0x25 0x0c 0x25 0x07>;
			clock-names = "infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif4-md\0infra-ccif5-md";
			phandle = <0x1a2>;
		};

		mddriver {
			compatible = "mediatek,mddriver";
			mediatek,mdhif_type = <0x06>;
			mediatek,md_id = <0x00>;
			mediatek,ap_plat_info = <0x1aef>;
			mediatek,md_generation = <0x189a>;
			mediatek,offset_epon_md1 = <0x44 0x06>;
			mediatek,cldma_capability = <0x0e>;
			mediatek,power_flow_config = <0x04>;
			mediatek,srclken_o1 = <0x00>;
			reg = <0x00 0xd124000 0x00 0x2000>;
			interrupts = <0x00 0xfd 0x04 0x00 0x00 0xf1 0x04 0x00 0x00 0xf2 0x04 0x00>;
			power-domains = <0x04 0x00>;
			ccci-infracfg = <0x25>;
			ccci-topckgen = <0x27>;
			md_vmodem-supply = <0x63>;
			md_vmodem = "\0\f5\0\0\f5";
			md_vsram-supply = <0x64>;
			md_vsram = "\0\f5\0\0\f5";
			md_vdigrf-supply = <0x65>;
			md_vdigrf = <0xaae60 0xaae60>;
			phandle = <0x1a3>;
		};

		md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channel-names = "md-channel\0md-battery";
			io-channels = <0x66 0x313>;
			phandle = <0x1a4>;
		};

		ccci_scp {
			compatible = "mediatek,ccci_md_scp";
			clocks = <0x25 0x08 0x25 0x09>;
			clock-names = "infra-ccif2-ap\0infra-ccif2-md";
			phandle = <0x1a5>;
		};

		gpio {
			compatible = "mediatek,gpio_usage_mapping";
			phandle = <0x1a6>;
		};

		radio_md_cfg {
			compatible = "mediatek,radio_md_cfg";
			phandle = <0x1a7>;
		};

		syscon@11036000 {
			compatible = "mediatek,mt6895-pericfg_ao\0syscon";
			reg = <0x00 0x11036000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x24>;
		};

		syscon@11201000 {
			compatible = "mediatek,mt6895-ssusb_device\0syscon";
			reg = <0x00 0x11201000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1a8>;
		};

		syscon@11203e00 {
			compatible = "mediatek,mt6895-ssusb_sifslv_ippc\0syscon";
			reg = <0x00 0x11203e00 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1a9>;
		};

		syscon@11213e00 {
			compatible = "mediatek,mt6895-ssusb_sifslv_ippc_p1\0syscon";
			reg = <0x00 0x11213e00 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1aa>;
		};

		syscon@11282000 {
			compatible = "mediatek,mt6895-imp_iic_wrap_c\0syscon";
			reg = <0x00 0x11282000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x23>;
		};

		syscon@11d07000 {
			compatible = "mediatek,mt6895-imp_iic_wrap_s\0syscon";
			reg = <0x00 0x11d07000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x20>;
		};

		syscon@11f41000 {
			compatible = "mediatek,mt6895-imp_iic_wrap_w\0syscon";
			reg = <0x00 0x11f41000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1f>;
		};

		iocfg_rm@11c20000 {
			compatible = "mediatek,iocfg_rm";
			reg = <0x00 0x11c20000 0x00 0x1000>;
			phandle = <0x1ab>;
		};

		iocfg_rt@11c30000 {
			compatible = "mediatek,iocfg_rt";
			reg = <0x00 0x11c30000 0x00 0x1000>;
			phandle = <0x1ac>;
		};

		iocfg_rmm@11c40000 {
			compatible = "mediatek,iocfg_rmm";
			reg = <0x00 0x11c40000 0x00 0x1000>;
			phandle = <0x1ad>;
		};

		iocfg_bl@11d10000 {
			compatible = "mediatek,iocfg_bl";
			reg = <0x00 0x11d10000 0x00 0x1000>;
			phandle = <0x1ae>;
		};

		iocfg_bm@11d30000 {
			compatible = "mediatek,iocfg_bm";
			reg = <0x00 0x11d30000 0x00 0x1000>;
			phandle = <0x1af>;
		};

		iocfg_br@11d40000 {
			compatible = "mediatek,iocfg_br";
			reg = <0x00 0x11d40000 0x00 0x1000>;
			phandle = <0x1b0>;
		};

		iocfg_brr@11d50000 {
			compatible = "mediatek,iocfg_brr";
			reg = <0x00 0x11d50000 0x00 0x1000>;
			phandle = <0x1b1>;
		};

		iocfg_lb@11d60000 {
			compatible = "mediatek,iocfg_lb";
			reg = <0x00 0x11d60000 0x00 0x1000>;
			phandle = <0x1b2>;
		};

		iocfg_lm@11e10000 {
			compatible = "mediatek,iocfg_lm";
			reg = <0x00 0x11e10000 0x00 0x1000>;
			phandle = <0x1b3>;
		};

		iocfg_rtt@11ea0000 {
			compatible = "mediatek,iocfg_rtt";
			reg = <0x00 0x11ea0000 0x00 0x1000>;
			phandle = <0x1b4>;
		};

		iocfg_tr@11eb0000 {
			compatible = "mediatek,iocfg_tr";
			reg = <0x00 0x11eb0000 0x00 0x1000>;
			phandle = <0x1b5>;
		};

		iocfg_tl@11f20000 {
			compatible = "mediatek,iocfg_tl";
			reg = <0x00 0x11f20000 0x00 0x1000>;
			phandle = <0x1b6>;
		};

		iocfg_lt@11f30000 {
			compatible = "mediatek,iocfg_lt";
			reg = <0x00 0x11f30000 0x00 0x1000>;
			phandle = <0x1b7>;
		};

		pinctrl {
			compatible = "mediatek,mt6895-pinctrl";
			reg = <0x00 0x10005000 0x00 0x1000 0x00 0x11c20000 0x00 0x1000 0x00 0x11c30000 0x00 0x1000 0x00 0x11c40000 0x00 0x1000 0x00 0x11d10000 0x00 0x1000 0x00 0x11d30000 0x00 0x1000 0x00 0x11d40000 0x00 0x1000 0x00 0x11d50000 0x00 0x1000 0x00 0x11d60000 0x00 0x1000 0x00 0x11e10000 0x00 0x1000 0x00 0x11ea0000 0x00 0x1000 0x00 0x11eb0000 0x00 0x1000 0x00 0x11f20000 0x00 0x1000 0x00 0x11f30000 0x00 0x1000>;
			reg-names = "gpio\0iocfg_rm\0iocfg_rt\0iocfg_rmm\0iocfg_bl\0iocfg_bm\0iocfg_br\0iocfg_brr\0iocfg_lb\0iocfg_lm\0iocfg_rtt\0iocfg_tr\0iocfg_tl\0iocfg_lt";
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x4e 0x00 0x00 0xe3>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,eint = <0x67>;
			phandle = <0x4e>;

			mmc1default {
				phandle = <0x82>;

				pins_cmd_dat {
					pinmux = <0x3501 0x3701 0x3601 0x3401 0x3301>;
					input-enable;
					drive-strength = <0x01>;
					bias-pull-up = <0x65>;
				};

				pins_clk {
					pinmux = <0x3201>;
					drive-strength = <0x01>;
					bias-pull-down = <0x66>;
				};
			};

			mmc1@0 {
				phandle = <0x83>;

				pins_cmd_dat {
					pinmux = <0x3501 0x3701 0x3601 0x3401 0x3301>;
					input-enable;
					drive-strength = <0x03>;
					bias-pull-up = <0x65>;
				};

				pins_clk {
					pinmux = <0x3201>;
					drive-strength = <0x03>;
					bias-pull-down = <0x66>;
				};
			};

			mmc2default {
				phandle = <0x85>;

				pins_cmd_dat {
					pinmux = <0xbe01 0xbf01 0xc001 0xc101 0xbd01>;
					input-enable;
					drive-strength = <0x03>;
					bias-pull-up = <0x65>;
				};

				pins_clk {
					pinmux = <0xbc01>;
					drive-strength = <0x03>;
					bias-pull-down = <0x66>;
				};
			};

			mmc2@0 {
				phandle = <0x86>;

				pins_cmd_dat {
					pinmux = <0xbe01 0xbf01 0xc001 0xc101 0xbd01>;
					input-enable;
					drive-strength = <0x03>;
					bias-pull-up = <0x65>;
				};

				pins_clk {
					pinmux = <0xbc01>;
					drive-strength = <0x03>;
					bias-pull-down = <0x66>;
				};
			};

			wlan7207h_wf0 {
				phandle = <0x103>;

				pins_cmd_dat {
					pinmux = <0xb001 0xb101 0xb201 0xb301>;
					mapping = <0x00 0x03 0x00 0x01 0x02 0x00 0x02 0x04 0x00 0x03 0x0b 0x00>;
				};
			};

			wlan7207h_wf1 {
				phandle = <0x104>;

				pins_cmd_dat {
					pinmux = <0xb801 0xb901 0xbc02>;
					mapping = <0x08 0x83 0x00 0x09 0x82 0x00 0x0a 0x84 0x00>;
				};
			};

			wlan7207c_wf0 {
				phandle = <0x105>;

				pins_cmd_dat {
					pinmux = <0xb401 0x4c04 0xb601 0xb701>;
					mapping = <0x04 0x4a 0x00 0x14 0x4b 0x00 0x06 0x4c 0x00 0x07 0x41 0x00>;
				};
			};

			wlan7207c_wf1 {
				phandle = <0x106>;

				pins_cmd_dat {
					pinmux = <0xbd02 0x4d04 0xbe02 0xb501>;
					mapping = <0x0b 0xca 0x00 0x15 0xcb 0x00 0x0c 0xcc 0x00 0x05 0xc1 0x00>;
				};
			};

			wlan7205c_wf0 {
				phandle = <0x107>;

				pins_cmd_dat {
					pinmux = <0xb401 0x4c04 0xb601 0xb701>;
					mapping = <0x04 0x4c 0x00 0x14 0x4d 0x00 0x06 0x4e 0x00 0x07 0x4b 0x00>;
				};
			};

			wlan7205c_wf1 {
				phandle = <0x108>;

				pins_cmd_dat {
					pinmux = <0xbd02 0x4d04 0xbe02 0xb501>;
					mapping = <0x0b 0xcc 0x00 0x15 0xcd 0x00 0x0c 0xce 0x00 0x05 0xcb 0x00>;
				};
			};

			qm42195_wf0 {
				phandle = <0x109>;

				pins_cmd_dat {
					pinmux = <0xb001 0xb101 0xb201 0xb301>;
					mapping = <0x00 0x03 0x00 0x01 0x02 0x00 0x02 0x04 0x00 0x03 0x0b 0x00>;
				};
			};

			qm42195_wf1 {
				phandle = <0x10a>;

				pins_cmd_dat {
					pinmux = <0xb801 0xb901 0xbc02>;
					mapping = <0x08 0x83 0x00 0x09 0x82 0x00 0x0a 0x84 0x00>;
				};
			};

			qm45197_wf0 {
				phandle = <0x10b>;

				pins_cmd_dat {
					pinmux = <0xb401 0x4c04 0xb601>;
					mapping = <0x04 0x4a 0x00 0x14 0x4b 0x00 0x06 0x4c 0x00>;
				};
			};

			qm45197_wf1 {
				phandle = <0x10c>;

				pins_cmd_dat {
					pinmux = <0xbd02 0x4d04 0xbe02>;
					mapping = <0x0b 0xca 0x00 0x15 0xcb 0x00 0x0c 0xcc 0x00>;
				};
			};
		};

		apirq@11e50000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0x00 0x11e50000 0x00 0x1000 0x00 0x11ce0000 0x00 0x1000 0x00 0x11de0000 0x00 0x1000 0x00 0x11fe0000 0x00 0x1000 0x00 0x1c01e000 0x00 0x1000>;
			reg-name = "eint-w\0eint-e\0eint-s\0eint-n\0eint-c";
			interrupts = <0x00 0x103 0x04 0x00>;
			mediatek,total-pin-number = <0xf7>;
			mediatek,instance-num = <0x05>;
			mediatek,pins = <0x00 0x03 0x00 0x01 0x01 0x03 0x01 0x01 0x02 0x03 0x02 0x01 0x03 0x01 0x00 0x01 0x04 0x01 0x01 0x01 0x05 0x01 0x02 0x01 0x0a 0x01 0x03 0x01 0x0b 0x01 0x04 0x01 0x0c 0x02 0x00 0x01 0x0d 0x02 0x01 0x01 0x0e 0x02 0x02 0x01 0x0f 0x02 0x03 0x01 0x10 0x00 0x00 0x01 0x11 0x00 0x01 0x01 0x12 0x00 0x02 0x01 0x13 0x01 0x05 0x01 0x14 0x02 0x04 0x00 0x15 0x02 0x05 0x00 0x16 0x02 0x06 0x00 0x17 0x00 0x03 0x00 0x18 0x02 0x07 0x00 0x19 0x00 0x04 0x00 0x1a 0x00 0x05 0x00 0x1b 0x00 0x06 0x00 0x1c 0x00 0x07 0x00 0x23 0x00 0x08 0x00 0x24 0x00 0x09 0x00 0x25 0x01 0x06 0x00 0x26 0x01 0x07 0x00 0x27 0x00 0x0a 0x00 0x28 0x00 0x0b 0x00 0x29 0x00 0x0c 0x00 0x2a 0x02 0x08 0x00 0x2b 0x02 0x09 0x00 0x32 0x00 0x0d 0x00 0x33 0x00 0x0e 0x00 0x34 0x00 0x0f 0x00 0x35 0x00 0x10 0x00 0x36 0x00 0x11 0x00 0x37 0x00 0x12 0x00 0x38 0x00 0x13 0x00 0x39 0x00 0x14 0x00 0x58 0x02 0x0a 0x00 0x59 0x02 0x0b 0x00 0x5a 0x02 0x0c 0x00 0x5b 0x02 0x0d 0x00 0x5c 0x02 0x0e 0x00 0x5d 0x02 0x0f 0x00 0x5e 0x02 0x10 0x00 0x5f 0x02 0x11 0x00 0x60 0x02 0x12 0x00 0x61 0x02 0x13 0x00 0x62 0x02 0x14 0x00 0x63 0x02 0x15 0x00 0x64 0x02 0x16 0x00 0x65 0x02 0x17 0x00 0x66 0x02 0x18 0x00 0x67 0x02 0x19 0x00 0x68 0x02 0x1a 0x00 0x69 0x01 0x08 0x00 0x6a 0x01 0x09 0x00 0x6b 0x01 0x0a 0x00 0x6c 0x01 0x0b 0x00 0x6d 0x01 0x0c 0x00 0x6e 0x01 0x0d 0x00 0x6f 0x01 0x0e 0x00 0x70 0x01 0x0f 0x00 0x71 0x03 0x03 0x00 0x72 0x01 0x10 0x01 0x73 0x01 0x11 0x01 0x74 0x01 0x12 0x01 0x75 0x01 0x13 0x01 0x76 0x01 0x14 0x01 0x77 0x01 0x15 0x00 0x78 0x01 0x16 0x00 0x79 0x01 0x17 0x00 0x7a 0x01 0x18 0x00 0x7b 0x01 0x19 0x00 0x7c 0x01 0x1a 0x00 0x7d 0x01 0x1b 0x00 0x7e 0x01 0x1c 0x00 0x7f 0x01 0x1d 0x01 0x80 0x01 0x1e 0x01 0x87 0x01 0x1f 0x01 0x88 0x01 0x20 0x01 0x8d 0x01 0x21 0x01 0x8e 0x01 0x22 0x01 0x8f 0x01 0x23 0x01 0x90 0x01 0x24 0x01 0x91 0x01 0x25 0x01 0x92 0x01 0x26 0x01 0x93 0x01 0x27 0x00 0x94 0x01 0x28 0x00 0x95 0x01 0x29 0x00 0x96 0x01 0x2a 0x00 0x97 0x01 0x2b 0x00 0x98 0x01 0x2c 0x00 0x99 0x01 0x2d 0x00 0x9a 0x01 0x2e 0x00 0x9b 0x01 0x2f 0x00 0x9c 0x01 0x30 0x00 0x9d 0x01 0x31 0x00 0x9e 0x01 0x32 0x00 0x9f 0x01 0x33 0x00 0xa0 0x01 0x34 0x00 0xa1 0x01 0x35 0x01 0xa2 0x01 0x36 0x00 0xa3 0x01 0x37 0x00 0xa4 0x01 0x38 0x00 0xb0 0x01 0x39 0x00 0xb1 0x01 0x3a 0x00 0xb2 0x01 0x3b 0x00 0xb3 0x01 0x3c 0x00 0xb4 0x01 0x3d 0x00 0xb5 0x01 0x3e 0x00 0xb6 0x01 0x3f 0x00 0xb7 0x01 0x40 0x00 0xb8 0x01 0x41 0x00 0xb9 0x01 0x42 0x00 0xba 0x03 0x04 0x00 0xbb 0x03 0x05 0x00 0xbc 0x03 0x06 0x00 0xbd 0x03 0x07 0x00 0xbe 0x03 0x08 0x00 0xbf 0x03 0x09 0x00 0xc0 0x03 0x0a 0x00 0xc1 0x03 0x0b 0x00 0xc2 0x00 0x15 0x00 0xd4 0x01 0x43 0x00 0xd5 0x03 0x10 0x00 0xd6 0x03 0x11 0x00 0xd7 0x03 0x12 0x00 0xd8 0x03 0x13 0x00 0xd9 0x03 0x0c 0x00 0xda 0x03 0x0d 0x00 0xdb 0x03 0x0e 0x00 0xdc 0x03 0x0f 0x00 0xe1 0x03 0x14 0x00 0xe2 0x03 0x15 0x00 0xe3 0x04 0x00 0x00 0xe4 0x04 0x01 0x00 0xe5 0x04 0x02 0x00 0xe6 0x04 0x03 0x00 0xe7 0x04 0x04 0x00 0xe8 0x04 0x05 0x00 0xe9 0x04 0x06 0x00 0xea 0x04 0x07 0x00 0xeb 0x04 0x08 0x00 0xec 0x04 0x09 0x00 0xed 0x04 0x0a 0x00 0xee 0x04 0x0b 0x00 0xef 0x04 0x0c 0x00 0xf0 0x04 0x0d 0x00 0xf1 0x04 0x0e 0x00 0xf2 0x04 0x0f 0x00 0xf3 0x04 0x10 0x00 0xf4 0x04 0x11 0x00 0xf5 0x04 0x12 0x00 0xf6 0x04 0x13 0x00>;
			phandle = <0x67>;
		};

		apusys_rv {
			compatible = "mediatek,mt6895-apusys_rv";
			status = "okay";
			reg = <0x00 0x190e1000 0x00 0x1000 0x00 0x19001000 0x00 0x1000 0x00 0x19002000 0x00 0x10 0x00 0x1903c000 0x00 0x8000 0x00 0x19050000 0x00 0x10000 0x00 0x190f2000 0x00 0x1000 0x00 0x1d000000 0x00 0x20000 0x00 0xd298000 0x00 0x10000>;
			reg-names = "apu_mbox\0md32_sysctrl\0apu_wdt\0apu_sctrl_reviser\0md32_cache_dump\0apu_ao_ctl\0md32_tcm\0md32_debug_apb";
			mediatek,apusys_power = <0x68>;
			apu_iommu0 = <0x69>;
			apu_iommu1 = <0x6a>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x01 0x00>;
			iommus = <0x69 0x120441>;
			interrupts = <0x00 0x21b 0x04 0x00 0x00 0x250 0x04 0x00>;
			interrupt-names = "apu_wdt\0mbox0_irq";
			up_code_buf_sz = <0x100000>;
			up_coredump_buf_sz = <0x180000>;
			regdump_buf_sz = <0x10000>;
			mdla_coredump_buf_sz = <0x00>;
			mvpu_coredump_buf_sz = <0x00>;
			mvpu_sec_coredump_buf_sz = <0x00>;
			phandle = <0xca>;

			apu_ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};

			apu_top_rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};

			apu_mdw_rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};

			apu_reviser {
				compatible = "mediatek,apu-reviser-rpmsg";
				mtk,rpmsg-name = "apu-reviser-rpmsg";
			};

			apu_edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};

			apu_mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};

			mdla_tx_rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};

			mdla_rx_rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};

			mvpu_tx_rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};

			mvpu_rx_rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};
		};

		apusys_hw_logger {
			compatible = "mediatek,apusys_hw_logger";
			status = "okay";
			reg = <0x00 0x19024000 0x00 0x1000 0x00 0x190e1000 0x00 0x1000>;
			reg-names = "apu_logtop\0apu_mbox";
			dma-ranges = <0x00 0x00 0x00 0x00 0x01 0x00>;
			iommus = <0x6a 0x120441>;
			phandle = <0x1b8>;
		};

		mtk_apu_mem_code {
			compatible = "mediatek, apu_mem_code";
			status = "okay";
			type = <0x01>;
			mask = <0x03 0xffffffff>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x01 0x00>;
			iommus = <0x69 0x120441>;
			phandle = <0x1b9>;
		};

		mtk_apu_mem_data {
			compatible = "mediatek, apu_mem_data";
			status = "okay";
			type = <0x02>;
			mask = <0x03 0xffffffff>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x6a 0x100442>;
			phandle = <0x1ba>;
		};

		mvpu {
			compatible = "mediatek, mt6895-mvpu";
			core_num = <0x01>;
			version = <0x00>;
			mask = <0x03 0xffffffff>;
			iommus = <0x69 0x120441>;
		};

		mdla {
			compatible = "mediatek, mdla-rv";
			core_num = <0x02>;
			version = <0x68950300>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x01 0x00>;
			iommus = <0x69 0x120441>;
		};

		bus_parity {
			compatible = "mediatek,bus-parity";
			reg = <0x00 0xc538800 0x00 0x20 0x00 0xc538820 0x00 0x20 0x00 0xc538840 0x00 0x20 0x00 0xc538860 0x00 0x40 0x00 0xc5388a0 0x00 0x30 0x00 0xc5388d0 0x00 0x30 0x00 0x10270600 0x00 0x14 0x00 0x10270620 0x00 0x14 0x00 0x1030e600 0x00 0x14 0x00 0x1030e620 0x00 0x14 0x00 0x100017a8 0x00 0x14 0x00 0x100017bc 0x00 0x08 0x00 0xc53a39c 0x00 0x04>;
			interrupts = <0x00 0x16 0x04 0x00 0x00 0xde 0x04 0x00>;
			interrupt-names = "mcu-bus-parity\0infra-bus-parity";
			mcu-names = "MST_CCI_M0\0MST_CCI_M1\0MST_INTAXI_\0SLV_1TO2\0SLV_L3C\0SLV_GIC";
			infra-names = "MCU2EMI_M0\0MCU2EMI_M1\0MCU2SUBEMI_M0\0MCU2SUBEMI_M1\0MCU2IFR\0IFR_L3C2MCU";
			mcu-types = <0x00 0x00 0x00 0x01 0x01 0x01>;
			infra-types = <0x02 0x02 0x02 0x02 0x01 0x00>;
			mcu-data-len = <0x04 0x04 0x02 0x04 0x02 0x02>;
		};

		dfd_mcu@0c530000 {
			compatible = "mediatek,dfd_mcu";
			enabled = <0x01>;
			hw_version = <0x1e>;
			sw_version = <0x01>;
			dfd_timeout = <0x190>;
			buf_length = <0x280000>;
			buf_addr_align = <0x1000000>;
			nr_max_core = <0x08>;
			nr_big_core = <0x04>;
			nr_rs_entry_little = <0x08>;
			nr_rs_entry_big = <0x00>;
			nr_header_row = <0x00>;
			chip_id_offset = <0x18>;
			check_pattern_offset = <0x00>;
			dfd_disable_efuse = <0xffffffff 0xffffffff>;
			phandle = <0x1bb>;

			dfd_cache {
				enabled = <0x00>;
				dfd_timeout = <0x1770>;
				buf_length = <0x2000000>;
				tap_en = <0x43ff>;
				phandle = <0x1bc>;
			};
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0x00 0x1000a000 0x00 0x1000>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,mt6895-fhctl";
			reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0xe00 0x00 0x13fa0100 0x00 0x30 0x00 0x13fa0000 0x00 0x100 0x00 0x13fa0900 0x00 0x30 0x00 0x13fa0800 0x00 0x100 0x00 0x13fa0d00 0x00 0x30 0x00 0x13fa0c00 0x00 0x100>;
			phandle = <0x1bd>;

			map0 {
				domain = "top";
				method = "fhctl-mcupm";

				armpll_ll {
					fh-id = <0x00>;
					pll-id = <0x3e7>;
				};

				armpll_bl {
					fh-id = <0x01>;
					pll-id = <0x3e7>;
				};

				armpll_b {
					fh-id = <0x02>;
					pll-id = <0x3e7>;
				};

				ccipll {
					fh-id = <0x03>;
					pll-id = <0x3e7>;
				};

				mpll {
					fh-id = <0x06>;
					pll-id = <0x3e7>;
					perms = <0x18>;
				};

				mmpll {
					fh-id = <0x07>;
					pll-id = <0x3e7>;
				};

				mainpll {
					fh-id = <0x08>;
					pll-id = <0x3e7>;
				};

				msdcpll {
					fh-id = <0x09>;
					pll-id = <0x3e7>;
				};

				adsppll {
					fh-id = <0x0a>;
					pll-id = <0x3e7>;
				};

				imgpll {
					fh-id = <0x0b>;
					pll-id = <0x3e7>;
				};

				tvdpll {
					fh-id = <0x0c>;
					pll-id = <0x3e7>;
				};
			};

			map5 {
				domain = "gpu0";
				method = "fhctl-gpueb";

				mfgpll {
					fh-id = <0x00>;
					pll-id = <0x3e7>;
				};
			};

			map7 {
				domain = "gpu2";
				method = "fhctl-gpueb";

				mfgpll2 {
					fh-id = <0x00>;
					pll-id = <0x3e7>;
				};
			};

			map8 {
				domain = "gpu3";
				method = "fhctl-gpueb";

				mfgscpll {
					fh-id = <0x00>;
					pll-id = <0x3e7>;
				};
			};
		};

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0x00 0x1000d000 0x00 0x1000>;
			dis_ddr_rsv_mode = <0x00>;
			phandle = <0x1be>;
		};

		devapc_ao_infra_peri@1000e000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x00 0x1000e000 0x00 0x1000>;
		};

		sleep_reg_md@1000f000 {
			compatible = "mediatek,sleep_reg_md";
			reg = <0x00 0x1000f000 0x00 0x1000>;
		};

		srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			reg = <0x00 0x1c00d000 0x00 0x100 0x00 0x1c00d100 0x00 0x700>;
			mediatek,subsys-ctl = "suspend\0md1\0md2\0md3\0rf\0mmwave\0gps\0bt\0wifi\0conn_mcu\0co-ant\0nfc\0rsv\0ufs";
			suspend-ctl = "XO_BBCK1";
			md1-ctl = "XO_RFCK2A";
			gps-ctl = "XO_RFCK1B";
			bt-ctl = "XO_RFCK1B";
			wifi-ctl = "XO_BBCK2";
			mcu-ctl = "XO_BBCK2";
			nfc-ctl = "XO_BBCK4";
			ufs-ctl = "XO_BBCK3";
			mediatek,srclken-rc-broadcast;
			mediatek,enable;
			phandle = <0x6c>;
		};

		clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,xo-buf-hwbblpm-mask = <0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			mediatek,xo-buf-hwbblpm-bypass = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			mediatek,xo-bbck4 = <0x00>;
			mediatek,enable;
			pmif = <0x6b 0x00>;
			srclken_rc = <0x6c>;
			consys = <0x6d>;
			phandle = <0x51>;
		};

		gps@18c00000 {
			compatible = "mediatek,mt6895-gps";
			reg = <0x00 0x18000000 0x00 0x100000 0x00 0x18c00000 0x00 0x100000 0x00 0x1c000000 0x00 0x04 0x00 0x1c805028 0x00 0x04 0x00 0x1c805030 0x00 0x04 0x00 0x1c8050cc 0x00 0x28>;
			reg-names = "conn_infra_base\0conn_gps_base\0status_dummy_cr\0tia2_gps_on\0tia2_gps_rc_sel\0tia2_gps_debug";
			interrupts = <0x00 0x210 0x04 0x00 0x00 0x211 0x04 0x00 0x00 0x212 0x04 0x00 0x00 0x213 0x04 0x00 0x00 0x214 0x04 0x00 0x00 0x215 0x04 0x00 0x00 0x216 0x04 0x00>;
			emi-connac-ver = <0x02>;
			emi-addr = <0x00>;
			emi-size = <0x100000>;
			emi-alignment = <0x100000>;
			emi-max-addr = <0x80000000>;
			phandle = <0x1bf>;
		};

		watchdog@1c007000 {
			compatible = "mediatek,mt6895-wdt\0mediatek,mt6589-wdt\0syscon\0simple-mfd";
			reg = <0x00 0x1c007000 0x00 0x100>;
			phandle = <0x1c0>;

			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0x0f>;
				mode-charger = <0x01>;
				mode-recovery = <0x02>;
				mode-bootloader = <0x03>;
				mode-dm-verity-dev-corrupt = <0x04>;
				mode-kpoc = <0x05>;
				mode-ddr-reserve = <0x06>;
				mode-meta = <0x07>;
				mode-rpmbpk = <0x08>;
			};
		};

		masp@1c009000 {
			compatible = "mediatek,masp";
			reg = <0x00 0x1c009000 0x00 0x1000>;
			interrupts = <0x00 0xe6 0x04 0x00>;
			phandle = <0x1c1>;
		};

		systimer@1c011000 {
			compatible = "mediatek,mt6895-timer\0mediatek,mt6765-timer";
			reg = <0x00 0x1c011000 0x00 0x1000>;
			interrupts = <0x00 0x118 0x04 0x00>;
			clocks = <0x6e>;
			phandle = <0x1c2>;
		};

		dvfsrc@1c00f000 {
			compatible = "mediatek,mt6895-dvfsrc";
			reg = <0x00 0x1c00f000 0x00 0x1000 0x00 0x1c001000 0x00 0x1000>;
			reg-names = "dvfsrc\0spm";
			#interconnect-cells = <0x01>;
			phandle = <0x45>;

			dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <0x8c618>;
				regulator-max-microvolt = <0xb71b0>;
				regulator-always-on;
				phandle = <0x70>;
			};

			opp8 {
				opp-peak-KBps = <0x00>;
				phandle = <0x1c3>;
			};

			opp7 {
				opp-peak-KBps = "\0I>";
				phandle = <0x4d>;
			};

			opp6 {
				opp-peak-KBps = <0xb59460>;
				phandle = <0x4c>;
			};

			opp5 {
				opp-peak-KBps = <0xcf8500>;
				phandle = <0x4b>;
			};

			opp4 {
				opp-peak-KBps = <0x1036640>;
				phandle = <0x4a>;
			};

			opp3 {
				opp-peak-KBps = <0x12e1fc0>;
				phandle = <0x49>;
			};

			opp2 {
				opp-peak-KBps = <0x1a090a0>;
				phandle = <0x48>;
			};

			opp1 {
				opp-peak-KBps = <0x2191c00>;
				phandle = <0x47>;
			};

			opp0 {
				opp-peak-KBps = <0x26e8f00>;
				phandle = <0x46>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <0x6f>;
				rc-vcore-supply = <0x70>;
				interconnects = <0x45 0x13 0x45 0x00 0x45 0x13 0x45 0x00 0x45 0x1c 0x45 0x14>;
				interconnect-names = "icc-bw\0icc-perf-bw\0icc-hrt-bw";
				required-opps = <0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d>;
			};

			dvfsrc-met {
				rc-vcore-supply = <0x70>;
				interconnects = <0x45 0x13 0x45 0x00 0x45 0x1c 0x45 0x14>;
				interconnect-names = "icc-bw\0icc-hrt-bw";
				compatible = "mediatek,dvfsrc-met";
			};
		};

		kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0x00 0x1c00e000 0x00 0x1000>;
			interrupts = <0x00 0x6a 0x01 0x00>;
			mediatek,key-debounce-ms = <0x400>;
			mediatek,hw-map-num = <0x48>;
			mediatek,hw-init-map = <0x72 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clocks = <0x02>;
			clock-names = "kpd";
			phandle = <0x13b>;
		};

		scp_infra@10001000 {
			compatible = "mediatek,scpinfra";
			reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x10000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1c4>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0x00 0x10011000 0x00 0x1000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0x00 0x10013000 0x00 0x1000>;
		};

		apcldmain_ao@10014000 {
			compatible = "mediatek,apcldmain_ao";
			reg = <0x00 0x10014000 0x00 0x400>;
		};

		apcldmaout_ao@10014400 {
			compatible = "mediatek,apcldmaout_ao";
			reg = <0x00 0x10014400 0x00 0x400>;
		};

		apcldmamisc_ao@10014800 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0x00 0x10014800 0x00 0x400>;
		};

		apcldmamisc_ao@10014c00 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0x00 0x10014c00 0x00 0x400>;
		};

		devapc_mpu_ao@10015000 {
			compatible = "mediatek,devapc_mpu_ao";
			reg = <0x00 0x10015000 0x00 0x1000>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0x00 0x10016000 0x00 0x1000>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0x00 0x10018000 0x00 0x1000>;
		};

		devapc_ao_md@10019000 {
			compatible = "mediatek,devapc_ao_md";
			reg = <0x00 0x10019000 0x00 0x1000>;
		};

		security_ao@1c00b000 {
			compatible = "mediatek,security_ao";
			reg = <0x00 0x1c00b000 0x00 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0x00 0x1001b000 0x00 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0x00 0x1001c000 0x00 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x00 0x1001e000 0x00 0x4000>;
		};

		sleep_sram@1001f000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x00 0x1001f000 0x00 0x1000>;
		};

		sleep_sram@10020000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x00 0x10020000 0x00 0x1000>;
		};

		sleep_sram@10021000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x00 0x10021000 0x00 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x00 0x10022000 0x00 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x00 0x10023000 0x00 0x1000>;
		};

		devapc_ao_infra_peri@10024000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x00 0x10024000 0x00 0x1000>;
		};

		devapc_ao_infra_peri@10025000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x00 0x10025000 0x00 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10204000 0x00 0x1000>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0x00 0x10200000 0x00 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0x00 0x10201000 0x00 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0x00 0x10202000 0x00 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0x00 0x10203000 0x00 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6895-devapc";
			reg = <0x00 0x10207000 0x00 0x1000 0x00 0x10274000 0x00 0x1000 0x00 0x11020000 0x00 0x1000 0x00 0x1c01c000 0x00 0x1000 0x00 0x1e019000 0x00 0x1000 0x00 0x1e826000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1c018000 0x00 0x1000 0x00 0x1e01c000 0x00 0x1000 0x00 0x1e820000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
			interrupts = <0x00 0xe8 0x04 0x00 0x00 0x307 0x04 0x00 0x00 0x28d 0x04 0x00 0x00 0x192 0x04 0x00>;
		};

		MD1_SIM1_HOT_PLUG_EINT {
			phandle = <0x1c5>;
		};

		MD1_SIM2_HOT_PLUG_EINT {
			phandle = <0x1c6>;
		};

		MD1_PMIC1_EINT {
			phandle = <0x1c7>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0x00 0x10208000 0x00 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0x00 0x10209000 0x00 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0x00 0x1020a000 0x00 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0x00 0x1020b000 0x00 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0x00 0x1020c000 0x00 0x1000>;
		};

		mtkfb@0 {
			compatible = "mediatek,mtkfb";
			phandle = <0x1c8>;
		};

		slbc@00113c00 {
			compatible = "mediatek,mtk-slbc";
			reg = <0x00 0x113c00 0x00 0x100>;
			status = "enable";
			phandle = <0x1c9>;
		};

		swpm {
			compatible = "mediatek,mtk-swpm";
			pmu_boundary_num = <0x04>;
			pmu_dsu_support = <0x00>;
			pmu_dsu_type = <0x0a>;
			phandle = <0x1ca>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0x00 0x1020d000 0x00 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0x00 0x1020e000 0x00 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0x00 0x1020f000 0x00 0x1000>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0x00 0x10210000 0x00 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0x00 0x10211000 0x00 0x1000>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0x00 0x10213000 0x00 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0x00 0x10214000 0x00 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0x00 0x10215000 0x00 0x1000>;
		};

		sub_infra_bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0x00 0x10216000 0x00 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0x00 0x10218000 0x00 0x1000>;
		};

		emicen@10219000 {
			compatible = "mediatek,mt6877-emicen\0mediatek,common-emicen";
			reg = <0x00 0x10219000 0x00 0x1000 0x00 0x1021d000 0x00 0x1000>;
			mediatek,emi-reg = <0x71>;
			a2d_hash = <0x01>;
			a2d_disph = <0x02>;
			phandle = <0x7f>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x00 0x1021a000 0x00 0x1000>;
		};

		infra_device_mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x00 0x1021b000 0x00 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0x00 0x1021c000 0x00 0x1000>;
		};

		infra_device_mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x00 0x1021d000 0x00 0x1000>;
		};

		infra_device_mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x00 0x1021e000 0x00 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0x00 0x1021f000 0x00 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0x00 0x1021b400 0x00 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0x00 0x1021b800 0x00 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0x00 0x1021bc00 0x00 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0x00 0x1021c000 0x00 0x400>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0x00 0x1021d000 0x00 0x1000>;
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0x00 0x1021e000 0x00 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0x00 0x1021f000 0x00 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0x00 0x10225000 0x00 0x1000>;
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0x00 0x10220000 0x00 0x4000>;
		};

		emichn@10235000 {
			compatible = "mediatek,mt6877-emichn\0mediatek,common-emichn";
			reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000 0x00 0x10255000 0x00 0x1000 0x00 0x10265000 0x00 0x1000>;
			phandle = <0x71>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0x00 0x1026d000 0x00 0x1000 0x00 0x10310000 0x00 0x1000 0x00 0x1026c000 0x00 0x1000 0x00 0x10311000 0x00 0x1000>;
		};

		emiisu {
			compatible = "mediatek,mt6983-emiisu\0mediatek,common-emiisu";
			ctrl_intf = <0x01>;
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0x00 0x11008000 0x00 0x1000>;
			interrupts = <0x00 0xc4 0x04 0x00>;
			clocks = <0x24 0x05 0x24 0x06 0x24 0x07 0x24 0x08 0x24 0x03 0x24 0x04>;
			clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			mediatek,pwm-bclk-sw-ctrl-offset = <0x0c>;
			mediatek,pwm1-bclk-sw-ctrl-offset = <0x14>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <0x12>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <0x10>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <0x0e>;
			mediatek,pwm-clk-all-on-off;
			mediatek,pwm-version = <0x02>;
			pwmsrcclk = <0x24>;
		};

		irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			pwm_ch = <0x01>;
			pwm_data_invert = <0x00>;
			pwm-supply = "mt6368_vio28";
			phandle = <0x1cb>;
		};

		spi0@11010000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11010000 0x00 0x100>;
			interrupts = <0x00 0xcb 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x0c>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1cc>;
		};

		spi1@11011000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11011000 0x00 0x100>;
			interrupts = <0x00 0xcc 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x0d>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			tee-only;
			phandle = <0x1cd>;
		};

		spi2@11012000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11012000 0x00 0x100>;
			interrupts = <0x00 0xcd 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x0e>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1ce>;
		};

		spi3@11013000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11013000 0x00 0x100>;
			interrupts = <0x00 0xce 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x0f>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1cf>;
		};

		spi4@11014000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11014000 0x00 0x100>;
			interrupts = <0x00 0xcf 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x10>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1d0>;
		};

		spi5@11015000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11015000 0x00 0x100>;
			interrupts = <0x00 0xd0 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x11>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1d1>;
		};

		spi6@11016000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11016000 0x00 0x100>;
			interrupts = <0x00 0xd1 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x12>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1d2>;
		};

		spi7@11017000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0x00>;
			reg = <0x00 0x11017000 0x00 0x100>;
			interrupts = <0x00 0xd2 0x04 0x00>;
			clocks = <0x27 0x84 0x27 0x1b 0x24 0x13>;
			clock-names = "parent-clk\0sel-clk\0spi-clk";
			phandle = <0x1d3>;
		};

		dramc@10230000 {
			compatible = "mediatek,mt6895-dramc\0mediatek,common-dramc";
			reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10250000 0x00 0x2000 0x00 0x10260000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10254000 0x00 0x1000 0x00 0x10264000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10258000 0x00 0x2000 0x00 0x10268000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10256000 0x00 0x1000 0x00 0x10266000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
			mr4_version = <0x00>;
			mr4_rg = <0x90 0xffff 0x00>;
			fmeter_version = <0x01>;
			crystal_freq = <0x34>;
			pll_id = <0x50c 0x100 0x08>;
			shu_lv = <0x50c 0x30000 0x10>;
			shu_of = <0x900>;
			sdmpcw = <0x904 0xffff0000 0x10 0x924 0xffff0000 0x10>;
			prediv = <0x908 0xc0000 0x12 0x928 0xc0000 0x12>;
			posdiv = <0x908 0x07 0x00 0x928 0x07 0x00>;
			ckdiv4 = <0xef4 0x04 0x02 0xef4 0x04 0x02>;
			pll_md = <0x944 0x100 0x08 0x944 0x100 0x08>;
			cldiv2 = <0xf34 0x02 0x01 0xf34 0x02 0x01>;
			fbksel = <0x90c 0x40 0x06 0x90c 0x40 0x06>;
			dqsopen = <0xef0 0x100000 0x14 0xef0 0x100000 0x14>;
			dqopen = <0xef0 0x200000 0x15 0xef0 0x200000 0x15>;
			ckdiv4_ca = <0xe74 0x04 0x02 0xe74 0x04 0x02>;
			phandle = <0x1d4>;
		};

		dcm@10001000 {
			compatible = "mediatek,mt6895-dcm";
			reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0x10270000 0x00 0x1000 0x00 0x11035000 0x00 0x1000 0x00 0x1c017000 0x00 0x1000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000>;
			reg-names = "infracfg_ao\0infra_ao_bcrm\0infracfg_ao_mem\0peri_ao_bcrm\0vlp_ao_bcrm\0mp_cpusys_top\0cpccfg_reg";
			phandle = <0x1d5>;
		};

		i2c@11f40000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11f40000 0x00 0x1000 0x00 0x11300080 0x00 0x80>;
			interrupts = <0x00 0x90 0x04 0x00>;
			clocks = <0x1f 0x00 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1d6>;
		};

		i2c@11d00000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x11300100 0x00 0x80>;
			interrupts = <0x00 0x91 0x04 0x00>;
			clocks = <0x20 0x00 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1d7>;
		};

		i2c@11d01000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x11300180 0x00 0x100>;
			interrupts = <0x00 0x92 0x04 0x00>;
			clocks = <0x20 0x01 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1d8>;
		};

		i2c@11d02000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d02000 0x00 0x1000 0x00 0x11300280 0x00 0x80>;
			interrupts = <0x00 0x93 0x04 0x00>;
			clocks = <0x20 0x02 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1d9>;
		};

		i2c@11d03000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d03000 0x00 0x1000 0x00 0x11300300 0x00 0x100>;
			interrupts = <0x00 0x94 0x04 0x00>;
			clocks = <0x20 0x03 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1da>;
		};

		i2c@11280000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11280000 0x00 0x1000 0x00 0x11300400 0x00 0x80>;
			interrupts = <0x00 0x95 0x04 0x00>;
			clocks = <0x23 0x00 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			clock-frequency = <0xf4240>;
			phandle = <0x1db>;

			rt5133@18 {
				status = "ok";
				compatible = "richtek,rt5133";
				reg = <0x18>;
				wakeup-source;
				interrupts-extended = <0x4e 0x8d 0x00>;
				enable-gpio = <0x4e 0xa4 0x00>;
				gpio-supply = <0x72>;
				gpio-controller;
				#gpio-cells = <0x02>;
				regulator_nb = "rt5133-ldo1\0rt5133-ldo2\0rt5133-ldo3\0rt5133-ldo4\0rt5133-ldo5\0rt5133-ldo6\0rt5133-ldo7\0rt5133-ldo8";
				phandle = <0xfd>;

				regulators {

					BASE {
						regulator-name = "rt5133,base";
						oc_shutdown_all = <0x00>;
						pgb_shutdown_all = <0x00>;
					};

					LDO1 {
						regulator-name = "rt5133-ldo1";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x72>;
					};

					LDO2 {
						regulator-name = "rt5133-ldo2";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x30d400>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1dc>;
					};

					LDO3 {
						regulator-name = "rt5133-ldo3";
						regulator-min-microvolt = <0x19f0a0>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1dd>;
					};

					LDO4 {
						regulator-name = "rt5133-ldo4";
						regulator-min-microvolt = <0x19f0a0>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1de>;
					};

					LDO5 {
						regulator-name = "rt5133-ldo5";
						regulator-min-microvolt = <0x19f0a0>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1df>;
					};

					LDO6 {
						regulator-name = "rt5133-ldo6";
						regulator-min-microvolt = <0x19f0a0>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1e0>;
					};

					LDO7 {
						regulator-name = "rt5133-ldo7";
						regulator-min-microvolt = <0xdbba0>;
						regulator-max-microvolt = <0x124f80>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1e1>;
					};

					LDO8 {
						regulator-name = "rt5133-ldo8";
						regulator-min-microvolt = <0xdbba0>;
						regulator-max-microvolt = <0x124f80>;
						regulator-active-discharge;
						oc_ptsel = <0x01>;
						pgb_ptsel = <0x01>;
						soft_start_time_sel = <0x01>;
						phandle = <0x1e2>;
					};
				};
			};

			rt6160@75 {
				compatible = "richtek,rt6160";
				reg = <0x75>;
				regulator-name = "rt6160-buckboost";
				regulator-min-microvolt = <0x1ee628>;
				regulator-max-microvolt = <0x4f5880>;
				regulator-always-on;
			};

			mt6375@34 {
				compatible = "mediatek,mt6375";
				reg = <0x34>;
				status = "okay";
				interrupt-parent = <0x4e>;
				interrupts = <0x74 0x08>;
				interrupt-controller;
				#interrupt-cells = <0x01>;
				wakeup-source;
				phandle = <0x7a>;

				adc {
					compatible = "mediatek,mt6375-adc";
					#io-channel-cells = <0x01>;
					interrupts = <0x2c>;
					interrupt-names = "adc_donei";
					phandle = <0x73>;
				};

				chg {
					compatible = "mediatek,mt6375-chg";
					interrupts = <0x00 0x01 0x08 0x0b 0x17 0x1f 0x12 0x13 0x1b 0x2b>;
					interrupt-names = "fl_pwr_rdy\0fl_detach\0fl_vbus_ov\0fl_chg_tout\0fl_wdt\0fl_bc12_dn\0fl_aicc_done\0fl_pe_done\0fl_batpro_done\0adc_vbat_mon_ov";
					io-channels = <0x73 0x01 0x73 0x03 0x73 0x04 0x73 0x05 0x73 0x06 0x73 0x08 0x73 0x0a 0x73 0x02 0x73 0x07 0x73 0x09>;
					chg_name = "primary_chg";
					aicr = <0x1f4>;
					mivr = <0x1130>;
					cv = <0x1068>;
					ichg = <0x7d0>;
					ieoc = <0x96>;
					wdt = <0x9c40>;
					vbus_ov = <0x38a4>;
					vrec = <0x64>;
					ircmp_r = <0x00>;
					ircmp_v = <0x00>;
					chg_tmr = <0x0a>;
					chg_tmr_en;
					dcdt_sel = <0x258>;
					bc12_sel = <0x74>;
					boot_mode = <0x75>;
					phys = <0x76 0x03>;
					phy-names = "usb2-phy";
					usb = <0x77>;
					phandle = <0x78>;

					otg {
						regulator-compatible = "mt6375,otg-vbus";
						regulator-name = "usb-otg-vbus";
						regulator-min-microvolt = <0x4a0150>;
						regulator-max-microvolt = <0x53ec60>;
						regulator-min-microamp = <0x7a120>;
						regulator-max-microamp = <0x249f00>;
						phandle = <0x10d>;
					};
				};

				tcpc {
					compatible = "mediatek,mt6375-tcpc";
					interrupts = <0x78>;
					interrupt-names = "pd_evt";
					tcpc-dual,supported_modes = <0x00>;
					tcpc,name = "type_c_port0";
					tcpc,role_def = <0x05>;
					tcpc,rp_level = <0x01>;
					tcpc,vconn_supply = <0x01>;
					tcpc,notifier_supply_num = <0x03>;
					io-channels = <0x73 0x0e 0x73 0x0f>;
					charger = <0x78>;
					boot_mode = <0x75>;
					tcpc,en_ctd;
					wd,sbu_calib_init = <0x4b0>;
					wd,sbu_pl_bound = <0xc8>;
					wd,sbu_pl_lbound_c2c = <0x44c>;
					wd,sbu_pl_ubound_c2c = <0xa28>;
					wd,sbu_ph_auddev = <0x64>;
					wd,sbu_ph_lbound = <0x378>;
					wd,sbu_ph_lbound1_c2c = <0xb22>;
					wd,sbu_ph_ubound1_c2c = <0xc4e>;
					wd,sbu_ph_ubound2_c2c = <0xed8>;
					wd,sbu_aud_ubound = <0x640>;
					phandle = <0x1e3>;

					pd-data {
						pd,vid = <0x29cf>;
						pd,pid = <0x6375>;
						pd,source-cap-ext = <0x637529cf 0x00 0x00 0x00 0x00 0x7010000>;
						pd,mfrs = "RichtekTCPC";
						pd,charging_policy = <0x21>;
						pd,source-pdo-size = <0x01>;
						pd,source-pdo-data = <0x19096>;
						pd,sink-pdo-size = <0x02>;
						pd,sink-pdo-data = <0x190c8 0x190c8>;
						pd,id-vdo-size = <0x04>;
						pd,id-vdo-data = <0xec0029cf 0x00 0x10000 0x11000001>;
						bat,nr = <0x01>;
						pd,country_nr = <0x00>;

						bat-info0 {
							bat,vid = <0x29cf>;
							bat,pid = <0x5081>;
							bat,mfrs = "bat1";
							bat,design_cap = <0xbb8>;
						};
					};

					dpm_caps {
						local_dr_power;
						local_dr_data;
						local_usb_comm;
						local_no_suspend;
						local_vconn_supply;
						attempt_enter_dp_mode;
						attempt_discover_cable;
						attempt_discover_id;
						pr_check = <0x00>;
						dr_check = <0x00>;
					};

					displayport {
						1st_connection = "dfp_d";
						2nd_connection = "dfp_d";
						signal,dp_v13;
						usbr20_not_used;
						typec,receptacle;

						ufp_d {
						};

						dfp_d {
							pin_assignment,mode_c;
							pin_assignment,mode_d;
							pin_assignment,mode_e;
							pin_assignment,mode_f;
						};
					};
				};

				auxadc {
					compatible = "mediatek,pmic-auxadc\0mediatek,mt6375-auxadc";
					interrupts = <0x68>;
					interrupt-controller;
					#interrupt-cells = <0x01>;
					#io-channel-cells = <0x01>;
					io-channels = <0x73 0x04 0x50 0x05>;
					io-channel-names = "chg_vbat\0auxadc_vbat";
					charger = <0x78>;
					isink_load-supply = <0x79>;
					phandle = <0x50>;

					imix_r {
						val = <0x5a>;
					};
				};

				mtk_gauge {
					compatible = "mediatek,mt6375-gauge";
					interrupt-controller;
					#interrupt-cells = <0x01>;
					bootmode = <0x75>;
					io-channels = <0x50 0x00 0x50 0x01 0x50 0x02 0x50 0x03 0x50 0x04>;
					io-channel-names = "bat_volt\0bat_temp\0ptim_bat_volt\0ptim_r\0vref";
					interrupts-extended = <0x7a 0x68 0x7b 0x00 0x7b 0x01 0x50 0x02 0x50 0x03 0x50 0x09 0x7b 0x13 0x7b 0x04 0x7b 0x07 0x7b 0x08 0x7b 0x09 0x50 0x04 0x50 0x05>;
					interrupt-names = "GM30_EVT\0COULOMB_H\0COULOMB_L\0VBAT2_H\0VBAT2_L\0NAFG\0BAT_OUT\0ZCV\0FG_N_CHARGE_L\0FG_IAVG_H\0FG_IAVG_L\0BAT_TMP_H\0BAT_TMP_L";
					nvmem-cells = <0x7c 0x7d>;
					nvmem-cell-names = "initialization\0state-of-charge";
					charger = <0x78>;
					DIFFERENCE_FULLOCV_ITH = <0xc8>;
					SHUTDOWN_1_TIME = <0x05>;
					KEEP_100_PERCENT = <0x01>;
					CURR_MEASURE_20A = <0x01>;
					UNIT_MULTIPLE = <0x02>;
					R_FG_VALUE = <0x01>;
					EMBEDDED_SEL = <0x00>;
					PMIC_SHUTDOWN_CURRENT = <0x14>;
					FG_METER_RESISTANCE = <0x46>;
					CAR_TUNE_VALUE = <0x65>;
					PMIC_MIN_VOL = <0x82dc>;
					POWERON_SYSTEM_IBOOT = <0x1f4>;
					SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
					TEMPERATURE_T0 = <0x32>;
					TEMPERATURE_T1 = <0x19>;
					TEMPERATURE_T2 = <0x0a>;
					TEMPERATURE_T3 = <0x00>;
					TEMPERATURE_T4 = <0xfffffff9>;
					TEMPERATURE_T5 = <0xfffffff6>;
					g_FG_PSEUDO100_T0 = <0x64>;
					g_FG_PSEUDO100_T1 = <0x64>;
					g_FG_PSEUDO100_T2 = <0x64>;
					g_FG_PSEUDO100_T3 = <0x64>;
					g_FG_PSEUDO100_T4 = <0x64>;
					Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
					Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
					Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
					Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
					COM_FG_METER_RESISTANCE = <0x46>;
					COM_R_FG_VALUE = <0x00>;
					enable_tmp_intr_suspend = <0x00>;
					ACTIVE_TABLE = <0x06>;
					MULTI_TEMP_GAUGE0 = <0x01>;
					RBAT_PULL_UP_VOLT = <0x730>;
					battery0_profile_t0_num = <0x64>;
					battery0_profile_t0_col = <0x04>;
					battery0_profile_t0 = <0x00 0xa8d4 0x3fc 0x4e2 0x131 0xa832 0x3fc 0x605 0x263 0xa7b8 0x410 0x5d2 0x394 0xa73e 0x412 0x575 0x4c5 0xa6ce 0x43a 0x532 0x5f6 0xa65d 0x44a 0x4f6 0x728 0xa5e3 0x43a 0x4ce 0x859 0xa56b 0x44c 0x4a0 0x98a 0xa4f9 0x44c 0x473 0xabb 0xa481 0x44f 0x448 0xbed 0xa411 0x460 0x43b 0xd1e 0xa3a3 0x460 0x41a 0xe4f 0xa33d 0x45c 0x3f0 0xf80 0xa2d3 0x44c 0x3e4 0x10b2 0xa25d 0x456 0x3de 0x11e3 0xa1f7 0x474 0x3d8 0x1314 0xa18f 0x47a 0x3d9 0x1445 0xa126 0x482 0x3d4 0x1577 0xa0b9 0x474 0x3ba 0x16a8 0xa050 0x47b 0x3ca 0x17d9 0x9fe4 0x480 0x3c0 0x190a 0x9f82 0x47c 0x3af 0x1a3c 0x9f2b 0x499 0x3a2 0x1b6d 0x9ee6 0x4d3 0x394 0x1c9e 0x9e9d 0x4ee 0x376 0x1dcf 0x9e29 0x4c5 0x36d 0x1f01 0x9da0 0x4b0 0x388 0x2032 0x9d16 0x4b0 0x37a 0x2163 0x9ca7 0x4cf 0x38e 0x2294 0x9c4b 0x4d6 0x384 0x23c6 0x9c06 0x4e6 0x37a 0x24f7 0x9bc8 0x50b 0x35e 0x2628 0x9b8c 0x520 0x363 0x2759 0x9b53 0x51c 0x352 0x288b 0x9b03 0x507 0x343 0x29bc 0x9abb 0x526 0x348 0x2aed 0x9a6a 0x53c 0x34e 0x2c1e 0x9a1c 0x54a 0x34e 0x2d50 0x99b9 0x542 0x352 0x2e81 0x993b 0x511 0x378 0x2fb2 0x98af 0x4e2 0x38e 0x30e3 0x9837 0x49c 0x3b3 0x3215 0x97d7 0x497 0x3c0 0x3346 0x9783 0x48c 0x3c0 0x3477 0x9732 0x458 0x3d3 0x35a8 0x96f1 0x44c 0x3de 0x36da 0x96bc 0x44c 0x3dd 0x380b 0x9688 0x43a 0x3c0 0x393c 0x964c 0x426 0x3d5 0x3a6d 0x9621 0x424 0x3c4 0x3b9f 0x95ef 0x437 0x3ca 0x3cd0 0x95bc 0x425 0x3d4 0x3e01 0x9593 0x437 0x3cd 0x3f32 0x956a 0x424 0x3d4 0x4064 0x9542 0x424 0x3ca 0x4195 0x9519 0x411 0x3c8 0x42c6 0x94fb 0x43a 0x3c4 0x43f7 0x94dc 0x45e 0x3c1 0x4529 0x94bc 0x44c 0x3bb 0x465a 0x948b 0x44c 0x3c4 0x478b 0x946e 0x44e 0x3ca 0x48bc 0x9459 0x462 0x3c3 0x49ee 0x9445 0x477 0x3af 0x4b1f 0x942f 0x48b 0x3b9 0x4c50 0x9412 0x49c 0x3b4 0x4d81 0x93fc 0x498 0x3b6 0x4eb3 0x93e0 0x491 0x3a3 0x4fe4 0x93c9 0x4b0 0x3a3 0x5115 0x93a8 0x4a1 0x398 0x5246 0x937f 0x474 0x3a0 0x5378 0x9356 0x46e 0x399 0x54a9 0x9334 0x466 0x398 0x55da 0x9319 0x46e 0x38a 0x570b 0x92ed 0x460 0x381 0x583d 0x92be 0x452 0x370 0x596e 0x9299 0x438 0x370 0x5a9f 0x9276 0x430 0x35c 0x5bd0 0x9251 0x42d 0x34d 0x5d02 0x9237 0x442 0x33e 0x5e33 0x9214 0x44c 0x32e 0x5f64 0x91e1 0x456 0x327 0x6095 0x91a4 0x441 0x338 0x61c7 0x9167 0x42e 0x334 0x62f8 0x9134 0x443 0x348 0x6429 0x90fc 0x457 0x347 0x655a 0x90ad 0x449 0x30d 0x668c 0x9064 0x444 0x275 0x67bd 0x9046 0x44c 0x17f 0x68ee 0x903c 0x459 0xe6 0x6a1f 0x9031 0x47a 0xe6 0x6b51 0x9027 0x488 0xe6 0x6c82 0x900f 0x4b2 0xe6 0x6db3 0x8fdb 0x4e1 0xe6 0x6ee4 0x8f14 0x4de 0xe6 0x7016 0x8d80 0x4d8 0xe6 0x7147 0x8b6a 0x515 0xe6 0x7278 0x888f 0x576 0xe6 0x73a9 0x8448 0x66b 0xe6 0x74db 0x7bb8 0x229f 0xe6 0x760c 0x6d7e 0x14b4 0xe6>;
					battery0_profile_t1_num = <0x64>;
					battery0_profile_t1_col = <0x04>;
					battery0_profile_t1 = <0x00 0xa8d4 0x4fb 0x4e2 0x131 0xa832 0x4fb 0x605 0x263 0xa7b8 0x514 0x5d2 0x394 0xa73e 0x517 0x575 0x4c5 0xa6ce 0x548 0x532 0x5f6 0xa65d 0x55d 0x4f6 0x728 0xa5e3 0x549 0x4ce 0x859 0xa56b 0x55f 0x4a0 0x98a 0xa4f9 0x55f 0x473 0xabb 0xa481 0x563 0x448 0xbed 0xa411 0x578 0x43b 0xd1e 0xa3a3 0x578 0x41a 0xe4f 0xa33d 0x573 0x3f0 0xf80 0xa2d3 0x55f 0x3e4 0x10b2 0xa25d 0x56b 0x3de 0x11e3 0xa1f7 0x591 0x3d8 0x1314 0xa18f 0x599 0x3d9 0x1445 0xa126 0x5a2 0x3d4 0x1577 0xa0b9 0x591 0x3ba 0x16a8 0xa050 0x59a 0x3ca 0x17d9 0x9fe4 0x5a0 0x3c0 0x190a 0x9f82 0x59b 0x3af 0x1a3c 0x9f2b 0x5bf 0x3a2 0x1b6d 0x9ee6 0x608 0x394 0x1c9e 0x9e9d 0x629 0x376 0x1dcf 0x9e29 0x5f6 0x36d 0x1f01 0x9da0 0x5dc 0x388 0x2032 0x9d16 0x5dc 0x37a 0x2163 0x9ca7 0x603 0x38e 0x2294 0x9c4b 0x60c 0x384 0x23c6 0x9c06 0x61f 0x37a 0x24f7 0x9bc8 0x64e 0x35e 0x2628 0x9b8c 0x668 0x363 0x2759 0x9b53 0x663 0x352 0x288b 0x9b03 0x649 0x343 0x29bc 0x9abb 0x670 0x348 0x2aed 0x9a6a 0x68b 0x34e 0x2c1e 0x9a1c 0x69c 0x34e 0x2d50 0x99b9 0x693 0x352 0x2e81 0x993b 0x655 0x378 0x2fb2 0x98af 0x61b 0x38e 0x30e3 0x9837 0x5c3 0x3b3 0x3215 0x97d7 0x5bd 0x3c0 0x3346 0x9783 0x5af 0x3c0 0x3477 0x9732 0x56e 0x3d3 0x35a8 0x96f1 0x55f 0x3de 0x36da 0x96bc 0x55f 0x3dd 0x380b 0x9688 0x549 0x3c0 0x393c 0x964c 0x52f 0x3d5 0x3a6d 0x9621 0x52d 0x3c4 0x3b9f 0x95ef 0x545 0x3ca 0x3cd0 0x95bc 0x52e 0x3d4 0x3e01 0x9593 0x545 0x3cd 0x3f32 0x956a 0x52d 0x3d4 0x4064 0x9542 0x52d 0x3ca 0x4195 0x9519 0x515 0x3c8 0x42c6 0x94fb 0x548 0x3c4 0x43f7 0x94dc 0x576 0x3c1 0x4529 0x94bc 0x55f 0x3bb 0x465a 0x948b 0x55f 0x3c4 0x478b 0x946e 0x562 0x3ca 0x48bc 0x9459 0x57b 0x3c3 0x49ee 0x9445 0x595 0x3af 0x4b1f 0x942f 0x5ae 0x3b9 0x4c50 0x9412 0x5c3 0x3b4 0x4d81 0x93fc 0x5be 0x3b6 0x4eb3 0x93e0 0x5b5 0x3a3 0x4fe4 0x93c9 0x5dc 0x3a3 0x5115 0x93a8 0x5c9 0x398 0x5246 0x937f 0x591 0x3a0 0x5378 0x9356 0x58a 0x399 0x54a9 0x9334 0x580 0x398 0x55da 0x9319 0x589 0x38a 0x570b 0x92ed 0x578 0x381 0x583d 0x92be 0x566 0x370 0x596e 0x9299 0x546 0x370 0x5a9f 0x9276 0x53c 0x35c 0x5bd0 0x9251 0x538 0x34d 0x5d02 0x9237 0x552 0x33e 0x5e33 0x9214 0x55f 0x32e 0x5f64 0x91e1 0x56c 0x327 0x6095 0x91a4 0x551 0x338 0x61c7 0x9167 0x53a 0x334 0x62f8 0x9134 0x554 0x348 0x6429 0x90fc 0x56d 0x347 0x655a 0x90ad 0x55b 0x30d 0x668c 0x9064 0x555 0x275 0x67bd 0x9046 0x55f 0x17f 0x68ee 0x903c 0x56f 0xe6 0x6a1f 0x9031 0x599 0xe6 0x6b51 0x9027 0x5aa 0xe6 0x6c82 0x900f 0x5de 0xe6 0x6db3 0x8fdb 0x619 0xe6 0x6ee4 0x8f14 0x615 0xe6 0x7016 0x8d80 0x60e 0xe6 0x7147 0x8b6a 0x65a 0xe6 0x7278 0x888f 0x6d4 0xe6 0x73a9 0x8448 0x806 0xe6 0x74db 0x7bb8 0x2b47 0xe6 0x760c 0x6d7e 0x19e1 0xe6>;
					battery0_profile_t2_num = <0x64>;
					battery0_profile_t2_col = <0x04>;
					battery0_profile_t2 = <0x00 0xa816 0x622 0x4e2 0x131 0xa774 0x6c2 0x605 0x263 0xa6fa 0x677 0x5d2 0x394 0xa67f 0x62e 0x575 0x4c5 0xa5fc 0x5e8 0x532 0x5f6 0xa583 0x59b 0x4f6 0x728 0xa51c 0x576 0x4ce 0x859 0xa4ab 0x53f 0x4a0 0x98a 0xa434 0x516 0x473 0xabb 0xa3cd 0x4f8 0x448 0xbed 0xa35e 0x4dc 0x43b 0xd1e 0xa2f7 0x4bb 0x41a 0xe4f 0xa287 0x497 0x3f0 0xf80 0xa219 0x478 0x3e4 0x10b2 0xa1b1 0x466 0x3de 0x11e3 0xa143 0x454 0x3d8 0x1314 0xa0d4 0x442 0x3d9 0x1445 0xa064 0x439 0x3d4 0x1577 0xa009 0x431 0x3ba 0x16a8 0x9fb4 0x42e 0x3ca 0x17d9 0x9f71 0x429 0x3c0 0x190a 0x9f30 0x420 0x3af 0x1a3c 0x9ed4 0x412 0x3a2 0x1b6d 0x9e48 0x3f8 0x394 0x1c9e 0x9d9c 0x3de 0x376 0x1dcf 0x9cf8 0x3e7 0x36d 0x1f01 0x9c73 0x3f0 0x388 0x2032 0x9c03 0x3f9 0x37a 0x2163 0x9ba8 0x3fc 0x38e 0x2294 0x9b62 0x3fc 0x384 0x23c6 0x9b14 0x3f3 0x37a 0x24f7 0x9ac9 0x3e5 0x35e 0x2628 0x9a6f 0x3d9 0x363 0x2759 0x99ff 0x3ca 0x352 0x288b 0x9989 0x3ca 0x343 0x29bc 0x991b 0x3c1 0x348 0x2aed 0x98bc 0x3c0 0x34e 0x2c1e 0x9868 0x3c7 0x34e 0x2d50 0x981d 0x3d0 0x352 0x2e81 0x97cf 0x3e9 0x378 0x2fb2 0x9785 0x409 0x38e 0x30e3 0x974c 0x424 0x3b3 0x3215 0x971a 0x438 0x3c0 0x3346 0x96d7 0x43b 0x3c0 0x3477 0x96a0 0x44c 0x3d3 0x35a8 0x9675 0x44c 0x3de 0x36da 0x963c 0x44c 0x3dd 0x380b 0x9606 0x44c 0x3c0 0x393c 0x95dc 0x44c 0x3d5 0x3a6d 0x95b3 0x446 0x3c4 0x3b9f 0x9581 0x442 0x3ca 0x3cd0 0x9558 0x442 0x3d4 0x3e01 0x9539 0x442 0x3cd 0x3f32 0x951a 0x442 0x3d4 0x4064 0x94e8 0x442 0x3ca 0x4195 0x94bf 0x441 0x3c8 0x42c6 0x94aa 0x438 0x3c4 0x43f7 0x9483 0x438 0x3c1 0x4529 0x946e 0x438 0x3bb 0x465a 0x944e 0x438 0x3c4 0x478b 0x9428 0x438 0x3ca 0x48bc 0x9413 0x432 0x3c3 0x49ee 0x93fd 0x428 0x3af 0x4b1f 0x93dd 0x424 0x3b9 0x4c50 0x93b5 0x424 0x3b4 0x4d81 0x938e 0x424 0x3b6 0x4eb3 0x936d 0x424 0x3a3 0x4fe4 0x9347 0x424 0x3a3 0x5115 0x9326 0x427 0x398 0x5246 0x92fd 0x431 0x3a0 0x5378 0x92d4 0x438 0x399 0x54a9 0x92ac 0x438 0x398 0x55da 0x9283 0x439 0x38a 0x570b 0x9250 0x442 0x381 0x583d 0x9210 0x443 0x370 0x596e 0x91e1 0x44c 0x370 0x5a9f 0x91b0 0x44c 0x35c 0x5bd0 0x916a 0x442 0x34d 0x5d02 0x911b 0x438 0x33e 0x5e33 0x90de 0x42f 0x32e 0x5f64 0x90ba 0x42e 0x327 0x6095 0x90a0 0x42e 0x338 0x61c7 0x9082 0x425 0x334 0x62f8 0x9074 0x424 0x348 0x6429 0x9063 0x41c 0x347 0x655a 0x9039 0x423 0x30d 0x668c 0x8f9f 0x424 0x275 0x67bd 0x8e48 0x41c 0x17f 0x68ee 0x8c3a 0x40a 0xe6 0x6a1f 0x897c 0x3f6 0xe6 0x6b51 0x8573 0x3ea 0xe6 0x6c82 0x7c66 0x3e8 0xe6 0x6db3 0x6e32 0x3bb 0xe6 0x6ee4 0x6e32 0x326 0xe6 0x7016 0x6e32 0x320 0xe6 0x7147 0x6e32 0x320 0xe6 0x7278 0x6e32 0x320 0xe6 0x73a9 0x6e32 0x320 0xe6 0x74db 0x6e32 0x320 0xe6 0x760c 0x6e32 0x320 0xe6>;
					battery0_profile_t3_num = <0x64>;
					battery0_profile_t3_col = <0x04>;
					battery0_profile_t3 = <0x00 0xa6d6 0xed8 0x14c8 0x131 0xa60b 0xeda 0x1555 0x263 0xa574 0xf40 0x1540 0x394 0xa4fa 0xfa1 0x1498 0x4c5 0xa480 0xfbd 0x13f7 0x5f6 0xa407 0xfed 0x1355 0x728 0xa39f 0x1007 0x12b3 0x859 0xa329 0x1036 0x1211 0x98a 0xa2cb 0x10fa 0x1142 0xabb 0xa25b 0x118b 0x10f5 0xbed 0xa1eb 0x11f5 0x10a7 0xd1e 0xa17d 0x124e 0x1039 0xe4f 0xa117 0x11fc 0xfe8 0xf80 0xa0af 0x1185 0xf87 0x10b2 0xa044 0x110a 0xf33 0x11e3 0x9fed 0x116d 0xebc 0x1314 0x9faa 0x1250 0xe36 0x1445 0x9f6e 0x1302 0xd7a 0x1577 0x9f0e 0x135f 0xd45 0x16a8 0x9e89 0x1301 0xd4d 0x17d9 0x9de9 0x1213 0xd52 0x190a 0x9d34 0x11ee 0xd77 0x1a3c 0x9c90 0x1288 0xe4b 0x1b6d 0x9c16 0x132c 0xc15 0x1c9e 0x9ba0 0x1312 0xc3a 0x1dcf 0x9b43 0x123e 0xd01 0x1f01 0x9af7 0x1202 0xa5b 0x2032 0x9aa6 0x128f 0xc3b 0x2163 0x9a4f 0x12f4 0xcab 0x2294 0x99e8 0x12fb 0xd1c 0x23c6 0x9984 0x1223 0xd0c 0x24f7 0x9928 0x1177 0xd1c 0x2628 0x98c7 0x118f 0xd1a 0x2759 0x986d 0x11db 0xcee 0x288b 0x981c 0x1217 0xcdc 0x29bc 0x97d7 0x126b 0xce5 0x2aed 0x979a 0x126d 0xcd9 0x2c1e 0x975d 0x128f 0xcbc 0x2d50 0x9719 0x1273 0xcb6 0x2e81 0x96d9 0x1161 0xc98 0x2fb2 0x96a3 0x115a 0xc7a 0x30e3 0x9678 0x1224 0xc62 0x3215 0x9648 0x12f6 0xc3e 0x3346 0x960d 0x1287 0xc36 0x3477 0x95e8 0x117f 0xc1b 0x35a8 0x95c1 0x11b0 0xc10 0x36da 0x9598 0x1244 0xc05 0x380b 0x956f 0x12e1 0xbfa 0x393c 0x9534 0x131f 0xbe0 0x3a6d 0x951c 0x1352 0xbcc 0x3b9f 0x94eb 0x1282 0xb8c 0x3cd0 0x94d5 0x11e5 0xb75 0x3e01 0x94b7 0x12a2 0xb78 0x3f32 0x948e 0x1355 0xb8b 0x4064 0x9470 0x13eb 0xb7d 0x4195 0x9447 0x137e 0xb7b 0x42c6 0x9432 0x1248 0xb94 0x43f7 0x940b 0x12b9 0xb98 0x4529 0x9400 0x13c4 0xb7b 0x465a 0x93eb 0x1437 0xb4d 0x478b 0x93cb 0x1405 0xb64 0x48bc 0x93a5 0x129f 0xb46 0x49ee 0x938f 0x1335 0xb57 0x4b1f 0x9373 0x1426 0xb51 0x4c50 0x935c 0x1459 0xb39 0x4d81 0x933c 0x147d 0xb24 0x4eb3 0x9311 0x145e 0xb17 0x4fe4 0x92e5 0x1449 0xb10 0x5115 0x92c9 0x145b 0xb09 0x5246 0x9296 0x13d7 0xae6 0x5378 0x925e 0x138b 0xabf 0x54a9 0x9220 0x13ab 0xaaf 0x55da 0x91f4 0x14bb 0xab0 0x570b 0x91b3 0x1563 0xa55 0x583d 0x915f 0x1511 0xa61 0x596e 0x9117 0x145c 0xa15 0x5a9f 0x90e4 0x1432 0x9dc 0x5bd0 0x90cf 0x145b 0x961 0x5d02 0x90b6 0x14a3 0x8c4 0x5e33 0x90a1 0x1553 0x826 0x5f64 0x9092 0x1638 0x74f 0x6095 0x9069 0x172a 0x5d8 0x61c7 0x9006 0x181b 0x463 0x62f8 0x8ee7 0x1883 0x51e 0x6429 0x8d02 0x1920 0x51e 0x655a 0x8a7c 0x1a9f 0x51e 0x668c 0x86dc 0x1cd3 0x51e 0x67bd 0x801b 0x2796 0x51e 0x68ee 0x7940 0x33db 0x51e 0x6a1f 0x7940 0x33db 0x51e 0x6b51 0x7940 0x33db 0x51e 0x6c82 0x7940 0x33db 0x51e 0x6db3 0x7940 0x33db 0x51e 0x6ee4 0x7940 0x33db 0x51e 0x7016 0x7940 0x33db 0x51e 0x7147 0x7940 0x33db 0x51e 0x7278 0x7940 0x33db 0x51e 0x73a9 0x7940 0x33db 0x51e 0x74db 0x7940 0x33db 0x51e 0x760c 0x7940 0x33db 0x51e>;
					battery0_profile_t4_num = <0x64>;
					battery0_profile_t4_col = <0x04>;
					battery0_profile_t4 = <0x00 0xa4a6 0x1a87 0x1a87 0x131 0xa3b1 0x1ad1 0x1ad1 0x263 0xa2a9 0x1c05 0x1c05 0x394 0xa198 0x1b54 0x1b54 0x4c5 0xa0be 0x1c02 0x1c02 0x5f6 0xa032 0x1c85 0x1c85 0x728 0x9fc5 0x1b7b 0x1b7b 0x859 0x9f65 0x1cfe 0x1cfe 0x98a 0x9ee7 0x1cb0 0x1cb0 0xabb 0x9e4a 0x1b8a 0x1b8a 0xbed 0x9d92 0x1b07 0x1b07 0xd1e 0x9cdd 0x1aa2 0x1aa2 0xe4f 0x9c3b 0x188c 0x188c 0xf80 0x9bc3 0x1a6c 0x1a6c 0x10b2 0x9b55 0x180f 0x180f 0x11e3 0x9af4 0x198b 0x198b 0x1314 0x9aa4 0x17ad 0x17ad 0x1445 0x9a5a 0x18a2 0x18a2 0x1577 0x9a05 0x18b4 0x18b4 0x16a8 0x99a9 0x18c6 0x18c6 0x17d9 0x994a 0x17e7 0x17e7 0x190a 0x98e8 0x17f4 0x17f4 0x1a3c 0x9888 0x1771 0x1771 0x1b6d 0x982b 0x1805 0x1805 0x1c9e 0x97da 0x16e0 0x16e0 0x1dcf 0x9788 0x1761 0x1761 0x1f01 0x9741 0x1760 0x1760 0x2032 0x9709 0x15ca 0x15ca 0x2163 0x96d1 0x174e 0x174e 0x2294 0x9694 0x1715 0x1715 0x23c6 0x965c 0x1739 0x1739 0x24f7 0x9629 0x1739 0x1739 0x2628 0x95f6 0x1739 0x1739 0x2759 0x95c3 0x1739 0x1739 0x288b 0x9597 0x1739 0x1739 0x29bc 0x956e 0x1739 0x1739 0x2aed 0x9545 0x1739 0x1739 0x2c1e 0x9516 0x1739 0x1739 0x2d50 0x94f1 0x1739 0x1739 0x2e81 0x94cb 0x1739 0x1739 0x2fb2 0x94aa 0x1739 0x1739 0x30e3 0x9493 0x1739 0x1739 0x3215 0x946f 0x1739 0x1739 0x3346 0x9456 0x1739 0x1739 0x3477 0x944a 0x1739 0x1739 0x35a8 0x942f 0x1739 0x1739 0x36da 0x9422 0x1739 0x1739 0x380b 0x940e 0x1739 0x1739 0x393c 0x93f1 0x1739 0x1739 0x3a6d 0x93dc 0x1739 0x1739 0x3b9f 0x93c7 0x1739 0x1739 0x3cd0 0x93bc 0x1739 0x1739 0x3e01 0x93a8 0x1739 0x1739 0x3f32 0x9380 0x1739 0x1739 0x4064 0x9362 0x1739 0x1739 0x4195 0x9343 0x1739 0x1739 0x42c6 0x931b 0x1739 0x1739 0x43f7 0x92fb 0x1739 0x1739 0x4529 0x92c8 0x1739 0x1739 0x465a 0x9296 0x1739 0x1739 0x478b 0x926c 0x1739 0x1739 0x48bc 0x9239 0x1739 0x1739 0x49ee 0x9203 0x1739 0x1739 0x4b1f 0x91ba 0x1739 0x1739 0x4c50 0x916f 0x1739 0x1739 0x4d81 0x913a 0x1739 0x1739 0x4eb3 0x90ff 0x1739 0x1739 0x4fe4 0x90ce 0x1739 0x1739 0x5115 0x90a8 0x1739 0x1739 0x5246 0x9082 0x1739 0x1739 0x5378 0x9042 0x1739 0x1739 0x54a9 0x8fee 0x1739 0x1739 0x55da 0x8f64 0x1739 0x1739 0x570b 0x8e68 0x1739 0x1739 0x583d 0x8cca 0x1739 0x1739 0x596e 0x8a75 0x1739 0x1739 0x5a9f 0x86f8 0x1739 0x1739 0x5bd0 0x8172 0x1739 0x1739 0x5d02 0x7882 0x1739 0x1739 0x5e33 0x7882 0x1739 0x1739 0x5f64 0x7882 0x1739 0x1739 0x6095 0x7882 0x1739 0x1739 0x61c7 0x7882 0x1739 0x1739 0x62f8 0x7882 0x1739 0x1739 0x6429 0x7882 0x1739 0x1739 0x655a 0x7882 0x1739 0x1739 0x668c 0x7882 0x1739 0x1739 0x67bd 0x7882 0x1739 0x1739 0x68ee 0x7882 0x1739 0x1739 0x6a1f 0x7882 0x1739 0x1739 0x6b51 0x7882 0x1739 0x1739 0x6c82 0x7882 0x1739 0x1739 0x6db3 0x7882 0x1739 0x1739 0x6ee4 0x7882 0x1739 0x1739 0x7016 0x7882 0x1739 0x1739 0x7147 0x7882 0x1739 0x1739 0x7278 0x7882 0x1739 0x1739 0x73a9 0x7882 0x1739 0x1739 0x74db 0x7882 0x1739 0x1739 0x760c 0x7882 0x1739 0x1739>;
					battery0_profile_t5_num = <0x64>;
					battery0_profile_t5_col = <0x04>;
					battery0_profile_t5 = <0x00 0xa4a6 0x28d2 0x28d2 0x131 0xa3b1 0x28d9 0x28d9 0x263 0xa2a9 0x2a4e 0x2a4e 0x394 0xa198 0x2ae2 0x2ae2 0x4c5 0xa0be 0x2b23 0x2b23 0x5f6 0xa032 0x2c2e 0x2c2e 0x728 0x9fc5 0x2db0 0x2db0 0x859 0x9f65 0x2e5d 0x2e5d 0x98a 0x9ee7 0x2e2a 0x2e2a 0xabb 0x9e4a 0x2df7 0x2df7 0xbed 0x9d92 0x2db7 0x2db7 0xd1e 0x9cdd 0x2d5a 0x2d5a 0xe4f 0x9c3b 0x2d62 0x2d62 0xf80 0x9bc3 0x2cd0 0x2cd0 0x10b2 0x9b55 0x2c63 0x2c63 0x11e3 0x9af4 0x2c29 0x2c29 0x1314 0x9aa4 0x2c0a 0x2c0a 0x1445 0x9a5a 0x2c66 0x2c66 0x1577 0x9a05 0x2ccb 0x2ccb 0x16a8 0x99a9 0x2cec 0x2cec 0x17d9 0x994a 0x2ce2 0x2ce2 0x190a 0x98e8 0x2ce7 0x2ce7 0x1a3c 0x9888 0x2cd1 0x2cd1 0x1b6d 0x982b 0x2c7d 0x2c7d 0x1c9e 0x97da 0x2c58 0x2c58 0x1dcf 0x9788 0x2bf6 0x2bf6 0x1f01 0x9741 0x2b82 0x2b82 0x2032 0x9709 0x2b43 0x2b43 0x2163 0x96d1 0x2b37 0x2b37 0x2294 0x9694 0x2b35 0x2b35 0x23c6 0x965c 0x2b0e 0x2b0e 0x24f7 0x9629 0x2aea 0x2aea 0x2628 0x95f6 0x2b47 0x2b47 0x2759 0x95c3 0x2b7f 0x2b7f 0x288b 0x9597 0x2ba4 0x2ba4 0x29bc 0x956e 0x2bf0 0x2bf0 0x2aed 0x9545 0x2bea 0x2bea 0x2c1e 0x9516 0x2bfb 0x2bfb 0x2d50 0x94f1 0x2c3f 0x2c3f 0x2e81 0x94cb 0x2cb0 0x2cb0 0x2fb2 0x94aa 0x2d66 0x2d66 0x30e3 0x9493 0x2e57 0x2e57 0x3215 0x946f 0x2de8 0x2de8 0x3346 0x9456 0x2c7a 0x2c7a 0x3477 0x944a 0x2d15 0x2d15 0x35a8 0x942f 0x2da2 0x2da2 0x36da 0x9422 0x2e32 0x2e32 0x380b 0x940e 0x2eb9 0x2eb9 0x393c 0x93f1 0x2e9a 0x2e9a 0x3a6d 0x93dc 0x2e50 0x2e50 0x3b9f 0x93c7 0x2dbd 0x2dbd 0x3cd0 0x93bc 0x2d6c 0x2d6c 0x3e01 0x93a8 0x2e76 0x2e76 0x3f32 0x9380 0x2f2a 0x2f2a 0x4064 0x9362 0x2fc3 0x2fc3 0x4195 0x9343 0x308a 0x308a 0x42c6 0x931b 0x30c2 0x30c2 0x43f7 0x92fb 0x3153 0x3153 0x4529 0x92c8 0x3168 0x3168 0x465a 0x9296 0x3147 0x3147 0x478b 0x926c 0x3104 0x3104 0x48bc 0x9239 0x31f2 0x31f2 0x49ee 0x9203 0x33b4 0x33b4 0x4b1f 0x91ba 0x3564 0x3564 0x4c50 0x916f 0x3757 0x3757 0x4d81 0x913a 0x380e 0x380e 0x4eb3 0x90ff 0x3819 0x3819 0x4fe4 0x90ce 0x38e8 0x38e8 0x5115 0x90a8 0x3bbd 0x3bbd 0x5246 0x9082 0x3e96 0x3e96 0x5378 0x9042 0x409d 0x409d 0x54a9 0x8fee 0x416a 0x416a 0x55da 0x8f64 0x42e8 0x42e8 0x570b 0x8e68 0x45fb 0x45fb 0x583d 0x8cca 0x4743 0x4743 0x596e 0x8a75 0x481d 0x481d 0x5a9f 0x86f8 0x4c23 0x4c23 0x5bd0 0x8172 0x45ef 0x45ef 0x5d02 0x7882 0x3200 0x3200 0x5e33 0x7882 0x3200 0x3200 0x5f64 0x7882 0x3200 0x3200 0x6095 0x7882 0x3200 0x3200 0x61c7 0x7882 0x3200 0x3200 0x62f8 0x7882 0x3200 0x3200 0x6429 0x7882 0x3200 0x3200 0x655a 0x7882 0x3200 0x3200 0x668c 0x7882 0x3200 0x3200 0x67bd 0x7882 0x3200 0x3200 0x68ee 0x7882 0x3200 0x3200 0x6a1f 0x7882 0x3200 0x3200 0x6b51 0x7882 0x3200 0x3200 0x6c82 0x7882 0x3200 0x3200 0x6db3 0x7882 0x3200 0x3200 0x6ee4 0x7882 0x3200 0x3200 0x7016 0x7882 0x3200 0x3200 0x7147 0x7882 0x3200 0x3200 0x7278 0x7882 0x3200 0x3200 0x73a9 0x7882 0x3200 0x3200 0x74db 0x7882 0x3200 0x3200 0x760c 0x7882 0x3200 0x3200>;
					g_PMIC_MIN_VOL_row = <0x04>;
					g_PMIC_MIN_VOL_col = <0x0a>;
					g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x7d00 0x7d00 0x7d00 0x7d00 0x8728 0x8728 0x8728 0x8728 0x7a12 0x7a12 0x7a12 0x7a12 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
					g_PON_SYS_IBOOT_row = <0x04>;
					g_PON_SYS_IBOOT_col = <0x0a>;
					g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
					g_QMAX_SYS_VOL_row = <0x04>;
					g_QMAX_SYS_VOL_col = <0x0a>;
					g_QMAX_SYS_VOL = <0x8aac 0x8aac 0x8aac 0x8aac 0x8886 0x8886 0x8886 0x8886 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
					g_FG_PSEUDO100_row = <0x04>;
					g_FG_PSEUDO100_col = <0x0a>;
					g_FG_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
					g_FG_charge_PSEUDO100_row = <0x04>;
					g_FG_charge_PSEUDO100_col = <0x0a>;
					g_FG_charge_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
					phandle = <0x7b>;
				};

				lbat_service {
					compatible = "mediatek,mt6375-lbat-service";
					interrupts-extended = <0x50 0x00 0x50 0x01>;
					interrupt-names = "bat_h\0bat_l";
					resistance-ratio = <0x04 0x01>;
				};

				dbg {
					compatible = "mediatek,mt6375-dbg";
				};

				mtk_battery_oc_throttling {
					compatible = "mediatek,mt6375-battery_oc_throttling";
					interrupts-extended = <0x7b 0x02 0x7b 0x03>;
					interrupt-names = "fg_cur_h\0fg_cur_l";
					oc-thd-h = <0x173e>;
					oc-thd-l = <0x1b58>;
					phandle = <0x1e4>;
				};
			};
		};

		i2c@11281000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11281000 0x00 0x1000 0x00 0x11300480 0x00 0x80>;
			interrupts = <0x00 0x96 0x04 0x00>;
			clocks = <0x23 0x01 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1e5>;

			gate_ic@11 {
				compatible = "mediatek,gate-ic-i2c";
				gate-power-gpios = <0x4e 0xb2 0x00>;
				reg = <0x11>;
				id = <0x06>;
				status = "okay";
				phandle = <0x1e6>;
			};
		};

		i2c@11d04000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d04000 0x00 0x1000 0x00 0x11300500 0x00 0x100>;
			interrupts = <0x00 0x97 0x04 0x00>;
			clocks = <0x20 0x04 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1e7>;
		};

		i2c@11d05000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d05000 0x00 0x1000 0x00 0x11300600 0x00 0x100>;
			interrupts = <0x00 0x98 0x04 0x00>;
			clocks = <0x20 0x05 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1e8>;
		};

		i2c@11d06000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0x00 0x11d06000 0x00 0x1000 0x00 0x11300700 0x00 0x100>;
			interrupts = <0x00 0x99 0x04 0x00>;
			clocks = <0x20 0x06 0x24 0x14>;
			clock-names = "main\0dma";
			clock-div = <0x01>;
			phandle = <0x1e9>;
		};

		mtk_leds {
			phandle = <0x1ea>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0xff>;
				max-hw-brightness = <0x7ff>;
			};
		};

		adspsys@1e000000 {
			compatible = "mediatek,mt6895-adspsys";
			status = "okay";
			reg = <0x00 0x1e000000 0x00 0x6000 0x00 0x1e00b000 0x00 0x5000 0x00 0x1e006000 0x00 0x100 0x00 0x1e006100 0x00 0x04 0x00 0x1e00610c 0x00 0x04 0x00 0x1e007000 0x00 0x100 0x00 0x1e007100 0x00 0x04 0x00 0x1e00710c 0x00 0x04 0x00 0x1e008000 0x00 0x100 0x00 0x1e008100 0x00 0x04 0x00 0x1e00810c 0x00 0x04 0x00 0x1e009000 0x00 0x100 0x00 0x1e009100 0x00 0x04 0x00 0x1e00910c 0x00 0x04>;
			reg-names = "cfg\0cfg2\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr";
			interrupts = <0x00 0x284 0x04 0x00 0x00 0x285 0x04 0x00 0x00 0x286 0x04 0x00 0x00 0x287 0x04 0x00 0x00 0x28e 0x04 0x00>;
			interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0debug_ctrl";
			#mbox-cells = <0x01>;
			power-domains = <0x04 0x05>;
			clocks = <0x27 0x37 0x27 0xaa 0x27 0x97>;
			clock-names = "clk_top_adsp_sel\0clk_top_clk26m\0clk_top_adsppll";
			core_num = <0x02>;
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-audio = <0x5c0000>;
			phandle = <0x7e>;
		};

		adsp_core0@1e020000 {
			compatible = "mediatek,mt6895-adsp_core_0";
			status = "okay";
			reg = <0x00 0x1e050000 0x00 0x9000 0x00 0x1e020000 0x00 0x8000>;
			system = <0x00 0x50000000 0x00 0x900000>;
			interrupts = <0x00 0x27e 0x04 0x00 0x00 0x280 0x04 0x00 0x00 0x282 0x04 0x00>;
			mboxes = <0x7e 0x00 0x7e 0x01>;
			feature_control_bits = <0x28e783ff>;
			phandle = <0x1eb>;
		};

		adsp_core1@1e090000 {
			compatible = "mediatek,mt6895-adsp_core_1";
			status = "okay";
			reg = <0x00 0x1e0c0000 0x00 0x9000 0x00 0x1e090000 0x00 0x8000>;
			system = <0x00 0x50900000 0x00 0x900000>;
			interrupts = <0x00 0x27f 0x04 0x00 0x00 0x281 0x04 0x00 0x00 0x283 0x04 0x00>;
			mboxes = <0x7e 0x02 0x7e 0x03>;
			feature_control_bits = <0x1118f00f>;
			phandle = <0x1ec>;
		};

		infra_device_mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x00 0x10225000 0x00 0x1000>;
		};

		emimpu@10226000 {
			compatible = "mediatek,mt6983-emimpu";
			reg = <0x00 0x10226000 0x00 0x1000 0x00 0x10225000 0x00 0x1000>;
			mediatek,emi-reg = <0x7f>;
			mediatek,miukp-reg = <0x80>;
			mediatek,miumpu-reg = <0x81>;
			interrupts = <0x00 0xea 0x04 0x00>;
			sr_cnt = <0x30>;
			aid_cnt = <0x100>;
			aid_num_per_set = <0x20>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 0x01 0x160 0xffffffff 0x10 0x200 0x03 0x10>;
			clear_hp = <0x1fc 0x40000000 0x01>;
			clear_md = <0x1fc 0x80000000 0x01>;
			phandle = <0xc5>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x00 0x1022c000 0x00 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x00 0x1022d000 0x00 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x00 0x1022e000 0x00 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x00 0x1022f000 0x00 0x1000>;
		};

		dramc_ch0_top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0x00 0x10230000 0x00 0x2000>;
		};

		dramc_ch0_top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0x00 0x10232000 0x00 0x2000>;
		};

		dramc_ch0_top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0x00 0x10234000 0x00 0x1000>;
		};

		dramc_ch0_top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0x00 0x10235000 0x00 0x1000>;
		};

		dramc_ch0_rsv@10236000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0x00 0x10236000 0x00 0x2000>;
		};

		dramc_ch0_rsv@10238000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0x00 0x10238000 0x00 0x2000>;
		};

		dramc_ch0_rsv@1023a000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0x00 0x1023a000 0x00 0x2000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0x00 0x1023c000 0x00 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0x00 0x1023d000 0x00 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0x00 0x1023e000 0x00 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0x00 0x1023f000 0x00 0x1000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x00 0x10240000 0x00 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x00 0x10242000 0x00 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x00 0x10244000 0x00 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x00 0x10245000 0x00 0x1000>;
		};

		dramc_ch1_rsv@10246000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10246000 0x00 0x2000>;
		};

		dramc_ch1_rsv@10248000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10248000 0x00 0x2000>;
		};

		dramc_ch1_rsv@1024a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x1024a000 0x00 0x2000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0x00 0x1024c000 0x00 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0x00 0x1024d000 0x00 0x1000>;
		};

		dramc_ch1_top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x00 0x10250000 0x00 0x2000>;
		};

		dramc_ch1_top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x00 0x10252000 0x00 0x2000>;
		};

		dramc_ch1_top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x00 0x10254000 0x00 0x1000>;
		};

		dramc_ch1_top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x00 0x10255000 0x00 0x1000>;
		};

		dramc_ch1_rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10256000 0x00 0x2000>;
		};

		dramc_ch1_rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10258000 0x00 0x2000>;
		};

		dramc_ch1_rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x1025a000 0x00 0x2000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0x00 0x1025c000 0x00 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0x00 0x1025d000 0x00 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0x00 0x1025e000 0x00 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x00 0x1025f000 0x00 0x1000>;
		};

		dramc_ch1_top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x00 0x10260000 0x00 0x2000>;
		};

		dramc_ch1_top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x00 0x10262000 0x00 0x2000>;
		};

		dramc_ch1_top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x00 0x10264000 0x00 0x1000>;
		};

		dramc_ch1_top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x00 0x10265000 0x00 0x1000>;
		};

		dramc_ch1_rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10266000 0x00 0x2000>;
		};

		dramc_ch1_rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10268000 0x00 0x2000>;
		};

		dramc_ch1_rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x1026a000 0x00 0x2000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x00 0x10270000 0x00 0x1000>;
		};

		mm_vpu_m0_sub_common@10309000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0x00 0x10309000 0x00 0x1000>;
		};

		mm_vpu_m1_sub_common@1030a000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x00 0x1030a000 0x00 0x1000>;
		};

		mm_vpu_m1_sub_common@1030b000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x00 0x1030b000 0x00 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x00 0x1030c000 0x00 0x1000>;
		};

		mm_vpu_m1_sub_common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x00 0x1030d000 0x00 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10312000 0x00 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10313000 0x00 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10314000 0x00 0x1000>;
		};

		peri_ptp_therm@10315000 {
			compatible = "mediatek,peri_ptp_therm";
			reg = <0x00 0x10315000 0x00 0x1000>;
		};

		peri_ptp_therm@10316000 {
			compatible = "mediatek,peri_ptp_therm";
			reg = <0x00 0x10316000 0x00 0x1000>;
		};

		sys_cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10350000 0x00 0x1000>;
		};

		sys_cirq@10351000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10351000 0x00 0x1000>;
		};

		sys_cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10352000 0x00 0x1000>;
		};

		sys_cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10354000 0x00 0x1000>;
		};

		sys_cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10355000 0x00 0x1000>;
		};

		sys_cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x00 0x10356000 0x00 0x1000>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10900000 0x00 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10940000 0x00 0xc0000>;
		};

		dramc_ch1_rsv@10a00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10a00000 0x00 0x40000>;
		};

		dramc_ch1_rsv@10a40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10a40000 0x00 0xc0000>;
		};

		dramc_ch1_rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10b00000 0x00 0x40000>;
		};

		dramc_ch1_rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10b40000 0x00 0xc0000>;
		};

		dramc_ch1_rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10c00000 0x00 0x40000>;
		};

		dramc_ch1_rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x00 0x10c40000 0x00 0xc0000>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0x00 0xc000000 0x00 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0x00 0xc400000 0x00 0x40000>;
		};

		dfd@0c600000 {
			compatible = "mediatek,dfd";
			reg = <0x00 0xc600000 0x00 0x100000>;
		};

		logstore {
			enabled = <0x01>;
			pmic_register = <0xa0d>;
			phandle = <0x1ed>;
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0x00 0xd020000 0x00 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0x00 0xd030000 0x00 0x1000>;
		};

		bus_tracer@0d040000 {
			compatible = "mediatek,bus_tracer-v1";
			reg = <0x00 0xd040000 0x00 0x1000 0x00 0xd01a000 0x00 0x1000 0x00 0xd041000 0x00 0x3000 0x00 0xd044000 0x00 0x1000 0x00 0xd040800 0x00 0x100 0x00 0xd040900 0x00 0x100>;
			mediatek,err_flag = <0xfffcffff>;
			mediatek,num_tracer = <0x02>;
			mediatek,enabled_tracer = <0x00 0x01>;
			mediatek,at_id = <0x10 0x30>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0x00 0xd0a0000 0x00 0x10000>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0x00 0xd100000 0x00 0x100000>;
		};

		mmc@11240000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0x00 0x11240000 0x00 0x1000 0x00 0x11e70000 0x00 0x1000>;
			interrupts = <0x00 0x87 0x04 0x00>;
			clocks = <0x27 0x1d 0x24 0x1c 0x24 0x1b>;
			clock-names = "source\0hclk\0source_cg";
			status = "okay";
			host-index = <0x01>;
			pinctrl-names = "default\0state_uhs";
			pinctrl-0 = <0x82>;
			pinctrl-1 = <0x83>;
			bus-width = <0x04>;
			max-frequency = <0xbebc200>;
			ocr-voltage = <0x30000>;
			cap-sd-highspeed;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			sd-uhs-sdr104;
			sd-uhs-ddr50;
			cd-debounce-delay-ms = <0x00>;
			cd-gpios = <0x4e 0x0b 0x01>;
			vmmc-supply = <0x84>;
			no-mmc;
			no-sdio;
			mediatek,mmc-qos;
			interconnects = <0x45 0x10 0x45 0x00>;
			interconnect-names = "msdc-perf-bw";
			required-opps = <0x49>;
			phandle = <0x1ee>;
		};

		mmc@11242000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0x00 0x11242000 0x00 0x1000 0x00 0x11f60000 0x00 0x1000>;
			interrupts = <0x00 0x85 0x04 0x00>;
			clocks = <0x27 0x1e 0x24 0x1e 0x24 0x1d>;
			clock-names = "source\0hclk\0source_cg";
			status = "disabled";
			host-index = <0x02>;
			pinctrl-names = "default\0state_uhs";
			pinctrl-0 = <0x85>;
			pinctrl-1 = <0x86>;
			bus-width = <0x04>;
			max-frequency = <0xbebc200>;
			cap-sd-highspeed;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			sd-uhs-sdr104;
			sd-uhs-ddr50;
			eint-gpios = <0x4e 0xbf 0x01>;
			vmmc-supply = <0x87>;
			vqmmc-supply = <0x88>;
			no-mmc;
			no-sd;
			cap-sdio-irq;
			non-removable;
			phandle = <0x1ef>;
		};

		g3d_brisket@13bfee00 {
			compatible = "mediatek,g3d_brisket";
			reg = <0x00 0x13bfee00 0x00 0x200>;
		};

		g3d_mpu@13bff000 {
			compatible = "mediatek,g3d_mpu";
			reg = <0x00 0x13bff000 0x00 0x1000>;
		};

		g3d_gpueb@13c40000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0x00 0x13c40000 0x00 0x20000>;
		};

		g3d_gpueb@13c60200 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0x00 0x13c60200 0x00 0x100>;
		};

		g3d_gpueb@13c60300 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0x00 0x13c60300 0x00 0x100>;
		};

		g3d_gpueb@13c60400 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0x00 0x13c60400 0x00 0x200>;
		};

		g3d_gpueb@13c60800 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0x00 0x13c60800 0x00 0x800>;
		};

		g3d_gpueb@13c62000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0x00 0x13c62000 0x00 0x100>;
		};

		gpu_fdvfs@00112000 {
			compatible = "mediatek,gpu_fdvfs";
			reg = <0x00 0x112000 0x00 0x400>;
			fdvfs-policy-support = <0x00>;
		};

		gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <0x01>;
			gpueb-logger-support = <0x00>;
			mbox_count = <0x01>;
			mbox_size = <0xa0>;
			slot_size = <0x04>;
			ts_mbox = <0x00>;
			send_table = <0x00 0x00 0x04 0x01 0x00 0x08 0x02 0x00 0x03 0x03 0x00 0x03 0x04 0x00 0x09 0x05 0x00 0x04 0x06 0x00 0x06 0x07 0x00 0x06>;
			send_name_table = "IPI_ID_FAST_DVFS_EVENT\0IPI_ID_GPUFREQ\0IPI_ID_SLEEP\0IPI_ID_TIMER\0IPI_ID_FHCTL\0IPI_ID_CCF\0IPI_ID_GPUMPU\0IPI_ID_FAST_DVFS";
			recv_table = <0x00 0x00 0x04 0x00 0x01 0x00 0x08 0x01 0x02 0x00 0x01 0x00 0x03 0x00 0x01 0x00 0x04 0x00 0x01 0x01 0x05 0x00 0x04 0x01 0x06 0x00 0x01 0x01 0x07 0x00 0x06 0x01>;
			recv_name_table = "IPI_ID_FAST_DVFS_EVENT\0IPI_ID_GPUFREQ\0IPI_ID_SLEEP\0IPI_ID_TIMER\0IPI_ID_FHCTL\0IPI_ID_CCF\0IPI_ID_GPUMPU\0IPI_ID_FAST_DVFS";
			reg = <0x00 0x13c40000 0x00 0x22000 0x00 0x13c5fd80 0x00 0x280 0x00 0x13c62004 0x00 0x04 0x00 0x13c62074 0x00 0x04 0x00 0x13c62000 0x00 0x04 0x00 0x13c62078 0x00 0x04>;
			reg-names = "gpueb_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv";
			interrupts = <0x00 0x204 0x04 0x00>;
			interrupt-names = "mbox0";
			gpueb_mem_table = <0x00 0x1000 0x01 0x180000>;
			gpueb_mem_name_table = "MEM_ID_GPUFREQ\0MEM_ID_LOG";
			phandle = <0x1f0>;
		};

		dfd@13d00000 {
			compatible = "mediatek,dfd";
			reg = <0x00 0x13d00000 0x00 0x100000>;
		};

		dfd@13e00000 {
			compatible = "mediatek,dfd";
			reg = <0x00 0x13e00000 0x00 0x100000>;
		};

		g3d_config@13f90000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13f90000 0x00 0x10000>;
		};

		syscon@13f91000 {
			compatible = "mediatek,mt6895-gpu_eb_rpc_bus\0syscon";
			reg = <0x00 0x13f91000 0x00 0x1000>;
			phandle = <0x8a>;
		};

		g3d_config@13fa0000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fa0000 0x00 0x400>;
		};

		syscon@13fa0000 {
			compatible = "mediatek,mt6895-mfgpll_pll_ctrl\0syscon";
			reg = <0x00 0x13fa0000 0x00 0x400>;
			#clock-cells = <0x01>;
			phandle = <0x29>;
		};

		g3d_config@13fa0400 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fa0400 0x00 0x400>;
		};

		g3d_config@13fa0800 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fa0800 0x00 0x400>;
		};

		syscon@13fa0800 {
			compatible = "mediatek,mt6895-gpuebpll_pll_ctrl\0syscon";
			reg = <0x00 0x13fa0800 0x00 0x400>;
			#clock-cells = <0x01>;
			phandle = <0x1f1>;
		};

		g3d_config@13fa0c00 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fa0c00 0x00 0x400>;
		};

		syscon@13fa0c00 {
			compatible = "mediatek,mt6895-mfgscpll_pll_ctrl\0syscon";
			reg = <0x00 0x13fa0c00 0x00 0x400>;
			#clock-cells = <0x01>;
			phandle = <0x2a>;
		};

		g3d_config@13fb6000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fb6000 0x00 0x1000>;
		};

		g3d_config@13fb7000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fb7000 0x00 0x1000>;
		};

		g3d_config@13fb9c00 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fb9c00 0x00 0x100>;
		};

		g3d_config@13fbb000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fbb000 0x00 0x1000>;
		};

		g3d_dvfs@13fbc000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0x00 0x13fbc000 0x00 0x1000>;
		};

		g3d_config@13fbd000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fbd000 0x00 0x1000>;
		};

		g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fbf000 0x00 0x1000>;
		};

		syscon@13fbf000 {
			compatible = "mediatek,mt6895-mfg\0syscon";
			reg = <0x00 0x13fbf000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1e>;
		};

		g3d_config@13fca000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fca000 0x00 0x1000>;
		};

		g3d_config@13fcb000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fcb000 0x00 0x1000>;
		};

		g3d_config@13fcc000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fcc000 0x00 0x1000>;
		};

		g3d_config@13fcd000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fcd000 0x00 0x1000>;
		};

		g3d_config@13fce000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fce000 0x00 0x1000>;
		};

		g3d_config@13fcf000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fcf000 0x00 0x1000>;
		};

		g3d_config@13fd9000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fd9000 0x00 0x1000>;
		};

		g3d_config@13fda000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fda000 0x00 0x1000>;
		};

		g3d_config@13fdd000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fdd000 0x00 0x1000>;
		};

		g3d_config@13fde000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fde000 0x00 0x1000>;
		};

		g3d_config@13fdf000 {
			compatible = "mediatek,g3d_config";
			reg = <0x00 0x13fdf000 0x00 0x1000>;
		};

		syscon@14000000 {
			compatible = "mediatek,mt6895-mmsys0\0syscon";
			reg = <0x00 0x14000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x1d>;
		};

		syscon@14400000 {
			compatible = "mediatek,mt6895-mmsys1\0syscon";
			reg = <0x00 0x14400000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x1c>;
		};

		syscon@15000000 {
			compatible = "mediatek,mt6895-imgsys_main\0syscon";
			reg = <0x00 0x15000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1b>;
		};

		syscon@15110000 {
			compatible = "mediatek,mt6895-dip_top_dip1\0syscon";
			reg = <0x00 0x15110000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x1a>;
		};

		syscon@15130000 {
			compatible = "mediatek,mt6895-dip_nr_dip1\0syscon";
			reg = <0x00 0x15130000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x19>;
		};

		syscon@15220000 {
			compatible = "mediatek,mt6895-wpe1_dip1\0syscon";
			reg = <0x00 0x15220000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x18>;
		};

		syscon@15330000 {
			compatible = "mediatek,mt6895-ipesys\0syscon";
			reg = <0x00 0x15330000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x17>;
		};

		syscon@15520000 {
			compatible = "mediatek,mt6895-wpe2_dip1\0syscon";
			reg = <0x00 0x15520000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x16>;
		};

		syscon@15620000 {
			compatible = "mediatek,mt6895-wpe3_dip1\0syscon";
			reg = <0x00 0x15620000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x15>;
		};

		syscon@1600f000 {
			compatible = "mediatek,mt6895-vdec_soc_gcon_base\0syscon";
			reg = <0x00 0x1600f000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x14>;
		};

		syscon@1602f000 {
			compatible = "mediatek,mt6895-vdec_gcon_base\0syscon";
			reg = <0x00 0x1602f000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x13>;
		};

		syscon@17000000 {
			compatible = "mediatek,mt6895-vencsys\0syscon";
			reg = <0x00 0x17000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x12>;
		};

		syscon@17800000 {
			compatible = "mediatek,mt6895-vencsys_c1\0syscon";
			reg = <0x00 0x17800000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x11>;
		};

		touch {
			compatible = "mediatek,touch";
			phandle = <0x1f2>;
		};

		syscon@190f3000 {
			compatible = "mediatek,mt6895-apupll_pll_ctrl\0syscon";
			reg = <0x00 0x190f3000 0x00 0x400>;
			#clock-cells = <0x01>;
			phandle = <0x2b>;
		};

		syscon@190f3400 {
			compatible = "mediatek,mt6895-npupll_pll_ctrl\0syscon";
			reg = <0x00 0x190f3400 0x00 0x400>;
			#clock-cells = <0x01>;
			phandle = <0x2c>;
		};

		syscon@190f3800 {
			compatible = "mediatek,mt6895-apupll1_pll_ctrl\0syscon";
			reg = <0x00 0x190f3800 0x00 0x400>;
			#clock-cells = <0x01>;
			phandle = <0x2d>;
		};

		syscon@10270000 {
			compatible = "mediatek,mt6985-nemi_bus\0syscon";
			reg = <0x00 0x10270000 0x00 0x1000>;
			phandle = <0x8b>;
		};

		syscon@1030e000 {
			compatible = "mediatek,mt6985-semi_bus\0syscon";
			reg = <0x00 0x1030e000 0x00 0x1000>;
			phandle = <0x8c>;
		};

		power-controller@1c001000 {
			compatible = "mediatek,mt6895-scpsys\0syscon";
			reg = <0x00 0x1c001000 0x00 0x1000>;
			#power-domain-cells = <0x01>;
			clocks = <0x27 0x37 0x27 0x20 0x27 0x48 0x27 0x49 0x27 0x44 0x27 0x04 0x27 0x05 0x27 0x06 0x27 0x07 0x27 0x08 0x27 0x09 0x27 0x46 0x27 0x47 0x27 0x3a 0x27 0x39 0x10 0x00 0x10 0x01 0x10 0x1d 0x10 0x1e 0x10 0x1f 0x06 0x02 0x1d 0x2c 0x1c 0x2c 0x05 0x02 0x03 0x02 0x1b 0x00 0x1b 0x09 0x14 0x00 0x13 0x00 0x10 0x03 0x0f 0x00 0x0e 0x00 0x10 0x04 0x0d 0x00 0x0c 0x00 0x10 0x05 0x0b 0x00 0x0a 0x00 0x10 0x06 0x09 0x00 0x1b 0x06 0x1b 0x04 0x1b 0x05 0x1b 0x07 0x1b 0x08>;
			clock-names = "adsp\0audio\0cam\0ccu\0ccu_ahb\0disp\0disp1\0mdp\0mdp1\0mm_infra\0mmup\0isp\0ipe\0vde\0ven\0cam_lp-0\0cam_lp-1\0cam_lp-2\0cam_lp-3\0cam_lp-4\0mm_infra_lp-0\0disp-0\0disp1-0\0mdp-0\0mdp1-0\0isp-0\0isp-1\0vde0-0\0vde1-0\0cam_suba-0\0cam_suba-1\0cam_suba-2\0cam_subb-0\0cam_subb-1\0cam_subb-2\0cam_subc-0\0cam_subc-1\0cam_subc-2\0cam_mraw-0\0cam_mraw-1\0ipe-0\0dip1-0\0dip1-1\0dip1-2\0dip1-3";
			infracfg = <0x25>;
			vlpcfg = <0x89>;
			mfgrpc = <0x8a>;
			nemi_bus = <0x8b>;
			semi_bus = <0x8c>;
			isp_main-supply = <0x54>;
			cam_main-supply = <0x54>;
			hw-voter-regmap = <0x62>;
			phandle = <0x04>;
		};

		syscon@1c00c000 {
			compatible = "mediatek,mt6895-vlpcfg_bus\0syscon";
			reg = <0x00 0x1c00c000 0x00 0x1000>;
			phandle = <0x89>;
		};

		syscon@1c013000 {
			compatible = "mediatek,mt6895-vlp_cksys\0syscon";
			reg = <0x00 0x1c013000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x26>;
		};

		syscon@1a000000 {
			compatible = "mediatek,mt6895-cam_main_r1a\0syscon";
			reg = <0x00 0x1a000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x10>;
		};

		syscon@1a04f000 {
			compatible = "mediatek,mt6895-camsys_rawa\0syscon";
			reg = <0x00 0x1a04f000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x0f>;
		};

		syscon@1a06f000 {
			compatible = "mediatek,mt6895-camsys_yuva\0syscon";
			reg = <0x00 0x1a06f000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x0e>;
		};

		syscon@1a08f000 {
			compatible = "mediatek,mt6895-camsys_rawb\0syscon";
			reg = <0x00 0x1a08f000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x0d>;
		};

		syscon@1a0af000 {
			compatible = "mediatek,mt6895-camsys_yuvb\0syscon";
			reg = <0x00 0x1a0af000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x0c>;
		};

		syscon@1a0cf000 {
			compatible = "mediatek,mt6895-camsys_rawc\0syscon";
			reg = <0x00 0x1a0cf000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x0b>;
		};

		syscon@1a0ef000 {
			compatible = "mediatek,mt6895-camsys_yuvc\0syscon";
			reg = <0x00 0x1a0ef000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x0a>;
		};

		pda@1a100000 {
			compatible = "mediatek,camera-pda";
			reg = <0x00 0x1a100000 0x00 0x1000>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			interrupts = <0x00 0x1b9 0x04 0x00>;
			clocks = <0x09 0x06 0x09 0x07 0x09 0x08 0x10 0x1d 0x10 0x1e 0x10 0x02>;
			clock-names = "camsys_mraw_pda0\0camsys_mraw_pda1\0mraw_larbx\0cam_main_cam2mm0_gals_cg_con\0cam_main_cam2mm1_gals_cg_con\0cam_main_cam_cg_con";
			power-domains = <0x04 0x0d>;
			mediatek,larbs = <0x8d>;
			iommus = <0x58 0x32b 0x58 0x32c 0x58 0x32d>;
			interconnects = <0x59 0x4032b 0x59 0x10000 0x59 0x4032c 0x59 0x10000 0x59 0x4032d 0x59 0x10000>;
			interconnect-names = "l25_pdai_a0\0l25_pdai_a1\0l25_pdao_a";
			phandle = <0x1f3>;
		};

		syscon@1a170000 {
			compatible = "mediatek,mt6895-camsys_mraw\0syscon";
			reg = <0x00 0x1a170000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x09>;
		};

		syscon@1b200000 {
			compatible = "mediatek,mt6895-ccu\0syscon";
			reg = <0x00 0x1b200000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x08>;
		};

		syscon@1e100000 {
			compatible = "mediatek,mt6895-afe\0syscon";
			reg = <0x00 0x1e100000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x07>;
		};

		mminfra_config@1e800000 {
			compatible = "mediatek,mminfra_config";
			reg = <0x00 0x1e800000 0x00 0x1000>;
		};

		syscon@1e800000 {
			compatible = "mediatek,mt6895-mminfra_config\0syscon";
			reg = <0x00 0x1e800000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x06>;
		};

		smi_mm_m0_rsi_regs@1e807000 {
			compatible = "mediatek,smi-rsi";
			reg = <0x00 0x1e807000 0x00 0x1000>;
			mediatek,rsi-id = <0x00>;
			mediatek,dump-with-comm = <0x00>;
			phandle = <0x1f4>;
		};

		smi_mm_m1_rsi_regs@1e808000 {
			compatible = "mediatek,smi-rsi";
			reg = <0x00 0x1e808000 0x00 0x1000>;
			mediatek,rsi-id = <0x01>;
			mediatek,dump-with-comm = <0x00>;
			phandle = <0x1f5>;
		};

		smi_mdp_m0_rsi_regs@1e815000 {
			compatible = "mediatek,smi-rsi";
			reg = <0x00 0x1e815000 0x00 0x1000>;
			mediatek,rsi-id = <0x02>;
			mediatek,dump-with-comm = <0x01>;
			phandle = <0x1f6>;
		};

		smi_mdp_m1_rsi_regs@1e816000 {
			compatible = "mediatek,smi-rsi";
			reg = <0x00 0x1e816000 0x00 0x1000>;
			mediatek,rsi-id = <0x03>;
			mediatek,dump-with-comm = <0x01>;
			phandle = <0x1f7>;
		};

		smi_infra_disp_subcomm0@1e809000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e809000 0x00 0x1000>;
			mediatek,common-id = <0x03>;
			init-power-on;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x8e>;
		};

		smi_infra_disp_subcomm1@1e80a000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e80a000 0x00 0x1000>;
			mediatek,common-id = <0x04>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x8f>;
		};

		smi_sysram_subcomm3@1e80d000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e80d000 0x00 0x1000>;
			mediatek,common-id = <0x08>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x91>;
		};

		smi_sysram_subcomm4@1e80e000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e80e000 0x00 0x1000>;
			mediatek,common-id = <0x09>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x92>;
		};

		smi_mdp_subcomm4@1e817000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e817000 0x00 0x1000>;
			mediatek,common-id = <0x05>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x94>;
		};

		smi_mdp_subcomm5@1e818000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e818000 0x00 0x1000>;
			mediatek,common-id = <0x06>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x95>;
		};

		smi_disp_comm@1e801000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon";
			reg = <0x00 0x1e801000 0x00 0x1000>;
			mediatek,smi = <0x8e 0x8f>;
			mediatek,common-id = <0x00>;
			smi-common;
			operating-points-v2 = <0x90>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x96>;
		};

		smi_sysram_comm@1e80b000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon";
			reg = <0x00 0x1e80b000 0x00 0x1000>;
			mediatek,smi = <0x91 0x92>;
			mediatek,common-id = <0x02>;
			operating-points-v2 = <0x90>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x93>;
		};

		smi_sysram_subcomm2@1e80c000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1e80c000 0x00 0x1000>;
			mediatek,smi = <0x93>;
			mediatek,common-id = <0x07>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x9d>;
		};

		smi_mdp_comm@1e80f000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon";
			reg = <0x00 0x1e80f000 0x00 0x1000>;
			mediatek,smi = <0x94 0x95>;
			mediatek,common-id = <0x01>;
			smi-common;
			operating-points-v2 = <0x90>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x97>;
		};

		smi_sub_comm0@14023000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x14023000 0x00 0x1000>;
			mediatek,smi = <0x93>;
			smi-supply = <0x93>;
			mediatek,common-id = <0x0a>;
			init-power-on;
			power-domains = <0x04 0x13>;
			clocks = <0x1d 0x2c 0x1d 0x2c 0x1d 0x2c 0x1d 0x2c>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x9e>;
		};

		smi_img_sub_comm0@15002000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x15002000 0x00 0x1000>;
			mediatek,smi = <0x96>;
			mediatek,common-id = <0x0f>;
			power-domains = <0x04 0x08>;
			clocks = <0x1b 0x00 0x1b 0x0d 0x1b 0x0e 0x1b 0x11>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x98>;
		};

		smi_img_sub_comm1@15003000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x15003000 0x00 0x1000>;
			mediatek,smi = <0x97>;
			mediatek,common-id = <0x10>;
			power-domains = <0x04 0x08>;
			clocks = <0x1b 0x0d 0x1b 0x0f 0x1b 0x10 0x1b 0x09>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x99>;
		};

		smi_sub_comm1@14423000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x14423000 0x00 0x1000>;
			smi-supply = <0x93>;
			mediatek,smi = <0x93>;
			mediatek,common-id = <0x0b>;
			init-power-on;
			power-domains = <0x04 0x14>;
			clocks = <0x1c 0x2c 0x1c 0x2c 0x1c 0x2c 0x1c 0x2c>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x9f>;
		};

		smi_5x1_sub_comm0@1a005000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1a005000 0x00 0x1000>;
			mediatek,smi = <0x96>;
			mediatek,common-id = <0x0c>;
			power-domains = <0x04 0x0c>;
			clocks = <0x10 0x00 0x10 0x01 0x10 0x00 0x10 0x01>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x9a>;
		};

		smi_8x1_sub_comm0@1a006000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1a006000 0x00 0x1000>;
			mediatek,smi = <0x97>;
			mediatek,common-id = <0x0e>;
			power-domains = <0x04 0x0c>;
			clocks = <0x10 0x00 0x10 0x01 0x10 0x00 0x10 0x01>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x9c>;
		};

		smi_5x1_sub_comm1@1a007000 {
			compatible = "mediatek,mt6895-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
			reg = <0x00 0x1a007000 0x00 0x1000>;
			mediatek,smi = <0x93>;
			mediatek,common-id = <0x0d>;
			power-domains = <0x04 0x0c>;
			clocks = <0x10 0x00 0x10 0x01 0x10 0x00 0x10 0x01>;
			clock-names = "apb\0smi\0gals0\0gals1";
			phandle = <0x9b>;
		};

		smi_pd_isp_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x98 0x99>;
			mediatek,comm-port-range = <0x0e 0x07>;
			main-power;
			power-domains = <0x04 0x08>;
			phandle = <0x1f8>;
		};

		smi_pd_cam_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x9a 0x9b 0x9c>;
			mediatek,comm-port-range = <0x1e 0x1c 0x1e>;
			main-power;
			power-domains = <0x04 0x0c>;
			phandle = <0x1f9>;
		};

		smi_pd_dip1 {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x98 0x99>;
			mediatek,comm-port-range = <0x0e 0x06>;
			power-domains = <0x04 0x09>;
			power-reset = <0x1513000c 0x04 0x1511000c 0x04 0x1511000c 0x06 0x1522000c 0x00 0x1552000c 0x00 0x1562000c 0x00>;
			phandle = <0x1fa>;
		};

		smi_pd_ipe {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x99>;
			mediatek,comm-port-range = <0x01>;
			power-domains = <0x04 0x0a>;
			power-reset = <0x1533000c 0x08>;
			phandle = <0x1fb>;
		};

		smi_pd_cam_mraw {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x9a 0x9c>;
			mediatek,comm-port-range = <0x02 0x02>;
			power-domains = <0x04 0x0d>;
			power-reset = <0x1a1700a0 0x10>;
			phandle = <0x1fc>;
		};

		smi_pd_cam_suba {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x9c 0x9b>;
			mediatek,comm-port-range = <0x0c 0x04>;
			power-domains = <0x04 0x0e>;
			power-reset = <0x1a04f0a0 0x04 0x1a06f0a0 0x04>;
			phandle = <0x1fd>;
		};

		smi_pd_cam_subb {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x9a 0x9b>;
			mediatek,comm-port-range = <0x0c 0x08>;
			power-domains = <0x04 0x0f>;
			power-reset = <0x1a08f0a0 0x04 0x1a0af0a0 0x04>;
			phandle = <0x1fe>;
		};

		smi_pd_cam_subc {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <0x9a 0x9b 0x9c>;
			mediatek,comm-port-range = <0x10 0x10 0x10>;
			power-domains = <0x04 0x10>;
			power-reset = <0x1a0cf0a0 0x04 0x1a0ef0a0 0x04>;
			phandle = <0x1ff>;
		};

		smi_larb9@15001000 {
			compatible = "mediatek,smi_larb9\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15001000 0x00 0x1000>;
			mediatek,smi = <0x98>;
			mediatek,larb-id = <0x09>;
			mediatek,comm-port-id = <0x00>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x08>;
			clocks = <0x1b 0x00 0x1b 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xa6>;
		};

		smi_larb18@15004000 {
			compatible = "mediatek,smi_larb18\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15004000 0x00 0x1000>;
			mediatek,smi = <0x99 0x9d>;
			mediatek,larb-id = <0x12>;
			mediatek,comm-port-id = <0x03>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x08>;
			clocks = <0x1b 0x09 0x1b 0x09>;
			clock-names = "apb\0smi";
			phandle = <0xbc>;
		};

		smi_larb10@15120000 {
			compatible = "mediatek,smi_larb10\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15120000 0x00 0x1000>;
			mediatek,smi = <0x98>;
			mediatek,larb-id = <0x0a>;
			mediatek,comm-port-id = <0x01>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x09>;
			clocks = <0x1a 0x01 0x1a 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xa7>;
		};

		smi_larb15@15140000 {
			compatible = "mediatek,smi_larb15\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15140000 0x00 0x1000>;
			mediatek,smi = <0x99>;
			mediatek,larb-id = <0x0f>;
			mediatek,comm-port-id = <0x01>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x09>;
			clocks = <0x19 0x01 0x19 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xb9>;
		};

		smi_larb11@15230000 {
			compatible = "mediatek,smi_larb11\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15230000 0x00 0x1000>;
			mediatek,smi = <0x98>;
			mediatek,larb-id = <0x0b>;
			mediatek,comm-port-id = <0x02>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x09>;
			clocks = <0x18 0x01 0x18 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xa8>;
		};

		smi_larb12@15340000 {
			compatible = "mediatek,smi_larb12\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15340000 0x00 0x1000>;
			mediatek,smi = <0x99>;
			mediatek,larb-id = <0x0c>;
			power-domains = <0x04 0x0a>;
			clocks = <0x17 0x03 0x17 0x04>;
			clock-names = "apb\0smi";
			phandle = <0xb7>;
		};

		smi_larb22@15530000 {
			compatible = "mediatek,smi_larb22\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15530000 0x00 0x1000>;
			mediatek,smi = <0x99>;
			mediatek,larb-id = <0x16>;
			mediatek,comm-port-id = <0x02>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x09>;
			clocks = <0x16 0x01 0x16 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xbe>;
		};

		smi_larb23@15630000 {
			compatible = "mediatek,smi_larb23\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x15630000 0x00 0x1000>;
			mediatek,smi = <0x98>;
			mediatek,larb-id = <0x17>;
			mediatek,comm-port-id = <0x03>;
			larb-clamp-ctrl-enable;
			power-domains = <0x04 0x09>;
			clocks = <0x15 0x01 0x15 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xab>;
		};

		smi_larb13@1a001000 {
			compatible = "mediatek,smi_larb13\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a001000 0x00 0x1000>;
			mediatek,smi = <0x9a 0x9b>;
			mediatek,larb-id = <0x0d>;
			power-domains = <0x04 0x0c>;
			clocks = <0x10 0x00 0x10 0x16>;
			clock-names = "apb\0smi";
			phandle = <0xa9>;
		};

		smi_larb14@1a002000 {
			compatible = "mediatek,smi_larb14\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a002000 0x00 0x1000>;
			mediatek,smi = <0x9c 0x9b>;
			mediatek,larb-id = <0x0e>;
			power-domains = <0x04 0x0c>;
			clocks = <0x10 0x01 0x10 0x17>;
			clock-names = "apb\0smi";
			phandle = <0xb8>;
		};

		smi_larb25@1a003000 {
			compatible = "mediatek,smi_larb25\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a003000 0x00 0x1000>;
			mediatek,smi = <0x9a>;
			mediatek,larb-id = <0x19>;
			power-domains = <0x04 0x0d>;
			clocks = <0x10 0x23 0x09 0x08>;
			clock-names = "apb\0smi";
			phandle = <0x8d>;
		};

		smi_larb26@1a004000 {
			compatible = "mediatek,smi_larb26\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a004000 0x00 0x1000>;
			mediatek,smi = <0x9c>;
			mediatek,larb-id = <0x1a>;
			power-domains = <0x04 0x0d>;
			clocks = <0x10 0x23 0x09 0x08>;
			clock-names = "apb\0smi";
			phandle = <0xbf>;
		};

		smi_larb16@1a008000 {
			compatible = "mediatek,smi_larb16\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a008000 0x00 0x1000>;
			mediatek,smi = <0x9c 0x9b>;
			mediatek,larb-id = <0x10>;
			power-domains = <0x04 0x0e>;
			clocks = <0x10 0x20 0x0f 0x03>;
			clock-names = "apb\0smi";
			phandle = <0xba>;
		};

		smi_larb17@1a009000 {
			compatible = "mediatek,smi_larb17\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a009000 0x00 0x1000>;
			mediatek,smi = <0x9c>;
			mediatek,larb-id = <0x11>;
			power-domains = <0x04 0x0e>;
			clocks = <0x10 0x20 0x0e 0x03>;
			clock-names = "apb\0smi";
			phandle = <0xbb>;
		};

		smi_larb27@1a00a000 {
			compatible = "mediatek,smi_larb27\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a00a000 0x00 0x1000>;
			mediatek,smi = <0x9a 0x9b>;
			mediatek,larb-id = <0x1b>;
			power-domains = <0x04 0x0f>;
			clocks = <0x10 0x21 0x0d 0x03>;
			clock-names = "apb\0smi";
			phandle = <0xac>;
		};

		smi_larb29@1a00b000 {
			compatible = "mediatek,smi_larb29\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a00b000 0x00 0x1000>;
			mediatek,smi = <0x9a>;
			mediatek,larb-id = <0x1d>;
			power-domains = <0x04 0x0f>;
			clocks = <0x10 0x21 0x0c 0x03>;
			clock-names = "apb\0smi";
			phandle = <0xad>;
		};

		smi_larb28@1a00c000 {
			compatible = "mediatek,smi_larb28\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a00c000 0x00 0x1000>;
			mediatek,smi = <0x9c 0x9b>;
			mediatek,larb-id = <0x1c>;
			power-domains = <0x04 0x10>;
			clocks = <0x10 0x22 0x0b 0x03>;
			clock-names = "apb\0smi";
			phandle = <0xc0>;
		};

		smi_larb30@1a00d000 {
			compatible = "mediatek,smi_larb28\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1a00d000 0x00 0x1000>;
			mediatek,smi = <0x9a>;
			mediatek,larb-id = <0x1e>;
			power-domains = <0x04 0x10>;
			clocks = <0x10 0x22 0x0a 0x03>;
			clock-names = "apb\0smi";
			phandle = <0xae>;
		};

		smi_larb19@1b201000 {
			compatible = "mediatek,smi_larb19\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1b201000 0x00 0x1000>;
			mediatek,smi = <0x9c>;
			mediatek,larb-id = <0x13>;
			power-domains = <0x04 0x0c>;
			clocks = <0x10 0x23 0x08 0x00>;
			clock-names = "apb\0smi";
			phandle = <0x56>;
		};

		smi_larb0@14021000 {
			compatible = "mediatek,smi_larb0\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x14021000 0x00 0x1000>;
			mediatek,smi = <0x96 0x9e>;
			mediatek,larb-id = <0x00>;
			init-power-on;
			power-domains = <0x04 0x13>;
			clocks = <0x1d 0x2c 0x1d 0x2c>;
			clock-names = "apb\0smi";
			phandle = <0xa1>;
		};

		smi_larb1@14022000 {
			compatible = "mediatek,smi_larb1\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x14022000 0x00 0x1000>;
			mediatek,smi = <0x97 0x9e>;
			mediatek,larb-id = <0x01>;
			power-domains = <0x04 0x13>;
			clocks = <0x1d 0x2c 0x1d 0x2c>;
			clock-names = "apb\0smi";
			phandle = <0xb3>;
		};

		smi_larb20@14421000 {
			compatible = "mediatek,smi_larb20\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x14421000 0x00 0x1000>;
			mediatek,smi = <0x97 0x9f>;
			mediatek,larb-id = <0x14>;
			init-power-on;
			power-domains = <0x04 0x14>;
			clocks = <0x1c 0x2c 0x1c 0x2c>;
			clock-names = "apb\0smi";
			phandle = <0xbd>;
		};

		smi_larb21@14422000 {
			compatible = "mediatek,smi_larb21\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x14422000 0x00 0x1000>;
			mediatek,smi = <0x96 0x9f>;
			mediatek,larb-id = <0x15>;
			power-domains = <0x04 0x14>;
			clocks = <0x1c 0x2c 0x1c 0x2c>;
			clock-names = "apb\0smi";
			phandle = <0xaa>;
		};

		smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x17010000 0x00 0x10000>;
			mediatek,smi = <0x96 0x93>;
			mediatek,larb-id = <0x07>;
			power-domains = <0x04 0x17>;
			clocks = <0x12 0x01 0x12 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xa5>;
		};

		smi_larb8@17810000 {
			compatible = "mediatek,smi_larb8\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x17810000 0x00 0x10000>;
			mediatek,smi = <0x97 0x93>;
			mediatek,larb-id = <0x08>;
			power-domains = <0x04 0x18>;
			clocks = <0x11 0x01 0x11 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xb6>;
		};

		smi_larb4@1602e000 {
			compatible = "mediatek,vdec\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1602e000 0x00 0x1000>;
			mediatek,smi = <0x97 0x93>;
			mediatek,larb-id = <0x04>;
			power-domains = <0x04 0x16>;
			clocks = <0x13 0x00 0x13 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xb5>;
		};

		smi_larb6@0x16009000 {
			compatible = "mediatek,vdec\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x16009000 0x00 0x1000>;
			mediatek,smi = <0x96>;
			mediatek,larb-id = <0x06>;
			power-domains = <0x04 0x15>;
			clocks = <0x14 0x00 0x14 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xa4>;
		};

		smi_larb5@1600d000 {
			compatible = "mediatek,vdec\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1600d000 0x00 0x1000>;
			mediatek,smi = <0x96 0x9d>;
			mediatek,larb-id = <0x05>;
			power-domains = <0x04 0x15>;
			clocks = <0x14 0x00 0x14 0x00>;
			clock-names = "apb\0smi";
			phandle = <0xa3>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <0x58 0x110440>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6895-iommu-debug";
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <0x58 0x00>;
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x3c6>;
		};

		mtk_iommu_test1 {
			compatible = "mediatek,iommu-test-dom1";
			iommus = <0x58 0x110440>;
		};

		mtk_iommu_test2 {
			compatible = "mediatek,iommu-test-dom2";
			iommus = <0x58 0x120441>;
		};

		mtk_iommu_test3 {
			compatible = "mediatek,iommu-test-dom3";
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0xa0 0x303e0>;
		};

		mtk_iommu_test4 {
			compatible = "mediatek,iommu-test-dom4";
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0xa0 0x403e1>;
		};

		mtk_iommu_test5 {
			compatible = "mediatek,iommu-test-dom5";
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0x58 0x50420>;
		};

		mtk_iommu_test6 {
			compatible = "mediatek,iommu-test-dom6";
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0x58 0x60421>;
		};

		mtk_iommu_test7 {
			compatible = "mediatek,iommu-test-dom7";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x100442>;
		};

		mtk_iommu_test8 {
			compatible = "mediatek,iommu-test-dom8";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x80>;
		};

		mtk_iommu_test9 {
			compatible = "mediatek,iommu-test-dom9";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0xa4>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x00>;
		};

		mtk_iommu_test_dmaheap_normal_region {
			compatible = "mediatek,dmaheap-sec-normal-region";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x00>;
		};

		mtk_iommu_test_dmaheap_ccu0 {
			compatible = "mediatek,dmaheap-sec-ccu0";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x303e0>;
		};

		mtk_iommu_test_dmaheap_up {
			compatible = "mediatek,dmaheap-sec-up";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x50420>;
		};

		mtk_iommu_test_dmaheap_vdec {
			compatible = "mediatek,dmaheap-sec-vdec";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x80>;
		};

		mtk_iommu_test_dmaheap_pa {
			compatible = "mediatek,dmaheap-sec-pa";
		};

		iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <0x01>;
			reg = <0x00 0x1e803000 0x00 0x1000>;
			interrupts = <0x00 0x185 0x04 0x00>;
			phandle = <0xaf>;
		};

		iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <0x02>;
			reg = <0x00 0x1e804000 0x00 0x1000>;
			interrupts = <0x00 0x186 0x04 0x00>;
			phandle = <0xb0>;
		};

		iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <0x03>;
			reg = <0x00 0x1e805000 0x00 0x1000>;
			interrupts = <0x00 0x187 0x04 0x00>;
			phandle = <0xb1>;
		};

		iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <0x04>;
			reg = <0x00 0x1e806000 0x00 0x1000>;
			interrupts = <0x00 0x188 0x04 0x00>;
			phandle = <0xb2>;
		};

		iommu@1e802000 {
			compatible = "mediatek,mt6895-disp-iommu";
			reg = <0x00 0x1e802000 0x00 0x1000>;
			table_id = <0x00>;
			mediatek,larbs = <0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0x8d 0xac 0xad 0xae>;
			mediatek,iommu_banks = <0xaf 0xb0 0xb1 0xb2>;
			interrupts = <0x00 0x184 0x04 0x00>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x02>;
			clock-names = "bclk";
			#iommu-cells = <0x01>;
			phandle = <0x58>;
		};

		iommu@1e811000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			mediatek,bank-id = <0x01>;
			reg = <0x00 0x1e811000 0x00 0x1000>;
			interrupts = <0x00 0x18a 0x04 0x00>;
			phandle = <0xc1>;
		};

		iommu@1e812000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			mediatek,bank-id = <0x02>;
			reg = <0x00 0x1e812000 0x00 0x1000>;
			interrupts = <0x00 0x18b 0x04 0x00>;
			phandle = <0xc2>;
		};

		iommu@1e813000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			mediatek,bank-id = <0x03>;
			reg = <0x00 0x1e813000 0x00 0x1000>;
			interrupts = <0x00 0x18c 0x04 0x00>;
			phandle = <0xc3>;
		};

		iommu@1e814000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			mediatek,bank-id = <0x04>;
			reg = <0x00 0x1e814000 0x00 0x1000>;
			interrupts = <0x00 0x18d 0x04 0x00>;
			phandle = <0xc4>;
		};

		iommu@1e810000 {
			compatible = "mediatek,mt6895-mdp-iommu";
			reg = <0x00 0x1e810000 0x00 0x1000>;
			table_id = <0x00>;
			mediatek,larbs = <0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0x56 0xbd 0xbe 0xbf 0xc0>;
			mediatek,iommu_banks = <0xc1 0xc2 0xc3 0xc4>;
			interrupts = <0x00 0x189 0x04 0x00>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x02>;
			clock-names = "bclk";
			#iommu-cells = <0x01>;
			phandle = <0xa0>;
		};

		syscon@10320000 {
			compatible = "mediatek,mt6895-hwv\0syscon";
			reg = <0x00 0x10320000 0x00 0x2000>;
			phandle = <0x62>;
		};

		emislb@10342000 {
			compatible = "mediatek,common-emislb";
			reg = <0x00 0x10342000 0x00 0x1000 0x00 0x10343000 0x00 0x1000>;
			mediatek,emimpu-reg = <0xc5>;
			interrupts = <0x00 0xee 0x04 0x00>;
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24>;
			clear = <0x680 0x80000000 0x01>;
			phandle = <0x200>;
		};

		miu_kp@10350000 {
			compatible = "mediatek,common-miukp";
			reg = <0x00 0x10350000 0x00 0x1000 0x00 0x10354000 0x00 0x1000>;
			dump = <0x200 0x204 0x208 0x20c 0x220 0x224 0x228 0x22c>;
			clear = <0x20 0x01 0x01 0x20 0x00 0x01>;
			phandle = <0x80>;
		};

		miu_mpu@10352000 {
			compatible = "mediatek,common-miumpu";
			reg = <0x00 0x10352000 0x00 0x1000 0x00 0x10356000 0x00 0x1000>;
			dump = <0x1c0 0x1c4 0x1c8 0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e4 0x1e8 0x3c0 0x3c4 0x3c8 0x3cc 0x3d0 0x3d4 0x3d8 0x3dc 0x3e4 0x3e8>;
			clear = <0x1c0 0x01 0x01 0x1c0 0x00 0x01 0x3c0 0x01 0x01 0x3c0 0x00 0x01>;
			phandle = <0x81>;
		};

		dmaheap_test0 {
			compatible = "mediatek, mtk_dmabufheap, iommu0";
			iommus = <0x58 0x03>;
			phandle = <0x201>;
		};

		dmaheap_test1 {
			compatible = "mediatek, mtk_dmabufheap, iommu1";
			iommus = <0x58 0x27>;
			phandle = <0x202>;
		};

		iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <0x01>;
			reg = <0x00 0x19011000 0x00 0x1000>;
			interrupts = <0x00 0x224 0x04 0x00>;
			phandle = <0xc6>;
		};

		iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <0x02>;
			reg = <0x00 0x19012000 0x00 0x1000>;
			interrupts = <0x00 0x225 0x04 0x00>;
			phandle = <0xc7>;
		};

		iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <0x03>;
			reg = <0x00 0x19013000 0x00 0x1000>;
			interrupts = <0x00 0x226 0x04 0x00>;
			phandle = <0xc8>;
		};

		iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <0x04>;
			reg = <0x00 0x19014000 0x00 0x1000>;
			interrupts = <0x00 0x227 0x04 0x00>;
			phandle = <0xc9>;
		};

		iommu@19010000 {
			compatible = "mediatek,mt6895-apu-iommu0";
			reg = <0x00 0x19010000 0x00 0x1000>;
			table_id = <0x01>;
			mediatek,iommu_banks = <0xc6 0xc7 0xc8 0xc9>;
			interrupts = <0x00 0x223 0x04 0x00>;
			power-domains = <0x04 0x27>;
			mediatek,apu_power = <0xca>;
			#iommu-cells = <0x01>;
			phandle = <0x69>;
		};

		iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			mediatek,bank-id = <0x01>;
			reg = <0x00 0x19016000 0x00 0x1000>;
			interrupts = <0x00 0x229 0x04 0x00>;
			phandle = <0xcb>;
		};

		iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			mediatek,bank-id = <0x02>;
			reg = <0x00 0x19017000 0x00 0x1000>;
			interrupts = <0x00 0x22a 0x04 0x00>;
			phandle = <0xcc>;
		};

		iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			mediatek,bank-id = <0x03>;
			reg = <0x00 0x19018000 0x00 0x1000>;
			interrupts = <0x00 0x22b 0x04 0x00>;
			phandle = <0xcd>;
		};

		iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			mediatek,bank-id = <0x04>;
			reg = <0x00 0x19019000 0x00 0x1000>;
			interrupts = <0x00 0x22c 0x04 0x00>;
			phandle = <0xce>;
		};

		iommu@19015000 {
			compatible = "mediatek,mt6895-apu-iommu1";
			reg = <0x00 0x19015000 0x00 0x1000>;
			table_id = <0x01>;
			mediatek,iommu_banks = <0xcb 0xcc 0xcd 0xce>;
			interrupts = <0x00 0x228 0x04 0x00>;
			power-domains = <0x04 0x27>;
			mediatek,apu_power = <0xca>;
			#iommu-cells = <0x01>;
			phandle = <0x6a>;
		};

		apusys_reviser@1903c000 {
			compatible = "mediatek, rv-reviser";
			reg = <0x00 0x1903c000 0x00 0x1000 0x00 0x2000000 0x00 0xc00000 0x00 0x1d900000 0x00 0x200000 0x00 0x19001000 0x00 0x1000>;
			default-dram = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x01 0x00>;
			boundary = <0x00>;
			iommus = <0x69 0x120441>;
		};

		mm_m0_rsi@1e807000 {
			compatible = "mediatek,mm_m0_rsi";
			reg = <0x00 0x1e807000 0x00 0x1000>;
		};

		mm_m1_rsi@1e808000 {
			compatible = "mediatek,mm_m1_rsi";
			reg = <0x00 0x1e808000 0x00 0x1000>;
		};

		mdp_rsi0@1e815000 {
			compatible = "mediatek,mdp_rsi0";
			reg = <0x00 0x1e815000 0x00 0x1000>;
		};

		mdp_rsi1@1e816000 {
			compatible = "mediatek,mdp_rsi1";
			reg = <0x00 0x1e816000 0x00 0x1000>;
		};

		mminfra_devapc_ao@1e820000 {
			compatible = "mediatek,mminfra_devapc_ao";
			reg = <0x00 0x1e820000 0x00 0x4000>;
		};

		mminfra_bcrm_ao@1e824000 {
			compatible = "mediatek,mminfra_bcrm_ao";
			reg = <0x00 0x1e824000 0x00 0x1000>;
		};

		mminfra_debug_ctl@1e825000 {
			compatible = "mediatek,mminfra_debug_ctl";
			reg = <0x00 0x1e825000 0x00 0x1000>;
		};

		mminfra_devapc_pdn@1e826000 {
			compatible = "mediatek,mminfra_devapc_pdn";
			reg = <0x00 0x1e826000 0x00 0x1000>;
		};

		mminfra_bcrm_pdn@1e827000 {
			compatible = "mediatek,mminfra_bcrm_pdn";
			reg = <0x00 0x1e827000 0x00 0x1000>;
		};

		opp-table-disp0 {
			compatible = "operating-points-v2";
			phandle = <0xdb>;

			opp-0 {
				opp-hz = <0x00 0xc65d400>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0xed77040>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-disp1 {
			compatible = "operating-points-v2";
			phandle = <0x203>;

			opp-0 {
				opp-hz = <0x00 0xc65d400>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0xed77040>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-mminfra {
			compatible = "operating-points-v2";
			phandle = <0x90>;

			opp-0 {
				opp-hz = <0x00 0xcfe6a80>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0x1045a640>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};

			opp-4 {
				opp-hz = <0x00 0x29020c00>;
				opp-microvolt = <0xb71b0>;
			};
		};

		opp-table-venc {
			compatible = "operating-points-v2";
			phandle = <0xe6>;

			opp-0 {
				opp-hz = <0x00 0xee6b280>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-vdec {
			compatible = "operating-points-v2";
			phandle = <0xe5>;

			opp-0 {
				opp-hz = <0x00 0xcfe6a80>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0xee6b280>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x232aaf80>;
				opp-microvolt = <0xb1008>;
			};

			opp-4 {
				opp-hz = <0x00 0x26be3680>;
				opp-microvolt = <0xb71b0>;
			};
		};

		opp-table-mdp0 {
			compatible = "operating-points-v2";
			phandle = <0xf9>;

			opp-0 {
				opp-hz = <0x00 0xda64340>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0x1045a640>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-mdp1 {
			compatible = "operating-points-v2";
			phandle = <0xfa>;

			opp-0 {
				opp-hz = <0x00 0xda64340>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x00 0x1045a640>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x00 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x00 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		syscon@112b8000 {
			compatible = "mediatek,mt6895-ufs_ao_config\0syscon\0simple-mfd";
			reg = <0x00 0x112b8000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x22>;

			reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <0x01>;
				ti,reset-bits = <0x44 0x01 0x48 0x01 0x00 0x00 0x1c>;
				phandle = <0xd1>;
			};
		};

		syscon@112bc000 {
			compatible = "mediatek,mt6895-ufs_pdn_cfg\0syscon\0simple-mfd";
			reg = <0x00 0x112bc000 0x00 0x1000>;
			#clock-cells = <0x01>;
			phandle = <0x21>;

			reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <0x01>;
				ti,reset-bits = <0x44 0x00 0x48 0x00 0x00 0x00 0x1c 0x44 0x01 0x48 0x01 0x00 0x00 0x1c>;
				phandle = <0xd2>;
			};
		};

		mmqos_wrapper {
			compatible = "mediatek,mt6895-mmqos-wrapper";
		};

		interconnect {
			compatible = "mediatek,mt6895-mmqos";
			#mtk-interconnect-cells = <0x01>;
			mediatek,larbs = <0xa1 0xb3 0xa2 0xb4 0xb5 0xa3 0xa4 0xa5 0xb6 0xa6 0xa7 0xa8 0xb7 0xa9 0xb8 0xb9 0xba 0xbb 0xbc 0x56 0xbd 0xaa 0xbe 0xab 0x8d 0xbf 0xac 0xc0 0xad 0xae>;
			mediatek,commons = <0x96 0x97>;
			clocks = <0x27 0x08 0x27 0x08>;
			clock-names = "mm\0mdp";
			interconnects = <0x45 0x03 0x45 0x00 0x45 0x15 0x45 0x14>;
			interconnect-names = "icc-bw\0icc-hrt-bw";
			phandle = <0x59>;
		};

		mminfra-debug@0x1e827000 {
			compatible = "mediatek,mminfra-debug";
			reg = <0x00 0x1e827000 0x00 0x90>;
			power-domains = <0x04 0x06>;
			interrupts = <0x00 0x193 0x04 0x00>;
			mminfra-bkrs = <0x01>;
			init-clk-on;
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02 0x06 0x03>;
			clock-names = "clk0\0clk1\0clk2\0clk3";
		};

		mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			dvfsrc-vcore-supply = <0x70>;
			force-step0 = <0x01>;
			release-step0 = <0x01>;
		};

		mmdvfs {
			compatible = "mediatek,mmdvfs";
			operating-points-v2 = <0x90>;
			mediatek,support_mux = "disp0\0disp1\0mminfra\0venc\0vdec\0mdp0\0mdp1";
			mediatek,mux_disp0 = "TOP_UNIVPLL_D6_D2\0TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D5\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D4";
			mediatek,mux_disp1 = "TOP_UNIVPLL_D6_D2\0TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D5\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D4";
			mediatek,mux_mminfra = "TOP_MAINPLL_D5_D2\0TOP_MAINPLL_D4_D2\0TOP_MAINPLL_D5\0TOP_UNIVPLL_D4\0TOP_MMPLL_D4";
			mediatek,mux_venc = "TOP_UNIVPLL_D5_D2\0TOP_UNIVPLL_D4_D2\0TOP_MMPLL_D6\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D4";
			mediatek,mux_vdec = "TOP_MAINPLL_D5_D2\0TOP_UNIVPLL_D5_D2\0TOP_UNIVPLL_D6\0TOP_TVDPLL\0TOP_IMGPLL_D2";
			mediatek,mux_mdp0 = "TOP_MMPLL_D6_D2\0TOP_MAINPLL_D4_D2\0TOP_MAINPLL_D5\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D4";
			mediatek,mux_mdp1 = "TOP_MMPLL_D6_D2\0TOP_MAINPLL_D4_D2\0TOP_MAINPLL_D5\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D4";
			dvfsrc-vcore-supply = <0x70>;
			_vcore-supply = <0x6f>;
			clocks = <0x27 0x04 0x27 0x05 0x27 0x08 0x27 0x39 0x27 0x3a 0x27 0x06 0x27 0x07 0x27 0x84 0x27 0x81 0x27 0x6d 0x27 0x7c 0x27 0x9a 0x27 0x9f 0x27 0x69 0x27 0x7d 0x27 0x9e 0x27 0x6e 0x27 0x83 0x27 0xa2 0x27 0x98>;
			clock-names = "disp0\0disp1\0mminfra\0venc\0vdec\0mdp0\0mdp1\0TOP_UNIVPLL_D6_D2\0TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D5\0TOP_UNIVPLL_D4\0TOP_MMPLL_D4\0TOP_MMPLL_D6_D2\0TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_MMPLL_D6\0TOP_MAINPLL_D5_D2\0TOP_UNIVPLL_D6\0TOP_TVDPLL\0TOP_IMGPLL_D2";
		};

		ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0x00 0x112b0000 0x00 0x2300>;
			interrupts = <0x00 0x89 0x04 0x00>;
			clocks = <0x22 0x00 0x22 0x01 0x22 0x02 0x22 0x03 0x22 0x04 0x22 0x05 0x21 0x00 0x21 0x01 0x27 0x31 0x27 0x32>;
			clock-names = "phy_tx_sym\0phy_rx_sym0\0phy_rx_sym1\0unipro_sys\0unipro_sap\0phy_sap\0ufs_ck\0ufs_fde_ck\0ufs_fde\0ufs";
			freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			power-domains = <0x04 0x02>;
			vcc-supply = <0xcf>;
			vccq-supply = <0xd0>;
			resets = <0xd1 0x00 0xd2 0x00 0xd2 0x01>;
			reset-names = "unipro_rst\0crypto_rst\0hci_rst";
			bootmode = <0x75>;
			mediatek,ufs-qos;
			phandle = <0x204>;
		};

		scp@1c700000 {
			compatible = "mediatek,scp";
			status = "okay";
			reg = <0x00 0x1c400000 0x00 0x180000 0x00 0x1c724000 0x00 0x1000 0x00 0x1c721000 0x00 0x1000 0x00 0x1c730000 0x00 0x1000 0x00 0x1c740000 0x00 0x1000 0x00 0x1c752000 0x00 0x1000 0x00 0x1c760000 0x00 0x40000 0x00 0x1c7a5000 0x00 0x04 0x00 0x1c7fb000 0x00 0x100 0x00 0x1c7fb100 0x00 0x04 0x00 0x1c7fb10c 0x00 0x04 0x00 0x1c7a5020 0x00 0x04 0x00 0x1c7fc000 0x00 0x100 0x00 0x1c7fc100 0x00 0x04 0x00 0x1c7fc10c 0x00 0x04 0x00 0x1c7a5024 0x00 0x04 0x00 0x1c7fd000 0x00 0x100 0x00 0x1c7fd100 0x00 0x04 0x00 0x1c7fd10c 0x00 0x04 0x00 0x1c7a5028 0x00 0x04 0x00 0x1c7fe000 0x00 0x100 0x00 0x1c7fe100 0x00 0x04 0x00 0x1c7fe10c 0x00 0x04 0x00 0x1c7a502c 0x00 0x04 0x00 0x1c7ff000 0x00 0x100 0x00 0x1c7ff100 0x00 0x04 0x00 0x1c7ff10c 0x00 0x04 0x00 0x1c7a5030 0x00 0x04>;
			reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
			interrupts = <0x00 0x26a 0x04 0x00 0x00 0x26b 0x04 0x00 0x00 0x26c 0x04 0x00 0x00 0x26d 0x04 0x00 0x00 0x26e 0x04 0x00 0x00 0x26f 0x04 0x00 0x00 0x270 0x04 0x00>;
			interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
			core_0 = "enable";
			scp_hwvoter = "enable";
			scp_sramSize = <0x180000>;
			core_nums = <0x01>;
			twohart = <0x01>;
			mbox_count = <0x05>;
			send_table = <0x00 0x00 0x09 0x0e 0x00 0x01 0x0f 0x00 0x02 0x10 0x00 0x01 0x11 0x01 0x06 0x12 0x01 0x02 0x04 0x02 0x01 0x05 0x02 0x02 0x06 0x02 0x01 0x21 0x02 0x10 0x03 0x03 0x02 0x1a 0x03 0x09 0x23 0x03 0x02 0x1d 0x04 0x10 0x1f 0x04 0x07 0x27 0x04 0x0a>;
			recv_table = <0x01 0x00 0x02 0x00 0x02 0x00 0x1a 0x00 0x24 0x00 0x01 0x00 0x0f 0x00 0x01 0x01 0x14 0x01 0x0a 0x00 0x15 0x01 0x06 0x00 0x16 0x01 0x01 0x00 0x05 0x02 0x01 0x01 0x08 0x02 0x0a 0x00 0x22 0x02 0x10 0x00 0x07 0x03 0x02 0x00 0x1c 0x03 0x05 0x00 0x1b 0x03 0x02 0x00 0x23 0x03 0x04 0x01 0x1e 0x04 0x02 0x00 0x20 0x04 0x07 0x00 0x28 0x04 0x0a 0x00>;
			scp_feature_tbl = <0x00 0x28 0x00 0x01 0x15e 0x00 0x02 0x1a 0x00 0x03 0x00 0x00 0x04 0xc8 0x01 0x05 0x00 0x00 0x06 0x87 0x00 0x07 0x0a 0x00 0x08 0x50 0x00 0x09 0x2b 0x00 0x0a 0x16 0x00 0x0b 0x14 0x00 0x0c 0x64 0x00 0x0d 0xc8 0x00>;
			secure_dump = "enable";
			secure_dump_size = <0x300000>;
			scp_mem_key = "mediatek,reserve-memory-scp_share";
			scp_mem_tbl = <0x00 0x00 0x01 0xca700 0x02 0x100000 0x03 0x180000 0x04 0x19000 0x05 0xa000 0x07 0x19000 0x08 0x10000 0x09 0x1000 0x0a 0x2000 0x0b 0x100 0x0c 0x100 0x0d 0x8000>;
			memorydump = <0x180000 0x3c000 0x3c00 0x400 0x100000>;
			phandle = <0x205>;
		};

		scp_clk_ctrl@1c721000 {
			compatible = "mediatek,scp_clk_ctrl\0syscon";
			reg = <0x00 0x1c721000 0x00 0x1000>;
			phandle = <0xd4>;
		};

		scp_gpio@10005000 {
			compatible = "mediatek,scp_gpio\0syscon";
			reg = <0x00 0x10005000 0x00 0x1000>;
			phandle = <0xd3>;
		};

		scp_dvfs {
			compatible = "mediatek,scp_dvfs";
			clocks = <0x26 0x00 0x27 0xaa>;
			clock-names = "clk_mux\0clk_pll_0";
			scp-cores = <0x01>;
			vlp-support;
			vlpck-support;
			dvfs-opp = <0xb71b0 0xb71b0 0xff 0xfff 0xaf 0x00 0x00 0xb71b0 0xb71b0 0xff 0xfff 0xe9 0x00 0x00 0xb71b0 0xb71b0 0xff 0xfff 0x15e 0x00 0x00 0xb71b0 0xb71b0 0xff 0xfff 0x2bc 0x00 0x00>;
			gpio-base = <0xd3>;
			gpio-vreq = <0x480 0x07 0x14>;
			gpio-vreq-mode = <0x01>;
			do-ulposc-cali;
			fmeter_clksys = <0x26>;
			ulposc_clksys = <0x26>;
			scp_clk_ctrl = <0xd4>;
			scp-clk-hw-ver = "v1";
			ulposc-cali-ver = "v2";
			ulposc-cali-num = <0x01>;
			ulposc-cali-target = <0x2bc>;
			ulposc-cali-config = <0x71292c0 0x2400 0x0c>;
			clk-dbg-ver = "v2";
		};

		gce@1e980000 {
			compatible = "mediatek,mt6895-gce";
			reg = <0x00 0x1e980000 0x00 0x4000>;
			interrupts = <0x00 0x191 0x04 0x00>;
			#mbox-cells = <0x03>;
			#gce-event-cells = <0x01>;
			#gce-subsys-cells = <0x02>;
			default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7 02 aa 02 ad 02 b0 02 b3];
			power-domains = <0x04 0x06>;
			mediatek,smi = <0x97>;
			unprepare_in_idle;
			gce_in_vcp;
			mboxes = <0xd5 0x0d 0xffffffff 0x01>;
			clocks = <0x06 0x00 0x06 0x03>;
			clock-names = "gce\0gce-timer";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x401>;
			dma_mask_bit = <0x22>;
			phandle = <0xd5>;
		};

		gce_mbox_sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0x00 0x1e980000 0x00 0x4000>;
			#mbox-cells = <0x03>;
			mboxes = <0xd5 0x0f 0xffffffff 0x01>;
			power-domains = <0x04 0x06>;
			unprepare_in_idle;
			clocks = <0x06 0x00>;
			clock-names = "gce";
			phandle = <0x206>;
		};

		gce@1e990000 {
			compatible = "mediatek,mt6895-gce";
			reg = <0x00 0x1e990000 0x00 0x4000>;
			interrupts = <0x00 0x190 0x04 0x00>;
			#mbox-cells = <0x03>;
			#gce-event-cells = <0x01>;
			#gce-subsys-cells = <0x02>;
			default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7 02 aa 02 ad 02 b0 02 b3];
			power-domains = <0x04 0x06>;
			mediatek,smi = <0x97>;
			unprepare_in_idle;
			gce_in_vcp;
			mboxes = <0xd6 0x0d 0xffffffff 0x01>;
			clocks = <0x06 0x01 0x06 0x03>;
			clock-names = "gce\0gce-timer";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x402>;
			dma_mask_bit = <0x22>;
			phandle = <0xd6>;
		};

		gce_mbox_m_sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0x00 0x1e990000 0x00 0x4000>;
			#mbox-cells = <0x03>;
			unprepare_in_idle;
			mboxes = <0xd6 0x0f 0xffffffff 0x01>;
			power-domains = <0x04 0x06>;
			clocks = <0x06 0x01>;
			clock-names = "gce";
			phandle = <0xd8>;
		};

		ktf-cmdq-test {
			compatible = "mediatek,ktf-cmdq-test";
			mediatek,gce = <0xd5>;
			mmsys_config = <0xd7>;
			mediatek,gce-subsys = <0x63 0x01>;
			mboxes = <0xd5 0x08 0x00 0x01 0xd5 0x09 0xffffffff 0x01 0xd5 0x0a 0x00 0x01>;
			token_user0 = [02 89];
			token_gpr_set4 = [02 c0];
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <0xd5>;
			mmsys_config = <0xd7>;
			mediatek,gce-subsys = <0x63 0x01>;
			mboxes = <0xd5 0x0e 0x00 0x01 0xd6 0x0e 0xffffffff 0x01 0xd8 0x09 0x00 0x01>;
			token_user0 = [02 89];
			token_gpr_set4 = [02 c0];
		};

		disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0\0mediatek,mt6895-disp-pwm";
			reg = <0x00 0x1100e000 0x00 0x1000>;
			interrupts = <0x00 0xd7 0x04 0x00>;
			phandle = <0x207>;
		};

		dispsys_config@14000000 {
			compatible = "mediatek,mt6895-disp";
			mediatek,mml = <0xd9>;
			dispsys_num = <0x02>;
			reg = <0x00 0x14000000 0x00 0x1000 0x00 0x14400000 0x00 0x1000>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x09>;
			mediatek,larb = <0xa1>;
			fake-engine = <0xa1 0x0f 0xb3 0x27>;
			nvmem-cells = <0xda>;
			nvmem-cell-names = "efuse_seg_disp_cell";
			#clock-cells = <0x01>;
			power-domains = <0x04 0x13>;
			clocks = <0x1d 0x00 0x1c 0x00 0x1d 0x20 0x1c 0x20 0x1d 0x2f 0x1c 0x2f 0x1d 0x0b 0x1d 0x0e 0x1d 0x0c 0x1d 0x0f 0x1d 0x0d 0x1d 0x10 0x1d 0x28 0x1d 0x29 0x1c 0x0b 0x1c 0x0e 0x1c 0x0c 0x1c 0x0f 0x1c 0x0d 0x1c 0x10 0x1c 0x28 0x1c 0x29>;
			clock-num = <0x16>;
			operating-points-v2 = <0xdb>;
			dvfsrc-vcore-supply = <0x70>;
			interconnects = <0x59 0x3001f 0x59 0x10000>;
			interconnect-names = "disp_hrt_qos";
			mediatek,mailbox-gce = <0xd5>;
			mboxes = <0xd5 0x00 0x00 0x04 0xd5 0x01 0x00 0x04 0xd5 0x02 0x00 0x04 0xd5 0x03 0xffffffff 0x02 0xd5 0x05 0xffffffff 0x02 0xd5 0x04 0x00 0x04 0xd5 0x06 0x00 0x03 0xd5 0x16 0x00 0x01>;
			gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_TRIG_LOOP1\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_PQ0";
			gce-subsys = <0xd5 0x14000000 0x01 0xd5 0x14010000 0x02 0xd5 0x14020000 0x03>;
			gce-event-names = "disp_mutex0_eof\0disp_mutex1_eof\0disp_token_stream_dirty0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_wait_dp_intf0_te\0disp_dp_intf0_eof\0disp_mutex2_eof\0disp_wdma1_eof2\0disp_dsi0_sof0\0disp_token_vfp_period0\0disp_token_disp_va_start0\0disp_token_disp_va_end0\0disp_token_disp_va_start2\0disp_token_disp_va_end2\0disp_gpio_te1";
			gce-events = <0xd5 0x156 0xd5 0x1ba 0xd5 0x280 0xd5 0x166 0xd5 0x281 0xd5 0x139 0xd5 0x282 0xd5 0x142 0xd5 0x13c 0xd5 0x283 0xd5 0x284 0xd5 0x13c 0xd5 0x11c 0xd5 0x1ba 0xd5 0x1ba 0xd5 0x13b 0xd5 0x116 0xd5 0x285 0xd5 0x2b4 0xd5 0x2b5 0xd5 0x2b4 0xd5 0x2b5 0xd5 0x383>;
			helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_MMQOS_SUPPORT\0MTK_DRM_OPT_MMDVFS_SUPPORT\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_LFR\0MTK_DRM_OPT_SF_PF\0MTK_DRM_OPT_DYN_MIPI_CHANGE\0MTK_DRM_OPT_PRIM_DUAL_PIPE\0MTK_DRM_OPT_MSYNC2_0\0MTK_DRM_OPT_MML_PRIMARY\0MTK_DRM_OPT_DUAL_TE\0MTK_DRM_OPT_VIRTUAL_DISP\0MTK_DRM_OPT_RES_SWITCH";
			helper-value = <0x00 0x01 0x01 0x01 0x01 0x01 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x01 0x01 0x00 0x01 0x01 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x01 0x01 0x00 0x01 0x01>;
			phandle = <0xd7>;
		};

		disp_mutex@14001000 {
			compatible = "mediatek,disp_mutex0\0mediatek,mt6895-disp-mutex";
			power-domains = <0x04 0x14>;
			mediatek,mml = <0xd9>;
			dispsys_num = <0x02>;
			reg = <0x00 0x14001000 0x00 0x1000 0x00 0x14401000 0x00 0x1000>;
			interrupts = <0x00 0x12c 0x04 0x00 0x00 0x158 0x04 0x00>;
			clocks = <0x1d 0x00 0x1c 0x00>;
			phandle = <0x208>;
		};

		disp_ovl@14002000 {
			compatible = "mediatek,disp_ovl0\0mediatek,mt6895-disp-ovl";
			reg = <0x00 0x14002000 0x00 0x1000>;
			interrupts = <0x00 0x12e 0x04 0x00>;
			clocks = <0x1d 0x01>;
			mediatek,larb = <0xa1>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x07 0x58 0x02>;
			interconnects = <0x59 0x40007 0x59 0x10000 0x59 0x40007 0x59 0x10000 0x59 0x40007 0x59 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos\0DDP_COMPONENT_OVL0_fbdc_qos\0DDP_COMPONENT_OVL0_hrt_qos";
			phandle = <0x209>;
		};

		disp_ovl@14003000 {
			compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6895-disp-ovl";
			reg = <0x00 0x14003000 0x00 0x1000>;
			interrupts = <0x00 0x12f 0x04 0x00>;
			clocks = <0x1d 0x27>;
			mediatek,larb = <0xa1>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x08 0x58 0x03>;
			interconnects = <0x59 0x40008 0x59 0x10000 0x59 0x40008 0x59 0x10000 0x59 0x40008 0x59 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos\0DDP_COMPONENT_OVL0_2L_fbdc_qos\0DDP_COMPONENT_OVL0_2L_hrt_qos";
			phandle = <0x20a>;
		};

		disp_ovl@14004000 {
			compatible = "mediatek,disp_ovl1_2l\0mediatek,mt6895-disp-ovl";
			reg = <0x00 0x14004000 0x00 0x1000>;
			interrupts = <0x00 0x130 0x04 0x00>;
			clocks = <0x1d 0x2a>;
			mediatek,larb = <0xa1>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x09 0x58 0x04>;
			interconnects = <0x59 0x40009 0x59 0x10000 0x59 0x40009 0x59 0x10000 0x59 0x40009 0x59 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos\0DDP_COMPONENT_OVL1_2L_fbdc_qos\0DDP_COMPONENT_OVL1_2L_hrt_qos";
			phandle = <0x20b>;
		};

		disp_rsz0@14005000 {
			compatible = "mediatek,disp_rsz0\0mediatek,mt6895-disp-rsz";
			reg = <0x00 0x14005000 0x00 0x1000>;
			interrupts = <0x00 0x131 0x04 0x00>;
			clocks = <0x1d 0x11>;
			phandle = <0x20c>;
		};

		disp_rdma@14006000 {
			compatible = "mediatek,disp_rdma0\0mediatek,mt6895-disp-rdma";
			reg = <0x00 0x14006000 0x00 0x1000>;
			interrupts = <0x00 0x132 0x04 0x00>;
			clocks = <0x1d 0x09>;
			mediatek,larb = <0xa1>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x0c>;
			interconnects = <0x59 0x4000c 0x59 0x10000 0x59 0x4000c 0x59 0x10000>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos\0DDP_COMPONENT_RDMA0_hrt_qos";
			phandle = <0x20d>;
		};

		disp_tdshp@14007000 {
			compatible = "mediatek,disp_tdshp0\0mediatek,mt6895-disp-tdshp";
			reg = <0x00 0x14007000 0x00 0x1000>;
			interrupts = <0x00 0x133 0x04 0x00>;
			clocks = <0x1d 0x21>;
			phandle = <0x20e>;
		};

		disp_c3d@14008000 {
			compatible = "mediatek,disp_c3d0\0mediatek,mt6895-disp-c3d";
			reg = <0x00 0x14008000 0x00 0x1000>;
			interrupts = <0x00 0x134 0x04 0x00>;
			clocks = <0x1d 0x22>;
			phandle = <0x20f>;
		};

		disp_color@14009000 {
			compatible = "mediatek,disp_color0\0mediatek,mt6895-disp-color";
			reg = <0x00 0x14009000 0x00 0x1000>;
			interrupts = <0x00 0x135 0x04 0x00>;
			clocks = <0x1d 0x12>;
			phandle = <0x210>;
		};

		disp_ccorr@1400a000 {
			compatible = "mediatek,disp_ccorr0\0mediatek,mt6895-disp-ccorr";
			reg = <0x00 0x1400a000 0x00 0x1000>;
			interrupts = <0x00 0x136 0x04 0x00>;
			clocks = <0x1d 0x13>;
			ccorr_bit = <0x0c>;
			ccorr_num_per_pipe = <0x02>;
			ccorr_linear_per_pipe = <0x10>;
			phandle = <0x211>;
		};

		disp_ccorr@1400b000 {
			compatible = "mediatek,disp_ccorr0\0mediatek,mt6895-disp-ccorr";
			reg = <0x00 0x1400b000 0x00 0x1000>;
			interrupts = <0x00 0x137 0x04 0x00>;
			clocks = <0x1d 0x14>;
			phandle = <0x212>;
		};

		disp_mdp_aal@1400c000 {
			compatible = "mediatek,disp_mdp_aal0\0mediatek,mt6895-dmdp-aal";
			reg = <0x00 0x1400c000 0x00 0x1000>;
			interrupts = <0x00 0x138 0x04 0x00>;
			clocks = <0x1d 0x24>;
			clock-names = "DRE3_AAL0";
			phandle = <0xdc>;
		};

		disp_aal@1400d000 {
			compatible = "mediatek,disp_aal0\0mediatek,mt6895-disp-aal";
			reg = <0x00 0x1400d000 0x00 0x1000>;
			interrupts = <0x00 0x139 0x04 0x00>;
			clocks = <0x1d 0x15>;
			aal_dre3 = <0xdc>;
			mtk_aal_support = <0x01>;
			mtk_dre30_support = <0x00>;
			phandle = <0x213>;
		};

		disp_gamma@1400e000 {
			compatible = "mediatek,disp_gamma0\0mediatek,mt6895-disp-gamma";
			reg = <0x00 0x1400e000 0x00 0x1000>;
			interrupts = <0x00 0x13a 0x04 0x00>;
			clocks = <0x1d 0x16>;
			gamma_data_mode = <0x02>;
			color_protect_red = <0x00>;
			color_protect_green = <0x00>;
			color_protect_blue = <0x00>;
			color_protect_white = <0x00>;
			color_protect_black = <0x00>;
			color_protect_lsb = <0x00>;
			phandle = <0x214>;
		};

		disp_postmask0@1400f000 {
			compatible = "mediatek,disp_postmask0\0mediatek,mt6895-disp-postmask";
			reg = <0x00 0x1400f000 0x00 0x1000>;
			interrupts = <0x00 0x13b 0x04 0x00>;
			clocks = <0x1d 0x17>;
			mediatek,smi-id = <0x00>;
			iommus = <0x58 0x00>;
			phandle = <0x215>;
		};

		disp_dither@14010000 {
			compatible = "mediatek,disp_dither0\0mediatek,mt6895-disp-dither";
			reg = <0x00 0x14010000 0x00 0x1000>;
			interrupts = <0x00 0x13c 0x04 0x00>;
			clocks = <0x1d 0x18>;
			pure_clr_det = <0x00>;
			pure_clr_num = <0x07>;
			pure_clr_rgb = <0xff 0x00 0x00 0x00 0xff 0x00 0x00 0x00 0xff 0xff 0xff 0x00 0xff 0x00 0xff 0x00 0xff 0xff 0xff 0xff 0xff>;
			phandle = <0x216>;
		};

		disp_chist@14011000 {
			compatible = "mediatek,disp_chist0\0mediatek,mt6895-disp-chist";
			reg = <0x00 0x14011000 0x00 0x1000>;
			interrupts = <0x00 0x13d 0x04 0x00>;
			clocks = <0x1d 0x25>;
			phandle = <0x217>;
		};

		disp_chist@14012000 {
			compatible = "mediatek,disp_chist1\0mediatek,mt6895-disp-chist";
			reg = <0x00 0x14012000 0x00 0x1000>;
			interrupts = <0x00 0x13e 0x04 0x00>;
			clocks = <0x1d 0x26>;
			phandle = <0x218>;
		};

		disp_cm@14013000 {
			compatible = "mediatek,disp_cm0\0mediatek,mt6895-disp-cm";
			reg = <0x00 0x14013000 0x00 0x1000>;
			interrupts = <0x00 0x13f 0x04 0x00>;
			clocks = <0x1d 0x19>;
			phandle = <0x219>;
		};

		disp_spr@14014000 {
			compatible = "mediatek,disp_spr0\0mediatek,mt6895-disp-SPR";
			reg = <0x00 0x14014000 0x00 0x1000>;
			interrupts = <0x00 0x140 0x04 0x00>;
			clocks = <0x1d 0x1a>;
			phandle = <0x21a>;
		};

		disp_dsc_wrap@14015000 {
			compatible = "mediatek,disp_dsc_wrap\0mediatek,mt6895-disp-dsc";
			reg = <0x00 0x14015000 0x00 0x1000>;
			interrupts = <0x00 0x141 0x04 0x00>;
			clocks = <0x1d 0x1b>;
			phandle = <0x21b>;
		};

		disp_merge@14016000 {
			compatible = "mediatek,disp_merge0\0mediatek,mt6895-disp-merge";
			reg = <0x00 0x14016000 0x00 0x1000>;
			clocks = <0x1d 0x02>;
			phandle = <0x21c>;
		};

		gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
			phandle = <0x21d>;
		};

		dsi@14017000 {
			compatible = "mediatek,dsi0\0mediatek,mt6895-dsi";
			reg = <0x00 0x14017000 0x00 0x1000>;
			interrupts = <0x00 0x143 0x04 0x00>;
			clocks = <0x1d 0x1c 0x1d 0x2d 0xdd>;
			clock-names = "engine\0digital\0hs";
			phys = <0xdd>;
			phy-names = "dphy";
			phandle = <0x21e>;
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
			phandle = <0x21f>;
		};

		disp_wdma0@14018000 {
			compatible = "mediatek,disp_wdma0\0mediatek,mt6895-disp-wdma";
			reg = <0x00 0x14018000 0x00 0x1000>;
			interrupts = <0x00 0x144 0x04 0x00>;
			clocks = <0x1d 0x05>;
			mediatek,larb = <0xa1>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x0d>;
			phandle = <0x220>;
		};

		disp_rdma@1401c000 {
			compatible = "mediatek,disp_rdma1\0mediatek,mt6983-disp-rdma";
			reg = <0x00 0x1401c000 0x00 0x1000>;
			interrupts = <0x00 0x148 0x04 0x00>;
			clocks = <0x1d 0x0a>;
			mediatek,larb = <0xb3>;
			mediatek,smi-id = <0x01>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x25>;
			interconnects = <0x59 0x40025 0x59 0x10000 0x59 0x40025 0x59 0x10000>;
			interconnect-names = "DDP_COMPONENT_RDMA1_qos\0DDP_COMPONENT_RDMA1_hrt_qos";
			phandle = <0x221>;
		};

		disp_wdma1@1401f000 {
			compatible = "mediatek,disp_wdma1\0mediatek,mt6895-disp-wdma";
			reg = <0x00 0x1401f000 0x00 0x1000>;
			interrupts = <0x00 0x14b 0x04 0x00>;
			clocks = <0x1d 0x1e>;
			mediatek,larb = <0xb3>;
			mediatek,smi-id = <0x01>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x26>;
			phandle = <0x222>;
		};

		inlinerot@14020000 {
			compatible = "mediatek,inlinerot\0mediatek,mt6895-disp-inlinerotate";
			clocks = <0x1d 0x04>;
			reg = <0x00 0x14020000 0x00 0x1000>;
			phandle = <0xfb>;
		};

		disp_ovl@14402000 {
			compatible = "mediatek,disp_ovl1\0mediatek,mt6895-disp-ovl";
			reg = <0x00 0x14402000 0x00 0x1000>;
			interrupts = <0x00 0x15a 0x04 0x00>;
			clocks = <0x1c 0x01>;
			mediatek,larb = <0xbd>;
			mediatek,smi-id = <0x14>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x287 0x58 0x282>;
			interconnects = <0x59 0x40287 0x59 0x10001 0x59 0x40287 0x59 0x10001 0x59 0x40287 0x59 0x10001>;
			interconnect-names = "DDP_COMPONENT_OVL1_qos\0DDP_COMPONENT_OVL1_fbdc_qos\0DDP_COMPONENT_OVL1_hrt_qos";
			phandle = <0x223>;
		};

		disp_ovl@14403000 {
			compatible = "mediatek,disp_ovl2_2l\0mediatek,mt6895-disp-ovl";
			reg = <0x00 0x14403000 0x00 0x1000>;
			interrupts = <0x00 0x15b 0x04 0x00>;
			clocks = <0x1c 0x27>;
			mediatek,larb = <0xbd>;
			mediatek,smi-id = <0x14>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x288 0x58 0x283>;
			interconnects = <0x59 0x40288 0x59 0x10001 0x59 0x40288 0x59 0x10001 0x59 0x40288 0x59 0x10001>;
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos\0DDP_COMPONENT_OVL2_2L_fbdc_qos\0DDP_COMPONENT_OVL2_2L_hrt_qos";
			phandle = <0x224>;
		};

		disp_ovl@14404000 {
			compatible = "mediatek,disp_ovl3_2l\0mediatek,mt6895-disp-ovl";
			reg = <0x00 0x14404000 0x00 0x1000>;
			interrupts = <0x00 0x15c 0x04 0x00>;
			clocks = <0x1c 0x2a>;
			mediatek,larb = <0xbd>;
			mediatek,smi-id = <0x14>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x289 0x58 0x284>;
			interconnects = <0x59 0x40289 0x59 0x10001 0x59 0x40289 0x59 0x10001 0x59 0x40289 0x59 0x10001>;
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos\0DDP_COMPONENT_OVL3_2L_fbdc_qos\0DDP_COMPONENT_OVL3_2L_hrt_qos";
			phandle = <0x225>;
		};

		disp_rsz0@14405000 {
			compatible = "mediatek,disp_rsz1\0mediatek,mt6895-disp-rsz";
			reg = <0x00 0x14405000 0x00 0x1000>;
			interrupts = <0x00 0x15d 0x04 0x00>;
			clocks = <0x1c 0x11>;
			phandle = <0x226>;
		};

		disp_rdma@14406000 {
			compatible = "mediatek,disp_rdma2\0mediatek,mt6895-disp-rdma";
			reg = <0x00 0x14406000 0x00 0x1000>;
			interrupts = <0x00 0x15e 0x04 0x00>;
			clocks = <0x1c 0x09>;
			mediatek,larb = <0xbd>;
			mediatek,smi-id = <0x14>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x28c>;
			interconnects = <0x59 0x4028c 0x59 0x10001 0x59 0x4028c 0x59 0x10001>;
			interconnect-names = "DDP_COMPONENT_RDMA2_qos\0DDP_COMPONENT_RDMA2_hrt_qos";
			phandle = <0x227>;
		};

		disp_tdshp@14407000 {
			compatible = "mediatek,disp_tdshp1\0mediatek,mt6895-disp-tdshp";
			reg = <0x00 0x14407000 0x00 0x1000>;
			interrupts = <0x00 0x15f 0x04 0x00>;
			clocks = <0x1c 0x21>;
			phandle = <0x228>;
		};

		disp_c3d@14408000 {
			compatible = "mediatek,disp_c3d1\0mediatek,mt6895-disp-c3d";
			reg = <0x00 0x14408000 0x00 0x1000>;
			interrupts = <0x00 0x160 0x04 0x00>;
			clocks = <0x1c 0x22>;
			phandle = <0x229>;
		};

		disp_color@14409000 {
			compatible = "mediatek,disp_color1\0mediatek,mt6895-disp-color";
			reg = <0x00 0x14409000 0x00 0x1000>;
			interrupts = <0x00 0x161 0x04 0x00>;
			clocks = <0x1c 0x12>;
			phandle = <0x22a>;
		};

		disp_ccorr@1440a000 {
			compatible = "mediatek,disp_ccorr2\0mediatek,mt6895-disp-ccorr";
			reg = <0x00 0x1440a000 0x00 0x1000>;
			interrupts = <0x00 0x162 0x04 0x00>;
			clocks = <0x1c 0x13>;
			phandle = <0x22b>;
		};

		disp_ccorr@1440b000 {
			compatible = "mediatek,disp_ccorr3\0mediatek,mt6895-disp-ccorr";
			reg = <0x00 0x1440b000 0x00 0x1000>;
			interrupts = <0x00 0x163 0x04 0x00>;
			clocks = <0x1c 0x14>;
			phandle = <0x22c>;
		};

		disp_mdp_aal@1440c000 {
			compatible = "mediatek,disp_mdp_aal1\0mediatek,mt6895-dmdp-aal";
			reg = <0x00 0x1440c000 0x00 0x1000>;
			interrupts = <0x00 0x164 0x04 0x00>;
			clocks = <0x1c 0x24>;
			clock-names = "DRE3_AAL1";
			phandle = <0xde>;
		};

		disp_aal@1440d000 {
			compatible = "mediatek,disp_aal1\0mediatek,mt6895-disp-aal";
			reg = <0x00 0x1440d000 0x00 0x1000>;
			interrupts = <0x00 0x165 0x04 0x00>;
			clocks = <0x1c 0x15>;
			aal_dre3 = <0xde>;
			mtk_aal_support = <0x01>;
			mtk_dre30_support = <0x00>;
			phandle = <0x22d>;
		};

		disp_gamma@1440e000 {
			compatible = "mediatek,disp_gamma1\0mediatek,mt6895-disp-gamma";
			reg = <0x00 0x1440e000 0x00 0x1000>;
			interrupts = <0x00 0x166 0x04 0x00>;
			clocks = <0x1c 0x16>;
			phandle = <0x22e>;
		};

		disp_postmask0@1440f000 {
			compatible = "mediatek,disp_postmask1\0mediatek,mt6895-disp-postmask";
			reg = <0x00 0x1440f000 0x00 0x1000>;
			interrupts = <0x00 0x167 0x04 0x00>;
			clocks = <0x1c 0x17>;
			mediatek,smi-id = <0x14>;
			iommus = <0x58 0x280>;
			phandle = <0x22f>;
		};

		disp_dither@14410000 {
			compatible = "mediatek,disp_dither1\0mediatek,mt6895-disp-dither";
			reg = <0x00 0x14410000 0x00 0x1000>;
			interrupts = <0x00 0x168 0x04 0x00>;
			clocks = <0x1c 0x18>;
			phandle = <0x230>;
		};

		disp_chist@14411000 {
			compatible = "mediatek,disp_chist2\0mediatek,mt6895-disp-chist";
			reg = <0x00 0x14411000 0x00 0x1000>;
			interrupts = <0x00 0x169 0x04 0x00>;
			clocks = <0x1c 0x25>;
			phandle = <0x231>;
		};

		disp_chist@14412000 {
			compatible = "mediatek,disp_chist3\0mediatek,mt6895-disp-chist";
			reg = <0x00 0x14412000 0x00 0x1000>;
			interrupts = <0x00 0x16a 0x04 0x00>;
			clocks = <0x1c 0x26>;
			phandle = <0x232>;
		};

		disp_cm@14413000 {
			compatible = "mediatek,disp_cm1\0mediatek,mt6895-disp-cm";
			reg = <0x00 0x14413000 0x00 0x1000>;
			interrupts = <0x00 0x16b 0x04 0x00>;
			clocks = <0x1c 0x19>;
			phandle = <0x233>;
		};

		disp_spr@14414000 {
			compatible = "mediatek,disp_spr1\0mediatek,mt6895-disp-SPR";
			reg = <0x00 0x14414000 0x00 0x1000>;
			interrupts = <0x00 0x16c 0x04 0x00>;
			clocks = <0x1c 0x1a>;
			phandle = <0x234>;
		};

		disp_dsc1_wrap@14415000 {
			compatible = "mediatek,disp_dsc1_wrap\0mediatek,mt6895-disp-dsc";
			reg = <0x00 0x14415000 0x00 0x1000>;
			interrupts = <0x00 0x16d 0x04 0x00>;
			clocks = <0x1c 0x1b>;
			phandle = <0x235>;
		};

		disp_merge@14416000 {
			compatible = "mediatek,disp_merge1\0mediatek,mt6895-disp-merge";
			reg = <0x00 0x14416000 0x00 0x1000>;
			clocks = <0x1c 0x02>;
			phandle = <0x236>;
		};

		disp_wdma0@14418000 {
			compatible = "mediatek,disp_wdma2\0mediatek,mt6895-disp-wdma";
			reg = <0x00 0x14418000 0x00 0x1000>;
			interrupts = <0x00 0x170 0x04 0x00>;
			clocks = <0x1c 0x05>;
			mediatek,larb = <0xbd>;
			mediatek,smi-id = <0x14>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x28d>;
			phandle = <0x237>;
		};

		disp_ufbc_wdma0@14419000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0x00 0x14419000 0x00 0x1000>;
		};

		disp_rdma@1441c000 {
			compatible = "mediatek,disp_rdma3\0mediatek,mt6895-disp-rdma";
			reg = <0x00 0x1441c000 0x00 0x1000>;
			interrupts = <0x00 0x174 0x04 0x00>;
			clocks = <0x1c 0x0a>;
			mediatek,larb = <0xaa>;
			mediatek,smi-id = <0x15>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x2a5>;
			interconnects = <0x59 0x402a5 0x59 0x10001 0x59 0x402a5 0x59 0x10001>;
			interconnect-names = "DDP_COMPONENT_RDMA3_qos\0DDP_COMPONENT_RDMA3_hrt_qos";
			phandle = <0x238>;
		};

		disp_dp_intf0@1441d000 {
			compatible = "mediatek,dp_intf\0mediatek,mt6895-dp-intf";
			reg = <0x00 0x1441d000 0x00 0x1000>;
			interrupts = <0x00 0x175 0x04 0x00>;
			clocks = <0x1c 0x1f 0x1c 0x2e 0x27 0x22 0x27 0xa3 0x27 0xa4 0x27 0xa5 0x27 0xa6 0x27 0xa2>;
			clock-names = "hf_fmm_ck\0hf_fdp_ck\0MUX_DP\0TVDPLL_D2\0TVDPLL_D4\0TVDPLL_D8\0TVDPLL_D16\0DPI_CK";
			phys = <0xdf>;
			phy-names = "dp_tx";
			phandle = <0x239>;
		};

		inlinerot@14420000 {
			compatible = "mediatek,inlinerot\0mediatek,mt6895-disp-inlinerotate";
			clocks = <0x1c 0x04>;
			reg = <0x00 0x14420000 0x00 0x1000>;
			phandle = <0xfc>;
		};

		dp_tx@14800000 {
			compatible = "mediatek,mt6895-dp_tx\0mediatek,dp_tx";
			reg = <0x00 0x14800000 0x00 0x800000>;
			power-domains = <0x04 0x1a>;
			interrupts = <0x00 0x2b9 0x04 0x00>;
			phandle = <0xdf>;
		};

		disp_wdma1@1441f000 {
			compatible = "mediatek,disp_wdma3\0mediatek,mt6895-disp-wdma";
			reg = <0x00 0x1441f000 0x00 0x1000>;
			interrupts = <0x00 0x177 0x04 0x00>;
			clocks = <0x1c 0x1e>;
			mediatek,larb = <0xaa>;
			mediatek,smi-id = <0x15>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x2a6>;
			phandle = <0x23a>;
		};

		hcp@0 {
			compatible = "mediatek,hcp";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x1e0>;
			phandle = <0xe0>;
		};

		imgsys_fw@15000000 {
			compatible = "mediatek,imgsys";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			reg = <0x00 0x15000000 0x00 0x4000 0x00 0x15020000 0x00 0x10000 0x00 0x15040000 0x00 0x10000 0x00 0x15640000 0x00 0x10000 0x00 0x15100000 0x00 0x10000 0x00 0x15150000 0x00 0x10000 0x00 0x15210000 0x00 0x10000 0x00 0x15510000 0x00 0x10000 0x00 0x15200000 0x00 0x10000 0x00 0x15500000 0x00 0x10000 0x00 0x15600000 0x00 0x10000 0x00 0x15220000 0x00 0x100 0x00 0x15320000 0x00 0x10000 0x00 0x15005000 0x00 0x1500 0x00 0x15007000 0x00 0x1500 0x00 0x15520000 0x00 0x100 0x00 0x15620000 0x00 0x100 0x00 0x15110000 0x00 0x100 0x00 0x15130000 0x00 0x100>;
			mediatek,hcp = <0xe0>;
			mediatek,larbs = <0xa6 0xa7 0xa8 0xb9 0xbe 0xab 0xbc 0xb7>;
			iommus = <0x58 0x120 0x58 0x14a 0x58 0x160>;
			mboxes = <0xd6 0x00 0xbb8 0x02 0xd6 0x01 0xbb8 0x02 0xd6 0x02 0xbb8 0x02 0xd6 0x03 0xbb8 0x02 0xd6 0x04 0xbb8 0x02 0xd6 0x05 0xbb8 0x02 0xd6 0x10 0xbb8 0x02 0xd6 0x11 0xbb8 0x01 0xd6 0x12 0xbb8 0x01 0xd6 0x13 0xbb8 0x01 0xd8 0x0a 0xffffffff 0x02 0xd8 0x0c 0xffffffff 0x02>;
			traw_cq_thread0_frame_done = [00 81];
			traw_cq_thread1_frame_done = [00 82];
			traw_cq_thread2_frame_done = [00 83];
			traw_cq_thread3_frame_done = [00 84];
			traw_cq_thread4_frame_done = [00 85];
			traw_cq_thread5_frame_done = [00 86];
			traw_cq_thread6_frame_done = [00 87];
			traw_cq_thread7_frame_done = [00 88];
			traw_cq_thread8_frame_done = [00 89];
			traw_cq_thread9_frame_done = [00 8a];
			ltraw_cq_thread0_frame_done = [00 8c];
			ltraw_cq_thread1_frame_done = [00 8d];
			ltraw_cq_thread2_frame_done = [00 8e];
			ltraw_cq_thread3_frame_done = [00 8f];
			ltraw_cq_thread4_frame_done = [00 90];
			ltraw_cq_thread5_frame_done = [00 91];
			ltraw_cq_thread6_frame_done = [00 92];
			ltraw_cq_thread7_frame_done = [00 93];
			ltraw_cq_thread8_frame_done = [00 94];
			ltraw_cq_thread9_frame_done = [00 95];
			xtraw_cq_thread0_frame_done = [00 e7];
			xtraw_cq_thread1_frame_done = [00 e8];
			xtraw_cq_thread2_frame_done = [00 e9];
			xtraw_cq_thread3_frame_done = [00 ea];
			xtraw_cq_thread4_frame_done = [00 eb];
			xtraw_cq_thread5_frame_done = [00 ec];
			xtraw_cq_thread6_frame_done = [00 ed];
			xtraw_cq_thread7_frame_done = [00 ee];
			xtraw_cq_thread8_frame_done = [00 ef];
			xtraw_cq_thread9_frame_done = [00 f0];
			dip_cq_thread0_frame_done = [00 98];
			dip_cq_thread1_frame_done = [00 99];
			dip_cq_thread2_frame_done = [00 9a];
			dip_cq_thread3_frame_done = [00 9b];
			dip_cq_thread4_frame_done = [00 9c];
			dip_cq_thread5_frame_done = [00 9d];
			dip_cq_thread6_frame_done = [00 9e];
			dip_cq_thread7_frame_done = [00 9f];
			dip_cq_thread8_frame_done = [00 a0];
			dip_cq_thread9_frame_done = [00 a1];
			pqa_cq_thread0_frame_done = [00 b3];
			pqa_cq_thread1_frame_done = [00 b4];
			pqa_cq_thread2_frame_done = [00 b5];
			pqa_cq_thread3_frame_done = [00 b6];
			pqa_cq_thread4_frame_done = [00 b7];
			pqa_cq_thread5_frame_done = [00 b8];
			pqa_cq_thread6_frame_done = [00 b9];
			pqa_cq_thread7_frame_done = [00 ba];
			pqa_cq_thread8_frame_done = [00 bb];
			pqa_cq_thread9_frame_done = [00 bc];
			pqb_cq_thread0_frame_done = [00 cd];
			pqb_cq_thread1_frame_done = [00 ce];
			pqb_cq_thread2_frame_done = [00 cf];
			pqb_cq_thread3_frame_done = [00 d0];
			pqb_cq_thread4_frame_done = [00 d1];
			pqb_cq_thread5_frame_done = [00 d2];
			pqb_cq_thread6_frame_done = [00 d3];
			pqb_cq_thread7_frame_done = [00 d4];
			pqb_cq_thread8_frame_done = [00 d5];
			pqb_cq_thread9_frame_done = [00 d6];
			wpe_eis_cq_thread0_frame_done = [00 a9];
			wpe_eis_cq_thread1_frame_done = [00 aa];
			wpe_eis_cq_thread2_frame_done = [00 ab];
			wpe_eis_cq_thread3_frame_done = [00 ac];
			wpe_eis_cq_thread4_frame_done = [00 ad];
			wpe_eis_cq_thread5_frame_done = [00 ae];
			wpe_eis_cq_thread6_frame_done = [00 af];
			wpe_eis_cq_thread7_frame_done = [00 b0];
			wpe_eis_cq_thread8_frame_done = [00 b1];
			wpe_eis_cq_thread9_frame_done = [00 b2];
			wpe_tnr_cq_thread0_frame_done = [00 c3];
			wpe_tnr_cq_thread1_frame_done = [00 c4];
			wpe_tnr_cq_thread2_frame_done = [00 c5];
			wpe_tnr_cq_thread3_frame_done = [00 c6];
			wpe_tnr_cq_thread4_frame_done = [00 c7];
			wpe_tnr_cq_thread5_frame_done = [00 c8];
			wpe_tnr_cq_thread6_frame_done = [00 c9];
			wpe_tnr_cq_thread7_frame_done = [00 ca];
			wpe_tnr_cq_thread8_frame_done = [00 cb];
			wpe_tnr_cq_thread9_frame_done = [00 cc];
			wpe_lite_cq_thread0_frame_done = [00 dd];
			wpe_lite_cq_thread1_frame_done = [00 de];
			wpe_lite_cq_thread2_frame_done = [00 df];
			wpe_lite_cq_thread3_frame_done = [00 e0];
			wpe_lite_cq_thread4_frame_done = [00 e1];
			wpe_lite_cq_thread5_frame_done = [00 e2];
			wpe_lite_cq_thread6_frame_done = [00 e3];
			wpe_lite_cq_thread7_frame_done = [00 e4];
			wpe_lite_cq_thread8_frame_done = [00 e5];
			wpe_lite_cq_thread9_frame_done = [00 e6];
			me_done = [00 f7];
			adl_tile_done = [00 97];
			wpe_eis_sync_token = [02 99];
			wpe_tnr_sync_token = [02 9a];
			wpe_lite_sync_token = [02 9b];
			traw_sync_token = [02 9c];
			ltraw_sync_token = [02 9d];
			xtraw_sync_token = [02 9e];
			dip_sync_token = [02 9f];
			pqdip_a_sync_token = [02 a0];
			pqdip_b_sync_token = [02 a1];
			me_sync_token = [02 a2];
			apu_sync_token = [02 a3];
			vss_traw_sync_token = [02 a4];
			vss_ltraw_sync_token = [02 a5];
			vss_xtraw_sync_token = [02 a6];
			vss_dip_sync_token = [02 a7];
			sw_sync_token_pool_1 = [02 02];
			sw_sync_token_pool_2 = [02 03];
			sw_sync_token_pool_3 = [02 04];
			sw_sync_token_pool_4 = [02 05];
			sw_sync_token_pool_5 = [02 06];
			sw_sync_token_pool_6 = [02 07];
			sw_sync_token_pool_7 = [02 08];
			sw_sync_token_pool_8 = [02 09];
			sw_sync_token_pool_9 = [02 0a];
			sw_sync_token_pool_10 = [02 0b];
			sw_sync_token_pool_11 = [02 0c];
			sw_sync_token_pool_12 = [02 0d];
			sw_sync_token_pool_13 = [02 0e];
			sw_sync_token_pool_14 = [02 0f];
			sw_sync_token_pool_15 = [02 10];
			sw_sync_token_pool_16 = [02 11];
			sw_sync_token_pool_17 = [02 12];
			sw_sync_token_pool_18 = [02 13];
			sw_sync_token_pool_19 = [02 14];
			sw_sync_token_pool_20 = [02 15];
			sw_sync_token_pool_21 = [02 16];
			sw_sync_token_pool_22 = [02 17];
			sw_sync_token_pool_23 = [02 18];
			sw_sync_token_pool_24 = [02 19];
			sw_sync_token_pool_25 = [02 1a];
			sw_sync_token_pool_26 = [02 1b];
			sw_sync_token_pool_27 = [02 1c];
			sw_sync_token_pool_28 = [02 1d];
			sw_sync_token_pool_29 = [02 1e];
			sw_sync_token_pool_30 = [02 1f];
			sw_sync_token_pool_31 = [02 20];
			sw_sync_token_pool_32 = [02 21];
			sw_sync_token_pool_33 = [02 22];
			sw_sync_token_pool_34 = [02 23];
			sw_sync_token_pool_35 = [02 24];
			sw_sync_token_pool_36 = [02 25];
			sw_sync_token_pool_37 = [02 26];
			sw_sync_token_pool_38 = [02 27];
			sw_sync_token_pool_39 = [02 28];
			sw_sync_token_pool_40 = [02 29];
			sw_sync_token_pool_41 = [02 2a];
			sw_sync_token_pool_42 = [02 2b];
			sw_sync_token_pool_43 = [02 2c];
			sw_sync_token_pool_44 = [02 2d];
			sw_sync_token_pool_45 = [02 2e];
			sw_sync_token_pool_46 = [02 2f];
			sw_sync_token_pool_47 = [02 30];
			sw_sync_token_pool_48 = [02 31];
			sw_sync_token_pool_49 = [02 32];
			sw_sync_token_pool_50 = [02 33];
			sw_sync_token_pool_51 = [02 34];
			sw_sync_token_pool_52 = [02 35];
			sw_sync_token_pool_53 = [02 36];
			sw_sync_token_pool_54 = [02 37];
			sw_sync_token_pool_55 = [02 38];
			sw_sync_token_pool_56 = [02 39];
			sw_sync_token_pool_57 = [02 3a];
			sw_sync_token_pool_58 = [02 3b];
			sw_sync_token_pool_59 = [02 3c];
			sw_sync_token_pool_60 = [02 3d];
			sw_sync_token_pool_61 = [02 3e];
			sw_sync_token_pool_62 = [02 3f];
			sw_sync_token_pool_63 = [02 40];
			sw_sync_token_pool_64 = [02 41];
			sw_sync_token_pool_65 = [02 42];
			sw_sync_token_pool_66 = [02 43];
			sw_sync_token_pool_67 = [02 44];
			sw_sync_token_pool_68 = [02 45];
			sw_sync_token_pool_69 = [02 46];
			sw_sync_token_pool_70 = [02 47];
			sw_sync_token_pool_71 = [02 48];
			sw_sync_token_pool_72 = [02 49];
			sw_sync_token_pool_73 = [02 4a];
			sw_sync_token_pool_74 = [02 4b];
			sw_sync_token_pool_75 = [02 4c];
			sw_sync_token_pool_76 = [02 4d];
			sw_sync_token_pool_77 = [02 4e];
			sw_sync_token_pool_78 = [02 4f];
			sw_sync_token_pool_79 = [02 50];
			sw_sync_token_pool_80 = [02 51];
			sw_sync_token_pool_81 = [02 52];
			sw_sync_token_pool_82 = [02 53];
			sw_sync_token_pool_83 = [02 54];
			sw_sync_token_pool_84 = [02 55];
			sw_sync_token_pool_85 = [02 56];
			sw_sync_token_pool_86 = [02 57];
			sw_sync_token_pool_87 = [02 58];
			sw_sync_token_pool_88 = [02 59];
			sw_sync_token_pool_89 = [02 5a];
			sw_sync_token_pool_90 = [02 5b];
			sw_sync_token_pool_91 = [02 5c];
			sw_sync_token_pool_92 = [02 5d];
			sw_sync_token_pool_93 = [02 5e];
			sw_sync_token_pool_94 = [02 5f];
			sw_sync_token_pool_95 = [02 60];
			sw_sync_token_pool_96 = [02 61];
			sw_sync_token_pool_97 = [02 62];
			sw_sync_token_pool_98 = [02 63];
			sw_sync_token_pool_99 = [02 64];
			sw_sync_token_pool_100 = [02 65];
			sw_sync_token_tzmp_isp_wait = [02 8f];
			sw_sync_token_tzmp_isp_set = [02 90];
			sw_sync_token_tzmp_adl_wait = [02 93];
			sw_sync_token_tzmp_adl_set = [02 94];
			clocks = <0x1b 0x01 0x1b 0x02 0x1b 0x03 0x1b 0x0d 0x1b 0x0e 0x1b 0x10 0x1b 0x11 0x1b 0x09 0x1b 0x0a 0x1b 0x0b 0x1b 0x0c 0x1a 0x01 0x19 0x01 0x18 0x01 0x16 0x01 0x15 0x01 0x1b 0x0f 0x17 0x03 0x17 0x02 0x17 0x01 0x17 0x04>;
			clock-names = "IMGSYS_CG_IMG_TRAW0\0IMGSYS_CG_IMG_TRAW1\0IMGSYS_CG_IMG_VCORE_GALS\0IMGSYS_CG_IMG_DIP0\0IMGSYS_CG_IMG_WPE0\0IMGSYS_CG_IMG_WPE1\0IMGSYS_CG_IMG_WPE2\0IMGSYS_CG_IMG_ADL_LARB\0IMGSYS_CG_IMG_ADL_TOP0\0IMGSYS_CG_IMG_ADL_TOP1\0IMGSYS_CG_IMG_GALS\0DIP_TOP_DIP_TOP\0DIP_NR_DIP_NR\0WPE1_CG_DIP1_WPE\0WPE2_CG_DIP1_WPE\0WPE3_CG_DIP1_WPE\0ME_CG_IPE\0ME_CG_IPE_TOP\0ME_CG\0IPE_FDVT\0ME_CG_LARB12";
			operating-points-v2 = <0x5a 0xe1>;
			dvfsrc-vmm-supply = <0xe2>;
			interconnects = <0x59 0x30009 0x59 0x10000 0x59 0x3000c 0x59 0x10001>;
			interconnect-names = "l9_common_0\0l12_common_1";
			phandle = <0xe3>;
		};

		dvs@15300000 {
			compatible = "mediatek,dvs";
			reg = <0x00 0x15300000 0x00 0x1000>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			interrupts = <0x00 0x1fd 0x04 0x00>;
			mboxes = <0xd6 0x15 0x3e8 0x01>;
			mediatek,larb = <0xb7>;
			iommus = <0x58 0x186 0x58 0x187 0x58 0x188 0x58 0x189>;
			power-domains = <0x04 0x0a>;
			dvs_done_async_shot = <0xf8>;
			clocks = <0x1b 0x03 0x1b 0x0c 0x1b 0x0f 0x17 0x00 0x17 0x03 0x17 0x04>;
			clock-names = "VCORE_GALS\0MAIN_GALS\0IMG_IPE\0IPE_DPE\0IPE_TOP\0IPE_SMI_LARB12";
			phandle = <0x23b>;
		};

		dvp@15300800 {
			compatible = "mediatek,dvp";
			reg = <0x00 0x15300800 0x00 0x1000>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			interrupts = <0x00 0x1fe 0x04 0x00>;
			mboxes = <0xd6 0x15 0x3e8 0x01>;
			mediatek,larb = <0xb7>;
			iommus = <0x58 0x186 0x58 0x187 0x58 0x188 0x58 0x189>;
			power-domains = <0x04 0x0a>;
			dvp_done_async_shot = <0xf9>;
			clocks = <0x1b 0x03 0x1b 0x0c 0x1b 0x0f 0x17 0x00 0x17 0x03 0x17 0x04>;
			clock-names = "VCORE_GALS\0MAIN_GALS\0IMG_IPE\0IPE_DPE\0IPE_TOP\0IPE_SMI_LARB12";
			phandle = <0x23c>;
		};

		aie@15310000 {
			compatible = "mediatek,mt8195-aie\0mediatek,aie-hw3.0";
			reg = <0x00 0x15310000 0x00 0x1000>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			mboxes = <0xd6 0x14 0x00 0x02 0xd8 0x0b 0xffffffff 0x02>;
			mediatek,larb = <0xb7>;
			mediatek,imgsys_fw = <0xe3>;
			fdvt_frame_done = <0xf6>;
			sw_sync_token_tzmp_aie_wait = <0x291>;
			sw_sync_token_tzmp_aie_set = <0x292>;
			power-domains = <0x04 0x0a>;
			iommus = <0x58 0x180 0x58 0x181 0x58 0x182 0x58 0x183>;
			clocks = <0x1b 0x03 0x1b 0x0c 0x1b 0x0f 0x17 0x01 0x17 0x03 0x17 0x04>;
			clock-names = "VCORE_GALS\0MAIN_GALS\0IMG_IPE\0IPE_FDVT\0IPE_TOP\0IPE_SMI_LARB12";
			phandle = <0x23d>;
		};

		ipesys_me@15320000 {
			compatible = "mediatek,ipesys-me";
			reg = <0x00 0x15320000 0x00 0x10000>;
			iommus = <0x58 0x184 0x58 0x185>;
			clocks = <0x1b 0x0f 0x17 0x03 0x17 0x02 0x17 0x04>;
			clock-names = "ME_CG_IPE\0ME_CG_IPE_TOP\0ME_CG\0ME_CG_LARB12";
			phandle = <0x23e>;
		};

		vcu@16000000 {
			compatible = "mediatek-vcu";
			mediatek,vcuid = <0x00>;
			mediatek,vcuname = "vcu";
			mediatek,vcu-off = <0x01>;
			reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000 0x00 0x14006000 0x00 0x1000 0x00 0x14106000 0x00 0x1000>;
			iommus = <0x58 0xa0 0x58 0xa1 0x58 0xa2 0x58 0xa3 0x58 0xa4 0x58 0x100a5 0x58 0xa6 0x58 0xa7 0x58 0xa8>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			phandle = <0xe4>;
		};

		vcu_iommu_venc {
			compatible = "mediatek,vcu-io-venc";
			mediatek,vcuid = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0xe0 0x58 0xe1 0x58 0xe2 0x58 0xe3 0x58 0xe4 0x58 0xe5 0x58 0xe6 0x58 0xf3 0x58 0xf4 0x58 0xf5 0x58 0xf6 0x58 0xf7 0x58 0xf8 0x58 0xf9 0x58 0xea 0x58 0xeb 0x58 0xfa 0x58 0xec 0x58 0xed 0x58 0xee 0x58 0xef>;
		};

		vdec@16000000 {
			compatible = "mediatek,mt6895-vcodec-dec";
			mediatek,platform = "platform:mt6895";
			mediatek,ipm = <0x02>;
			reg = <0x00 0x16000000 0x00 0x1000 0x00 0x1602f000 0x00 0x1000 0x00 0x16020000 0x00 0x1000 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x4000 0x00 0x16010000 0x00 0x1000 0x00 0x16011000 0x00 0x400 0x00 0x1600f000 0x00 0x1000 0x00 0x16004000 0x00 0x1000>;
			reg-names = "VDEC_BASE\0VDEC_SYS\0VDEC_VLD\0VDEC_MC\0VDEC_MV\0VDEC_MISC\0VDEC_LAT_MISC\0VDEC_LAT_VLD\0VDEC_SOC_GCON\0VDEC_RACING_CTRL";
			iommus = <0xa0 0x80 0xa0 0x81 0xa0 0x82 0xa0 0x83 0xa0 0x84 0xa0 0x85 0xa0 0x10088 0xa0 0x89 0xa0 0x8a>;
			mediatek,larbs = <0xb5 0xa3>;
			interrupts = <0x00 0x25d 0x04 0x00 0x00 0x260 0x04 0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			power-domains = <0x04 0x15 0x04 0x16>;
			mediatek,vcu = <0xe4>;
			clocks = <0x14 0x05 0x14 0x01 0x13 0x04>;
			clock-names = "SOC_MT_CG_SOC\0LAT_MT_CG_VDEC1\0CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <0x04 0x03>;
			operating-points-v2 = <0xe5>;
			m4u-ports = <0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x10087 0x10088 0x89 0x8a 0xa0 0xa1 0xa2 0xa3 0xa4 0x100a5 0xa6 0xa7 0xa8>;
			m4u-port-names = "M4U_PORT_VDEC_MC\0M4U_PORT_VDEC_UFO\0M4U_PORT_VDEC_PP\0M4U_PORT_VDEC_PRED_RD\0M4U_PORT_VDEC_PRED_WR\0M4U_PORT_VDEC_PPWRAP\0M4U_PORT_VDEC_TILE\0M4U_PORT_VDEC_VLD\0M4U_PORT_VDEC_VLD2\0M4U_PORT_VDEC_AVC_MV\0M4U_PORT_VDEC_UFO_ENC\0M4U_PORT_VDEC_LAT0_VLD\0M4U_PORT_VDEC_LAT0_VLD2\0M4U_PORT_VDEC_LAT0_AVC_MV\0M4U_PORT_VDEC_LAT0_PRED_RD\0M4U_PORT_VDEC_LAT0_TILE\0M4U_PORT_VDEC_LAT0_WDMA\0M4U_PORT_VDEC_LAT0_UFO_ENC\0M4U_PORT_VDEC_LAT0_UFO_ENC_C\0M4U_PORT_VDEC_LAT0_MC";
			interconnects = <0x59 0x40080 0x59 0x10001 0x59 0x40081 0x59 0x10001 0x59 0x40082 0x59 0x10001 0x59 0x40083 0x59 0x10001 0x59 0x40084 0x59 0x10001 0x59 0x40085 0x59 0x10001 0x59 0x40086 0x59 0x10001 0x59 0x40087 0x59 0x10001 0x59 0x40088 0x59 0x10001 0x59 0x40089 0x59 0x10001 0x59 0x4008a 0x59 0x10001 0x59 0x30004 0x59 0x10001 0x59 0x400a0 0x59 0x10000 0x59 0x400a1 0x59 0x10000 0x59 0x400a2 0x59 0x10000 0x59 0x400a3 0x59 0x10000 0x59 0x400a4 0x59 0x10000 0x59 0x400a5 0x59 0x10000 0x59 0x400a6 0x59 0x10000 0x59 0x400a7 0x59 0x10000 0x59 0x400a8 0x59 0x10000 0x59 0x30005 0x59 0x10000>;
			interconnect-names = "path_vdec_mc\0path_vdec_ufo\0path_vdec_pp\0path_vdec_pred_rd\0path_vdec_pred_wr\0path_vdec_ppwrap\0path_vdec_tile\0path_vdec_vld\0path_vdec_vld2\0path_vdec_avc_mv\0path_vdec_ufo_c\0path_larb4\0path_lat0_vld\0path_lat0_vld2\0path_lat0_avc_mv\0path_lat0_pred_rd\0path_lat0_tile\0path_lat0_wdma\0path_vdec_ufo_enc\0path_vdec_ufo_enc_c\0path_vdec_mc_c\0path_larb5";
			interconnect-num = <0x16>;
			throughput-op-rate-thresh = <0x78>;
			throughput-min = <0xcfe6a80>;
			throughput-normal-max = <0x18cba800>;
			profile-duration = <0x3c 0x7d0>;
			profile-target = <0x0f 0x19 0x1e 0x32 0x3c 0x5a 0x78 0x96 0xb4 0xf0>;
			max-op-rate-table = <0x3447504d 0xe1000 0x78 0x384000 0x3c 0x870000 0x0f 0x21c0000 0x05 0x3147504d 0xe1000 0x78 0x384000 0x3c 0x870000 0x0f 0x21c0000 0x05 0x3247504d 0xe1000 0x78 0x384000 0x3c 0x870000 0x0f 0x21c0000 0x05 0x33363248 0xe1000 0x78 0x384000 0x3c 0x870000 0x0f 0x21c0000 0x05 0x34363248 0x1fe000 0xb4 0x384000 0x78 0x870000 0x3c 0x21c0000 0x05 0x31435641 0x1fe000 0xb4 0x384000 0x78 0x870000 0x3c 0x21c0000 0x05 0x43564548 0x1fe000 0xb4 0x384000 0x78 0x870000 0x3c 0x21c0000 0x05 0x35363248 0x1fe000 0xb4 0x384000 0x78 0x870000 0x3c 0x21c0000 0x05 0x46494548 0x40000 0x226 0x200000 0x226 0x870000 0x3c 0x21c0000 0x05 0x30385056 0x1fe000 0x78 0x384000 0x3c 0x870000 0x0f 0x21c0000 0x05 0x30395056 0x1fe000 0xb4 0x384000 0x78 0x870000 0x3c 0x21c0000 0x05 0x30315641 0x1fe000 0xb4 0x384000 0x78 0x870000 0x3c 0x21c0000 0x05>;
			throughput-table = <0x3447504d 0x00 0x1bd 0x1bd 0x3147504d 0x00 0x1bd 0x1bd 0x3247504d 0x00 0x1bd 0x1bd 0x33363248 0x00 0x1bd 0x1bd 0x34363248 0x00 0xb9 0xb9 0x31435641 0x00 0xb9 0xb9 0x43564548 0x00 0xb9 0xb9 0x35363248 0x00 0xb9 0xb9 0x46494548 0x00 0xb9 0xb9 0x30385056 0x00 0x1bd 0x1bd 0x30395056 0x00 0xb9 0xb9 0x30315641 0x00 0xb9 0xb9>;
			bandwidth-table = <0x03 0x834 0x03 0x106 0x02 0x41a 0x05 0x0a 0x05 0x0a 0x05 0x00 0x05 0x00 0x00 0x1a 0x00 0x1a 0x05 0x1a 0x03 0x42 0x06 0x04 0x00 0x1a 0x00 0x1a 0x05 0x1a 0x05 0x00 0x05 0x00 0x05 0x34 0x03 0x106 0x03 0x42 0x03 0x00 0x06 0x05>;
		};

		vdec_fmt@16005000 {
			compatible = "mediatek-vdec-fmt";
			mediatek,fmtname = "vdec-fmt";
			reg = <0x00 0x16005000 0x00 0x1000 0x00 0x16006000 0x00 0x1000 0x00 0x16007000 0x00 0x1000 0x00 0x16008000 0x00 0x1000 0x00 0x1600f000 0x00 0x10000>;
			clocks = <0x14 0x05 0x14 0x04>;
			clock-names = "MT_CG_VDEC\0MT_CG_MINI_MDP";
			mediatek,fmt_gce_th_num = <0x02>;
			mboxes = <0xd6 0x06 0x00 0x01 0xd6 0x07 0x00 0x01>;
			rdma0_sw_rst_done_eng = [00 70];
			rdma0_tile_done = [00 71];
			wdma0_sw_rst_done_eng = [00 72];
			wdma0_tile_done = [00 73];
			rdma1_sw_rst_done_eng = [00 74];
			rdma1_tile_done = [00 75];
			wdma1_sw_rst_done_eng = [00 76];
			wdma1_tile_done = [00 77];
			gce-gpr = <0x0a>;
			iommus = <0x58 0xc0 0x58 0xc1 0x58 0xc2 0x58 0xc3>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			power-domains = <0x04 0x15>;
			mediatek,larbs = <0xa4>;
			operating-points-v2 = <0xe5>;
			dvfsrc-vcore-supply = <0x70>;
			interconnects = <0x59 0x400c0 0x59 0x10000 0x59 0x400c1 0x59 0x10000 0x59 0x400c2 0x59 0x10000 0x59 0x400c3 0x59 0x10000>;
			interconnect-names = "path_mini_mdp_r0\0path_mini_mdp_w0\0path_mini_mdp_r1\0path_mini_mdp_w1";
			m4u-ports = <0xc0 0xc1 0xc2 0xc3>;
			phandle = <0x23f>;
		};

		vdec@1600d000 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x1600d000 0x00 0x1000>;
		};

		vdec@1600f000 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x1600f000 0x00 0x800>;
		};

		vdec@1600f800 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x1600f800 0x00 0x400>;
		};

		vdec_gcon@16010000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0x00 0x16010000 0x00 0x8000>;
		};

		vdec@16020000 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x16020000 0x00 0xd000>;
		};

		vdec@1602e000 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x1602e000 0x00 0x1000>;
		};

		vdec@1602f000 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x1602f000 0x00 0x800>;
		};

		vdec@1602f800 {
			compatible = "mediatek,vdec";
			reg = <0x00 0x1602f800 0x00 0x400>;
		};

		venc_gcon@17000000 {
			compatible = "mediatek,venc_gcon";
			reg = <0x00 0x17000000 0x00 0x10000>;
		};

		venc@17020000 {
			compatible = "mediatek,mt6895-vcodec-enc";
			mediatek,platform = "platform:mt6895";
			mediatek,ipm = <0x02>;
			reg = <0x00 0x17020000 0x00 0x6000 0x00 0x17820000 0x00 0x6000>;
			reg-names = "VENC_SYS\0VENC_C1_SYS";
			iommus = <0xa0 0x100 0xa0 0x101 0xa0 0x102 0xa0 0x103 0xa0 0x104 0xa0 0x105 0xa0 0x106 0xa0 0x113 0xa0 0x114 0xa0 0x115 0xa0 0x116 0xa0 0x117 0xa0 0x118 0xa0 0x119 0xa0 0x10a 0xa0 0x10b 0xa0 0x11a 0xa0 0x10c 0xa0 0x10d 0xa0 0x10e 0xa0 0x10f>;
			mediatek,larbs = <0xa5 0xb6>;
			interrupts = <0x00 0x1a2 0x04 0x00 0x00 0x1a7 0x04 0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			power-domains = <0x04 0x17 0x04 0x18>;
			mediatek,vcu = <0xe4>;
			clocks = <0x12 0x01 0x11 0x01>;
			clock-names = "MT_CG_VENC0\0MT_CG_VENC1";
			operating-points-v2 = <0xe6>;
			dvfsrc-vcore-supply = <0x70>;
			port_arg_num = <0x03>;
			port-def = <0x00 0xe0 0x00 0x00 0xe1 0x00 0x00 0xe2 0x00 0x00 0xe3 0x00 0x00 0xe4 0x00 0x00 0xe5 0x01 0x00 0xe6 0x01 0x00 0xe7 0x00 0x00 0xe8 0x00 0x00 0xe9 0x00 0x00 0xea 0x00 0x00 0xeb 0x01 0x00 0xec 0x00 0x00 0xed 0x00 0x00 0xee 0x01 0x00 0xef 0x01 0x00 0xf0 0x00 0x00 0xf1 0x00 0x00 0xf2 0x00 0x00 0xf3 0x01 0x00 0xf4 0x01 0x00 0xf5 0x00 0x00 0xf6 0x00 0x00 0xf7 0x00 0x00 0xf8 0x00 0x00 0xf9 0x00 0x00 0xfa 0x01 0x00 0xfb 0x00 0x00 0xfc 0x00 0x00 0xfd 0x00 0x00 0xfe 0x00 0x01 0x100 0x00 0x01 0x101 0x00 0x01 0x102 0x00 0x01 0x103 0x00 0x01 0x104 0x00 0x01 0x105 0x01 0x01 0x106 0x01 0x01 0x107 0x00 0x01 0x108 0x00 0x01 0x109 0x00 0x01 0x10a 0x00 0x01 0x10b 0x01 0x01 0x10c 0x00 0x01 0x10d 0x00 0x01 0x10e 0x01 0x01 0x10f 0x01 0x01 0x110 0x00 0x01 0x111 0x00 0x01 0x112 0x00 0x01 0x113 0x01 0x01 0x114 0x01 0x01 0x115 0x00 0x01 0x116 0x00 0x01 0x117 0x00 0x01 0x118 0x00 0x01 0x119 0x00 0x01 0x11a 0x01 0x01 0x11b 0x00 0x01 0x11c 0x00 0x01 0x11d 0x00 0x01 0x11e 0x00>;
			interconnects = <0x59 0x400e0 0x59 0x10000 0x59 0x400e1 0x59 0x10000 0x59 0x400e2 0x59 0x10000 0x59 0x400e3 0x59 0x10000 0x59 0x400e4 0x59 0x10000 0x59 0x400e5 0x59 0x10000 0x59 0x400e6 0x59 0x10000 0x59 0x400ea 0x59 0x10000 0x59 0x400eb 0x59 0x10000 0x59 0x400ec 0x59 0x10000 0x59 0x400ed 0x59 0x10000 0x59 0x400ee 0x59 0x10000 0x59 0x400ef 0x59 0x10000 0x59 0x400f3 0x59 0x10000 0x59 0x400f4 0x59 0x10000 0x59 0x400f5 0x59 0x10000 0x59 0x400f6 0x59 0x10000 0x59 0x400f7 0x59 0x10000 0x59 0x400f8 0x59 0x10000 0x59 0x400f9 0x59 0x10000 0x59 0x400fa 0x59 0x10000 0x59 0x30007 0x59 0x10000 0x59 0x40100 0x59 0x10001 0x59 0x40101 0x59 0x10001 0x59 0x40102 0x59 0x10001 0x59 0x40103 0x59 0x10001 0x59 0x40104 0x59 0x10001 0x59 0x40105 0x59 0x10001 0x59 0x40106 0x59 0x10001 0x59 0x4010a 0x59 0x10001 0x59 0x4010b 0x59 0x10001 0x59 0x4010c 0x59 0x10001 0x59 0x4010d 0x59 0x10001 0x59 0x4010e 0x59 0x10001 0x59 0x4010f 0x59 0x10001 0x59 0x40113 0x59 0x10001 0x59 0x40114 0x59 0x10001 0x59 0x40115 0x59 0x10001 0x59 0x40116 0x59 0x10001 0x59 0x40117 0x59 0x10001 0x59 0x40118 0x59 0x10001 0x59 0x40119 0x59 0x10001 0x59 0x4011a 0x59 0x10001 0x59 0x30008 0x59 0x10001>;
			interconnect-names = "path_venc0_rcpu\0path_venc0_rec\0path_venc0_bsdma\0path_venc0_sv_comv\0path_venc0_rd_comv\0path_venc0_nbm_rdma\0path_venc0_nbm_rdma_lite\0path_venc0_sub_w_luma\0path_venc0_fcs_nbm_rdma\0path_venc0_ec_wpp_bsdma\0path_venc0_ec_wpp_rdma\0path_venc0_db_sysram_wdma\0path_venc0_db_sysram_rdma\0path_venc0_nbm_wdma\0path_venc0_nbm_wdma_lite\0path_venc0_cur_luma\0path_venc0_cur_chroma\0path_venc0_ref_luma\0path_venc0_ref_chroma\0path_venc0_sub_r_luma\0path_venc0_fcs_nbm_wdma\0path_larb7\0path_venc1_rcpu\0path_venc1_rec\0path_venc1_bsdma\0path_venc1_sv_comv\0path_venc1_rd_comv\0path_venc1_nbm_rdma\0path_venc1_nbm_rdma_lite\0path_venc1_sub_w_luma\0path_venc1_fcs_nbm_rdma\0path_venc1_ec_wpp_bsdma\0path_venc1_ec_wpp_rdma\0path_venc1_db_sysram_wdma\0path_venc1_db_sysram_rdma\0path_venc1_nbm_wdma\0path_venc1_nbm_wdma_lite\0path_venc1_cur_luma\0path_venc1_cur_chroma\0path_venc1_ref_luma\0path_venc1_ref_chroma\0path_venc1_sub_r_luma\0path_venc0_fcs_nbm_wdma\0path_larb8";
			interconnect-num = <0x2c>;
			throughput-op-rate-thresh = <0x78>;
			throughput-min = <0xee6b280>;
			throughput-normal-max = <0x1b4c8680>;
			throughput-config-offset = <0x02>;
			throughput-table = <0x34363248 0x03 0x505 0x9d0 0x34363248 0x04 0x36b 0x598 0x34363248 0x05 0x30d 0x493 0x34363248 0x0c 0x1a1 0x208 0x34363248 0x0f 0x2c7 0x367 0x34363248 0x10 0x187 0x203 0x43564548 0x00 0x35d 0x398 0x43564548 0x01 0x315 0x37a 0x43564548 0x02 0x286 0x3b6 0x43564548 0x04 0x1d6 0x2ec 0x43564548 0x06 0x1a8 0x2d2 0x43564548 0x07 0x199 0x2d2 0x43564548 0x09 0x144 0x19a 0x35363248 0x00 0x35d 0x398 0x35363248 0x01 0x315 0x37a 0x35363248 0x02 0x286 0x3b6 0x35363248 0x04 0x1d6 0x2ec 0x35363248 0x06 0x1a8 0x2d2 0x35363248 0x07 0x199 0x2d2 0x35363248 0x09 0x144 0x19a 0x46494548 0x00 0x35d 0x398 0x46494548 0x01 0x315 0x37a 0x46494548 0x02 0x286 0x3b6 0x46494548 0x04 0x1d6 0x2ec 0x46494548 0x06 0x1a8 0x2d2 0x46494548 0x07 0x199 0x2d2 0x46494548 0x09 0x144 0x19a>;
			config-table = <0x34363248 0x1a5e0 0x03 0x03 0x34363248 0x3b538 0x04 0x04 0x34363248 0x77880 0x05 0x05 0x34363248 0xed4e0 0x0c 0x0c 0x34363248 0x1da9c0 0x10 0x10 0x43564548 0x1a5e0 0x02 0x00 0x43564548 0x3b538 0x02 0x00 0x43564548 0x77628 0x04 0x01 0x43564548 0xed4e0 0x09 0x06 0x43564548 0x1da9c0 0x09 0x07 0x43564548 0x2f7600 0x09 0x07 0x35363248 0x1a5e0 0x02 0x00 0x35363248 0x3b538 0x02 0x00 0x35363248 0x77628 0x04 0x01 0x35363248 0xed4e0 0x09 0x06 0x35363248 0x1da9c0 0x09 0x07 0x35363248 0x2f7600 0x09 0x07 0x46494548 0x1a5e0 0x02 0x00 0x46494548 0x3b538 0x02 0x00 0x46494548 0x77628 0x04 0x01 0x46494548 0xed4e0 0x09 0x06 0x46494548 0x1da9c0 0x09 0x07 0x46494548 0xffffffff 0x09 0x07>;
			bandwidth-table = <0x04 0x0a 0x03 0x11a 0x00 0x14 0x05 0x04 0x05 0x10 0x05 0x00 0x05 0x00 0x05 0x2f 0x05 0x00 0x00 0x14 0x00 0x14 0x05 0x00 0x05 0x00 0x05 0x00 0x05 0x00 0x01 0xbc 0x02 0x5e 0x01 0xbc 0x02 0x5e 0x03 0x2f 0x05 0x00 0x06 0x07 0x04 0x0a 0x03 0x11a 0x00 0x14 0x05 0x04 0x05 0x10 0x05 0x00 0x05 0x00 0x05 0x2f 0x05 0x00 0x00 0x14 0x00 0x14 0x05 0x00 0x05 0x00 0x05 0x00 0x05 0x00 0x01 0xbc 0x02 0x5e 0x01 0xbc 0x02 0x5e 0x03 0x2f 0x05 0x00 0x06 0x08>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			reg = <0x00 0x17030000 0x00 0x10000>;
			interrupts = <0x00 0x1a3 0x04 0x00>;
			clocks = <0x12 0x02>;
			clock-names = "jpgenc";
			power-domains = <0x04 0x17>;
			mediatek,larb = <0xa5>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0xe7 0x58 0xe8 0x58 0xe9 0x58 0xf0>;
			interconnects = <0x59 0x400e7 0x59 0x10000 0x59 0x400e8 0x59 0x10000 0x59 0x400e9 0x59 0x10000 0x59 0x400f0 0x59 0x10000>;
			interconnect-names = "path_jpegenc_y_rdma\0path_jpegenc_c_rmda\0path_jpegenc_q_table\0path_jpegenc_bsdma";
			operating-points-v2 = <0xe6>;
			dvfsrc-vcore-supply = <0x70>;
		};

		jpgdec0@17040000 {
			compatible = "mediatek,jpgdec0";
			reg = <0x00 0x17040000 0x00 0x10000 0x00 0x17050000 0x00 0x10000>;
			interrupts = <0x00 0x1a4 0x04 0x00 0x00 0x1a5 0x04 0x00>;
			mediatek,larbs = <0xa5>;
			operating-points-v2 = <0xe6>;
			dvfsrc-vcore-supply = <0x70>;
			clocks = <0x12 0x03 0x12 0x04>;
			clock-names = "MT_CG_VENC_JPGDEC\0MT_CG_VENC_JPGDEC_C1";
			power-domains = <0x04 0x17>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0xf1 0x58 0xf2 0x58 0xfb 0x58 0xfc 0x58 0xfd 0x58 0xfe>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0x00 0x17060000 0x00 0x10000>;
		};

		venc_gcon@17800000 {
			compatible = "mediatek,venc_gcon";
			reg = <0x00 0x17800000 0x00 0x10000>;
		};

		venc@17820000 {
			compatible = "mediatek,venc";
			reg = <0x00 0x17820000 0x00 0x10000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,mtk-jpgenc_c1";
			reg = <0x00 0x17830000 0x00 0x10000>;
			interrupts = <0x00 0x1a8 0x04 0x00>;
			clocks = <0x11 0x02>;
			clock-names = "jpgenc_c1";
			power-domains = <0x04 0x18>;
			mediatek,larb = <0xb6>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x107 0xa0 0x108 0xa0 0x109 0xa0 0x110>;
			interconnects = <0x59 0x40107 0x59 0x10001 0x59 0x40108 0x59 0x10001 0x59 0x40109 0x59 0x10001 0x59 0x40110 0x59 0x10001>;
			interconnect-names = "path_jpegenc_y_rdma\0path_jpegenc_c_rmda\0path_jpegenc_q_table\0path_jpegenc_bsdma";
			operating-points-v2 = <0xe6>;
			dvfsrc-vcore-supply = <0x70>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0x00 0x17860000 0x00 0x10000>;
		};

		vcp@1ec00000 {
			compatible = "mediatek,vcp";
			vcp-support = <0x01>;
			status = "okay";
			reg = <0x00 0x1ea00000 0x00 0x40000 0x00 0x1ec24000 0x00 0x1000 0x00 0x1ec30000 0x00 0x1000 0x00 0x1ec40000 0x00 0x1000 0x00 0x1ec52000 0x00 0x1000 0x00 0x1ec60000 0x00 0x40000 0x00 0x1eca5000 0x00 0x04 0x00 0x1e820000 0x00 0x04 0x00 0x1ecfb000 0x00 0x100 0x00 0x1ecfb100 0x00 0x04 0x00 0x1ecfb10c 0x00 0x04 0x00 0x1eca5020 0x00 0x04 0x00 0x1ecfc000 0x00 0x100 0x00 0x1ecfc100 0x00 0x04 0x00 0x1ecfc10c 0x00 0x04 0x00 0x1eca5024 0x00 0x04 0x00 0x1ecfd000 0x00 0x100 0x00 0x1ecfd100 0x00 0x04 0x00 0x1ecfd10c 0x00 0x04 0x00 0x1eca5028 0x00 0x04 0x00 0x1ecfe000 0x00 0x100 0x00 0x1ecfe100 0x00 0x04 0x00 0x1ecfe10c 0x00 0x04 0x00 0x1eca502c 0x00 0x04 0x00 0x1ecff000 0x00 0x100 0x00 0x1ecff100 0x00 0x04 0x00 0x1ecff10c 0x00 0x04 0x00 0x1eca5030 0x00 0x04>;
			reg-names = "vcp_sram_base\0vcp_cfgreg\0vcp_cfgreg_core0\0vcp_cfgreg_core1\0vcp_bus_tracker\0vcp_l1creg\0vcp_cfgreg_sec\0vcp_cfgreg_mmu\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
			interrupts = <0x00 0x2fd 0x04 0x00 0x00 0x2fe 0x04 0x00 0x00 0x2ff 0x04 0x00 0x00 0x300 0x04 0x00 0x00 0x301 0x04 0x00 0x00 0x302 0x04 0x00 0x00 0x303 0x04 0x00>;
			interrupt-names = "wdt\0reserved\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0xa0 0x70422>;
			mediatek,smi = <0x97 0x92>;
			core_0 = "enable";
			vcp_sramSize = <0x40000>;
			vcp_dramSize = <0x800000>;
			core_nums = <0x01>;
			twohart = <0x01>;
			femter_ck = <0x0a>;
			mbox_count = <0x05>;
			send_table = <0x00 0x00 0x12 0x02 0x01 0x02 0x03 0x01 0x01 0x09 0x02 0x12 0x0b 0x02 0x04 0x0d 0x03 0x02 0x0e 0x03 0x01 0x0f 0x03 0x06 0x10 0x03 0x02 0x15 0x04 0x04>;
			recv_table = <0x01 0x00 0x12 0x00 0x02 0x01 0x01 0x01 0x04 0x01 0x0a 0x00 0x05 0x01 0x01 0x00 0x06 0x01 0x02 0x00 0x0a 0x02 0x12 0x00 0x0c 0x02 0x04 0x00 0x0d 0x03 0x01 0x01 0x11 0x03 0x0a 0x00 0x12 0x03 0x06 0x00 0x13 0x03 0x01 0x00 0x14 0x03 0x02 0x00 0x16 0x04 0x04 0x00>;
			vcp_mem_key = "mediatek,reserve-memory-vcp_share";
			vcp_mem_tbl = <0x00 0x78000 0x01 0x8000 0x02 0x180000 0x03 0x400 0x04 0x400 0x05 0x400 0x06 0x400 0x07 0x100000>;
			power-domains = <0x04 0x19>;
			clocks = <0x27 0x09 0x27 0x67 0x27 0xaa>;
			clock-names = "mmup-sel\0mmup-clk\0mmup-26m";
			phandle = <0x240>;
		};

		vcp_iommu_vdec {
			compatible = "mediatek,vcp-io-vdec";
			vcp-support = <0x02>;
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0xa0 0x50420>;
			phandle = <0x241>;
		};

		vcp_iommu_venc {
			compatible = "mediatek,vcp-io-venc";
			vcp-support = <0x03>;
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0xa0 0x60421>;
			phandle = <0x242>;
		};

		vcp_iommu_work {
			compatible = "mediatek,vcp-io-work";
			vcp-support = <0x04>;
			dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
			iommus = <0xa0 0x80423>;
			phandle = <0x243>;
		};

		vcp_iommu_ube_lat {
			vcp-support = <0x05>;
			compatible = "mediatek,vcp-io-ube-lat";
			iommus = <0x58 0x100a5>;
		};

		vcp_iommu_ube_core {
			vcp-support = <0x06>;
			compatible = "mediatek,vcp-io-ube-core";
			iommus = <0xa0 0x86 0xa0 0x10087>;
		};

		mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0x00 0x1f000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			clocks = <0x05 0x01>;
			clock-names = "MDP_APB_BUS";
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x58 0x40 0x58 0x41 0x58 0x42 0x58 0x43>;
			dma_mask_bit = <0x22>;
			phandle = <0xe7>;
		};

		mdp@1f000000 {
			compatible = "mediatek,mdp";
			reg = <0x00 0x1f000000 0x00 0x1000>;
			thread_count = <0x18>;
			mboxes = <0xd5 0x14 0x00 0x01 0xd5 0x15 0x00 0x01>;
			mmsys_config = <0xe7>;
			mm_mutex = <0xe8>;
			mdp_rdma0 = <0xe9>;
			mdp_rdma1 = <0xea>;
			mdp_fg0 = <0xeb>;
			mdp_fg1 = <0xec>;
			mdp_rsz0 = <0xed>;
			mdp_rsz1 = <0xee>;
			mdp_wrot0 = <0xef>;
			mdp_wrot1 = <0xf0>;
			mdp_tdshp0 = <0xf1>;
			mdp_tdshp1 = <0xf2>;
			mdp_aal0 = <0xf3>;
			mdp_aal1 = <0xf4>;
			mdp_color0 = <0xf5>;
			mdp_color1 = <0xf6>;
			mdp_hdr0 = <0xf7>;
			mdp_hdr1 = <0xf8>;
			mediatek,larb = <0xa2>;
			mdp_rdma0_sof = <0x40>;
			mdp_rdma1_sof = <0x41>;
			mdp_fg0_sof = <0x48>;
			mdp_fg1_sof = <0x49>;
			mdp_wrot0_sof = <0x46>;
			mdp_wrot1_sof = <0x47>;
			mdp_tdshp_sof = <0x42>;
			mdp_tdshp1_sof = <0x43>;
			mdp_wrot1_write_frame_done = <0x54>;
			mdp_wrot0_write_frame_done = <0x55>;
			mdp_tdshp1_frame_done = <0x56>;
			mdp_tdshp_frame_done = <0x57>;
			mdp_rsz1_frame_done = <0x5a>;
			mdp_rsz0_frame_done = <0x5b>;
			mdp_rdma1_frame_done = <0x5c>;
			mdp_rdma0_frame_done = <0x5d>;
			mdp_hdr1_frame_done = <0x5e>;
			mdp_hdr0_frame_done = <0x5f>;
			mdp_fg1_frame_done = <0x60>;
			mdp_fg0_frame_done = <0x61>;
			mdp_color1_frame_done = <0x62>;
			mdp_color_frame_done = <0x63>;
			mdp_aal1_frame_done = <0x64>;
			mdp_aal_frame_done = <0x65>;
			stream_done_0 = <0x66>;
			stream_done_1 = <0x67>;
			stream_done_2 = <0x68>;
			stream_done_3 = <0x69>;
			stream_done_4 = <0x6a>;
			stream_done_5 = <0x6b>;
			stream_done_6 = <0x6c>;
			stream_done_7 = <0x6d>;
			stream_done_8 = <0x6e>;
			stream_done_9 = <0x6f>;
			stream_done_10 = <0x70>;
			stream_done_11 = <0x71>;
			stream_done_12 = <0x72>;
			stream_done_13 = <0x73>;
			stream_done_14 = <0x74>;
			stream_done_15 = <0x75>;
			mdp_wrot1_rst_done = <0x78>;
			mdp_wrot0_rst_done = <0x79>;
			mdp_rdma1_rst_done = <0x7a>;
			mdp_rdma0_rst_done = <0x7b>;
			interconnects = <0x59 0x40040 0x59 0x10000 0x59 0x40041 0x59 0x10000 0x59 0x40042 0x59 0x10000 0x59 0x40043 0x59 0x10000>;
			interconnect-names = "mdp_rdma0\0mdp_rdma1\0mdp_wrot0\0mdp_wrot1";
			mdp-opp = <0xf9>;
			operating-points-v2 = <0xf9>;
			mdp-dvfsrc-vcore-supply = <0x70>;
			dre30_hist_sram_start = <0x600>;
			phandle = <0x244>;
		};

		syscon@1f000000 {
			compatible = "mediatek,mt6895-mdpsys\0syscon";
			reg = <0x00 0x1f000000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x05>;
		};

		smi_test {
			compatible = "mediatek,smi-testcase";
			mediatek,larbs = <0xa2>;
		};

		smi_larb2@1f002000 {
			compatible = "mediatek,smi_larb2\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1f002000 0x00 0x1000>;
			mediatek,smi = <0x96 0x9d>;
			mediatek,larb-id = <0x02>;
			power-domains = <0x04 0x11>;
			clocks = <0x05 0x02 0x05 0x02>;
			clock-names = "apb\0smi";
			phandle = <0xa2>;
		};

		mdp_mutex@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0x00 0x1f001000 0x00 0x1000>;
			clocks = <0x05 0x00>;
			clock-names = "MDP_MUTEX0";
			phandle = <0xe8>;
		};

		mdp_rdma@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0x00 0x1f003000 0x00 0x1000>;
			clocks = <0x05 0x03>;
			clock-names = "MDP_RDMA0";
			phandle = <0xe9>;
		};

		mdp_rdma@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0x00 0x1f004000 0x00 0x1000>;
			clocks = <0x05 0x0e>;
			clock-names = "MDP_RDMA1";
			phandle = <0xea>;
		};

		mdp_hdr@1f005000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0x00 0x1f005000 0x00 0x1000>;
			clocks = <0x05 0x05>;
			clock-names = "MDP_HDR0";
			phandle = <0xf7>;
		};

		mdp_hdr@1f006000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0x00 0x1f006000 0x00 0x1000>;
			clocks = <0x05 0x10>;
			clock-names = "MDP_HDR1";
			phandle = <0xf8>;
		};

		mdp_aal@1f007000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0x00 0x1f007000 0x00 0x1000>;
			clocks = <0x05 0x06>;
			clock-names = "MDP_AAL0";
			phandle = <0xf3>;
		};

		mdp_aal@1f008000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0x00 0x1f008000 0x00 0x1000>;
			clocks = <0x05 0x11>;
			clock-names = "MDP_AAL1";
			phandle = <0xf4>;
		};

		mdp_rsz@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0x00 0x1f009000 0x00 0x1000>;
			clocks = <0x05 0x07>;
			clock-names = "MDP_RSZ0";
			phandle = <0xed>;
		};

		mdp_rsz@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0x00 0x1f00a000 0x00 0x1000>;
			clocks = <0x05 0x12>;
			clock-names = "MDP_RSZ1";
			phandle = <0xee>;
		};

		mdp_tdshp@1f00b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0x00 0x1f00b000 0x00 0x1000>;
			clocks = <0x05 0x08>;
			clock-names = "MDP_TDSHP0";
			phandle = <0xf1>;
		};

		mdp_tdshp@1f00c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0x00 0x1f00c000 0x00 0x1000>;
			clocks = <0x05 0x13>;
			clock-names = "MDP_TDSHP1";
			phandle = <0xf2>;
		};

		mdp_color@1f00d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0x00 0x1f00d000 0x00 0x1000>;
			clocks = <0x05 0x09>;
			clock-names = "MDP_COLOR0";
			phandle = <0xf5>;
		};

		mdp_color@1f00e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0x00 0x1f00e000 0x00 0x1000>;
			clocks = <0x05 0x14>;
			clock-names = "MDP_COLOR1";
			phandle = <0xf6>;
		};

		mdp_wrot@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0x00 0x1f00f000 0x00 0x1000>;
			clocks = <0x05 0x0a>;
			clock-names = "MDP_WROT0";
			phandle = <0xef>;
		};

		mdp_wrot@1f010000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0x00 0x1f010000 0x00 0x1000>;
			clocks = <0x05 0x15>;
			clock-names = "MDP_WROT1";
			phandle = <0xf0>;
		};

		mdp_fg@1f011000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0x00 0x1f011000 0x00 0x1000>;
			clocks = <0x05 0x04>;
			clock-names = "MDP_FG0";
			phandle = <0xeb>;
		};

		mdp_fg@1f012000 {
			compatible = "mediatek,mdp_fg1";
			reg = <0x00 0x1f012000 0x00 0x1000>;
			clocks = <0x05 0x0f>;
			clock-names = "MDP_FG1";
			phandle = <0xec>;
		};

		syscon@1f800000 {
			compatible = "mediatek,mt6895-mdpsys1\0syscon";
			reg = <0x00 0x1f800000 0x00 0x1000>;
			#clock-cells = <0x01>;
			hw-voter-regmap = <0x62>;
			phandle = <0x03>;
		};

		smi_larb3@1f802000 {
			compatible = "mediatek,smi_larb3\0mediatek,mt6895-smi-larb\0mediatek,smi-larb";
			reg = <0x00 0x1f802000 0x00 0x1000>;
			mediatek,smi = <0x97 0x93>;
			mediatek,larb-id = <0x03>;
			power-domains = <0x04 0x12>;
			clocks = <0x03 0x02 0x03 0x02>;
			clock-names = "apb\0smi";
			phandle = <0xb4>;
		};

		mml-ait {
			compatible = "mediatek,mml-ait";
			mediatek,mml = <0xd9>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <0xd9>;
		};

		mmlsys_config@1f800000 {
			compatible = "mediatek,mt6895-mml";
			reg = <0x00 0x1f800000 0x00 0x1000>;
			clocks = <0x03 0x01 0x03 0x0c 0x03 0x0d 0x03 0x18 0x03 0x1b 0x03 0x03 0x03 0x0e>;
			clock-names = "apb_bus\0dli0\0dli1\0dlo0\0dlo1\0rdma0\0rdma1";
			operating-points-v2 = <0xfa>;
			dvfsrc-vcore-supply = <0x70>;
			comp-count = <0x1d>;
			topology = "mt6895";
			mboxes = <0xd5 0x10 0x190 0x01 0xd5 0x11 0x1f4 0x01 0xd5 0x12 0x190 0x01 0xd5 0x13 0x1f4 0x01>;
			comp-ids = <0x01 0x05 0x06 0x1b 0x1c 0x07 0x08 0x15 0x16>;
			comp-types = <0x01 0x03 0x03 0x04 0x04 0x02 0x02 0x02 0x02>;
			comp-names = "mmlsys\0dli0\0dli1\0dlo0\0dlo1\0dli0_sel\0dli1_sel";
			mmlsys-clock-names = "apb_bus";
			dli0-clock-names = "dli0";
			dli1-clock-names = "dli1";
			dlo0-clock-names = "dlo0";
			dlo1-clock-names = "dlo1";
			dli0_sel-clock-names = "rdma0";
			dli1_sel-clock-names = "rdma1";
			ddp-comp-count = <0x05>;
			mux-pins = <0x03 0x70003 0xf140001 0x50007 0x30f14 0x04 0x80003 0xf180001 0x60008 0x30f18 0x07 0x90001 0xf200001 0x70015 0x10f20 0x40007 0xf0001 0xf200000 0x8000a 0x10f24 0x10008 0x160001 0xf240004 0x80010 0x10f24 0x07 0x90003 0xf300000 0x8000a 0x30f34 0x07 0x150003 0xf700001 0x130015 0x30f70 0x08 0x160003 0xf740001 0x140016 0x30f74 0x13 0x150002 0xf800000 0x140016 0x20f84 0x15 0x170002 0xf880001 0x15001b 0x20f88 0x16 0x180002 0xf8c0001 0x16001c 0x20f8c 0x03 0x170001 0xf900001 0x3000f 0x10f90 0x20003 0x70001 0xf900000 0x40018 0x10f94 0x10004 0x100001 0xf940002 0x40008 0x10f94 0x03 0x170003 0xf980001 0x150017 0x30f98 0x04 0x180003 0xf9c0001 0x160018 0x30f9c 0x07 0xf0003 0xfa00001 0x3000f 0x30fa0 0x08 0x100003 0xfa40001 0x40010 0x30fa4>;
			dbg-reg-names = "CG_CON0\0CG_SET0\0CG_CLR0\0SW0_RST_B\0MOUT_RST\0EVENT_GCED_EN\0IN_LINE_READY_SEL\0SMI_LARB_GREQ\0BYPASS_MUX_SHADOW\0DLI0_SEL_IN\0DLI1_SEL_IN\0RDMA0_MOUT_EN\0RDMA1_MOUT_EN\0PQ0_SEL_IN\0PQ1_SEL_IN\0WROT0_SEL_IN\0WROT1_SEL_IN\0PQ0_SOUT_SEL\0PQ1_SOUT_SEL\0DLO0_SOUT_SEL\0DLO1_SOUT_SEL\0BYP0_MOUT_EN\0BYP1_MOUT_EN\0BYP0_SEL_IN\0BYP1_SEL_IN\0RSZ2_SEL_IN\0RSZ3_SEL_IN\0AID_SEL\0MOUT_MASK0\0MOUT_MASK1\0MOUT_MASK2\0DL_IN_RELAY0_SIZE\0DL_IN_RELAY1_SIZE\0DL_OUT_RELAY0_SIZE\0DL_OUT_RELAY1_SIZE\0DLI_ASYNC0_STATUS0\0DLI_ASYNC0_STATUS1\0DLI_ASYNC1_STATUS0\0DLI_ASYNC1_STATUS1\0DLO_ASYNC0_STATUS0\0DLO_ASYNC0_STATUS1\0DLO_ASYNC1_STATUS0\0DLO_ASYNC1_STATUS1\0DL_VALID0\0DL_VALID1\0DL_READY0\0DL_READY1";
			dbg-reg-offsets = <0x100 0x104 0x108 0x700 0xf04 0x7f8 0x7fc 0x8dc 0xf00 0xf14 0xf18 0xf20 0xf24 0xf30 0xf34 0xf70 0xf74 0xf80 0xf84 0xf88 0xf8c 0xf90 0xf94 0xf98 0xf9c 0xfa0 0xfa4 0xfa8 0xfd0 0xfd4 0xfd8 0x220 0x224 0x228 0x22c 0x240 0x244 0x248 0x24c 0x230 0x234 0x238 0x23c 0xfe0 0xfe4 0xff0 0xff4>;
			aid-sel = <0x03 0x00 0x04 0x01 0x17 0x02 0x18 0x03 0x19 0x04 0x1a 0x05>;
			event_ir_mml_ready = [02 79];
			event_ir_disp_ready = [02 7a];
			event_ir_mml_stop = [02 7b];
			event_ir_eof = [01 71];
			event_racing_pipe0 = [02 7c];
			event_racing_pipe1 = [02 7d];
			event_racing_pipe1_next = [02 7e];
			ready-sel = [07 fc];
			dli0-dl-relay = [02 20];
			dli1-dl-relay = [02 24];
			dlo0-dl-relay = [02 28];
			dlo1-dl-relay = [02 2c];
			phandle = <0xd9>;
		};

		mml_mutex0@1f801000 {
			compatible = "mediatek,mt6895-mml_mutex";
			reg = <0x00 0x1f801000 0x00 0x1000>;
			clocks = <0x03 0x00>;
			clock-names = "mutex0";
			comp-ids = <0x02>;
			comp-names = "mutex0";
			mutex-comps = "rdma0\0rdma1\0hdr0\0hdr1\0aal0\0aal1\0rsz0\0rsz1\0tdshp0\0tdshp1\0color0\0color1\0wrot0\0wrot1\0dli_async0\0dli_async1\0dlo_async0\0dlo_async1\0rsz2\0rsz3\0wrot2\0wrot3";
			rdma0 = <0x03 0x00 0x00>;
			rdma1 = <0x04 0x00 0x01>;
			hdr0 = <0x09 0x00 0x02>;
			hdr1 = <0x0a 0x00 0x03>;
			aal0 = <0x0b 0x00 0x04>;
			aal1 = <0x0c 0x00 0x05>;
			rsz0 = <0x0d 0x00 0x06>;
			rsz1 = <0x0e 0x00 0x07>;
			tdshp0 = <0x11 0x00 0x08>;
			tdshp1 = <0x12 0x00 0x09>;
			color0 = <0x13 0x00 0x0a>;
			color1 = <0x14 0x00 0x0b>;
			wrot0 = <0x17 0x00 0x0c>;
			wrot1 = <0x18 0x00 0x0d>;
			dli_async0 = <0x05 0x00 0x10>;
			dli_async1 = <0x06 0x00 0x11>;
			dlo_async0 = <0x1b 0x00 0x12>;
			dlo_async1 = <0x1c 0x00 0x13>;
			rsz2 = <0x0f 0x00 0x14>;
			rsz3 = <0x10 0x00 0x15>;
			wrot2 = <0x19 0x00 0x16>;
			wrot3 = <0x1a 0x00 0x17>;
			mutex-ids = <0x03 0x00 0x04 0x01 0x05 0x02 0x06 0x03>;
		};

		mml_rdma0@1f803000 {
			compatible = "mediatek,mt6895-mml_rdma0";
			reg = <0x00 0x1f803000 0x00 0x1000>;
			clocks = <0x03 0x03>;
			clock-names = "rdma0";
			mediatek,larb = <0xb4 0x00>;
			comp-ids = <0x03>;
			event_sw_rst_done = [00 3b];
			event_frame_done = [00 1d];
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x60>;
			interconnects = <0x59 0x40060 0x59 0x10001>;
			interconnect-names = "mml_dma";
		};

		mml_rdma1@1f804000 {
			compatible = "mediatek,mt6895-mml_rdma1";
			reg = <0x00 0x1f804000 0x00 0x1000>;
			clocks = <0x03 0x0e>;
			clock-names = "rdma1";
			mediatek,larb = <0xb4 0x01>;
			comp-ids = <0x04>;
			event_sw_rst_done = [00 3a];
			event_frame_done = [00 1c];
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x61>;
			interconnects = <0x59 0x40061 0x59 0x10001>;
			interconnect-names = "mml_dma";
		};

		mml_hdr0@1f805000 {
			compatible = "mediatek,mt6895-mml_hdr";
			reg = <0x00 0x1f805000 0x00 0x1000>;
			clocks = <0x03 0x05>;
			clock-names = "hdr0";
			comp-ids = <0x09>;
			comp-names = "hdr0";
			phandle = <0x245>;
		};

		mml_hdr1@1f806000 {
			compatible = "mediatek,mt6895-mml_hdr";
			reg = <0x00 0x1f806000 0x00 0x1000>;
			clocks = <0x03 0x10>;
			clock-names = "hdr1";
			comp-ids = <0x0a>;
			comp-names = "hdr1";
			phandle = <0x246>;
		};

		mml_aal0@1f807000 {
			compatible = "mediatek,mt6895-mml_aal0";
			reg = <0x00 0x1f807000 0x00 0x1000>;
			clocks = <0x03 0x06>;
			clock-names = "aal0";
			comp-ids = <0x0b>;
			comp-names = "aal0";
			gpr_poll = [08];
			sram_curve_base = <0x1200>;
			sram_his_base = <0x600>;
			phandle = <0x247>;
		};

		mml_aal1@1f808000 {
			compatible = "mediatek,mt6895-mml_aal1";
			reg = <0x00 0x1f808000 0x00 0x1000>;
			clocks = <0x03 0x11>;
			clock-names = "aal1";
			comp-ids = <0x0c>;
			comp-names = "aal1";
			gpr_poll = [09];
			sram_curve_base = <0x1200>;
			sram_his_base = <0x600>;
			phandle = <0x248>;
		};

		mml_rsz0@1f809000 {
			compatible = "mediatek,mt6895-mml_rsz0";
			reg = <0x00 0x1f809000 0x00 0x1000>;
			clocks = <0x03 0x07>;
			clock-names = "rsz0";
			comp-ids = <0x0d>;
			comp-names = "rsz0";
			phandle = <0x249>;
		};

		mml_rsz1@1f80a000 {
			compatible = "mediatek,mt6895-mml_rsz1";
			reg = <0x00 0x1f80a000 0x00 0x1000>;
			clocks = <0x03 0x12>;
			clock-names = "rsz1";
			comp-ids = <0x0e>;
			comp-names = "rsz1";
			phandle = <0x24a>;
		};

		mml_tdshp0@1f80b000 {
			compatible = "mediatek,mt6895-mml_tdshp\0mediatek,mml-tuning-mml_tdshp";
			reg = <0x00 0x1f80b000 0x00 0x1000>;
			clocks = <0x03 0x08>;
			clock-names = "tdshp0";
			comp-ids = <0x11>;
			comp-names = "tdshp0";
			phandle = <0x24b>;
		};

		mml_tdshp1@1f80c000 {
			compatible = "mediatek,mt6895-mml_tdshp\0mediatek,mml-tuning-mml_tdshp";
			reg = <0x00 0x1f80c000 0x00 0x1000>;
			clocks = <0x03 0x13>;
			clock-names = "tdshp1";
			comp-ids = <0x12>;
			comp-names = "tdshp1";
			phandle = <0x24c>;
		};

		mml_color0@1f80d000 {
			compatible = "mediatek,mt6895-mml_color\0mediatek,mml-tuning-mml_color";
			reg = <0x00 0x1f80d000 0x00 0x1000>;
			clocks = <0x03 0x09>;
			clock-names = "color0";
			comp-ids = <0x13>;
			comp-names = "color0";
			phandle = <0x24d>;
		};

		mml_color1@1f80e000 {
			compatible = "mediatek,mt6895-mml_color\0mediatek,mml-tuning-mml_color";
			reg = <0x00 0x1f80e000 0x00 0x1000>;
			clocks = <0x03 0x14>;
			clock-names = "color1";
			comp-ids = <0x14>;
			comp-names = "color1";
			phandle = <0x24e>;
		};

		mml_wrot0@1f80f000 {
			compatible = "mediatek,mt6895-mml_wrot";
			reg = <0x00 0x1f80f000 0x00 0x1000>;
			clocks = <0x03 0x0a>;
			clock-names = "wrot0";
			mediatek,larb = <0xb4 0x02>;
			comp-ids = <0x17>;
			comp-names = "wrot0";
			event_sw_rst_done = [00 39];
			event_frame_done = [00 15];
			event_bufa = [02 76];
			event_bufb = [02 77];
			event_buf_next = [02 78];
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x62>;
			interconnects = <0x59 0x40062 0x59 0x10001>;
			interconnect-names = "mml_dma";
			inlinerot = <0xfb 0xfc>;
			phandle = <0x24f>;
		};

		mml_wrot1@1f810000 {
			compatible = "mediatek,mt6895-mml_wrot";
			reg = <0x00 0x1f810000 0x00 0x1000>;
			clocks = <0x03 0x15>;
			clock-names = "wrot1";
			mediatek,larb = <0xb4 0x03>;
			comp-ids = <0x18>;
			comp-names = "wrot1";
			event_sw_rst_done = [00 38];
			event_frame_done = [00 14];
			event_bufa = [02 76];
			event_bufb = [02 77];
			event_buf_next = [02 78];
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x63>;
			interconnects = <0x59 0x40063 0x59 0x10001>;
			interconnect-names = "mml_dma";
			inlinerot = <0xfb 0xfc>;
			phandle = <0x250>;
		};

		mml_rsz2@1f813000 {
			compatible = "mediatek,mt6895-mml_rsz2";
			reg = <0x00 0x1f813000 0x00 0x1000>;
			clocks = <0x03 0x16>;
			clock-names = "rsz2";
			comp-ids = <0x0f>;
			comp-names = "rsz2";
			phandle = <0x251>;
		};

		mml_rsz3@1f814000 {
			compatible = "mediatek,mt6895-mml_rsz3";
			reg = <0x00 0x1f814000 0x00 0x1000>;
			clocks = <0x03 0x19>;
			clock-names = "rsz3";
			comp-ids = <0x10>;
			comp-names = "rsz3";
			phandle = <0x252>;
		};

		mml_wrot2@1f815000 {
			compatible = "mediatek,mt6895-mml_wrot";
			reg = <0x00 0x1f815000 0x00 0x1000>;
			clocks = <0x03 0x17>;
			clock-names = "wrot2";
			mediatek,larb = <0xb4 0x07>;
			comp-ids = <0x19>;
			comp-names = "wrot2";
			event_sw_rst_done = [00 37];
			event_frame_done = [00 13];
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x67>;
			interconnects = <0x59 0x40067 0x59 0x10001>;
			interconnect-names = "mml_dma";
			phandle = <0x253>;
		};

		mml_wrot3@1f816000 {
			compatible = "mediatek,mt6895-mml_wrot";
			reg = <0x00 0x1f816000 0x00 0x1000>;
			clocks = <0x03 0x1a>;
			clock-names = "wrot3";
			mediatek,larb = <0xb4 0x08>;
			comp-ids = <0x1a>;
			comp-names = "wrot3";
			event_sw_rst_done = [00 36];
			event_frame_done = [00 12];
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0xa0 0x68>;
			interconnects = <0x59 0x40068 0x59 0x10001>;
			interconnect-names = "mml_dma";
			phandle = <0x254>;
		};

		hre_top_mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0x00 0x1f817000 0x00 0x1000>;
		};

		odm {
			compatible = "simple-bus";
			phandle = <0x255>;

			rt5133_eint {
				phandle = <0x256>;
			};

			rt5133-gpio1 {
				compatible = "regulator-fixed";
				regulator-name = "rt5133-gpio1";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				vin-supply = <0x72>;
				enable-active-high;
				gpio = <0xfd 0x00 0x00>;
				phandle = <0x257>;
			};

			rt5133-gpio2 {
				compatible = "regulator-fixed";
				regulator-name = "rt5133-gpio2";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				vin-supply = <0x72>;
				enable-active-high;
				gpio = <0xfd 0x01 0x00>;
				phandle = <0x258>;
			};

			rt5133-gpio3 {
				compatible = "regulator-fixed";
				regulator-name = "rt5133-gpio3";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				vin-supply = <0x72>;
				enable-active-high;
				gpio = <0xfd 0x02 0x00>;
				phandle = <0x259>;
			};
		};

		usb0@11201000 {
			compatible = "mediatek,mtu3\0mediatek,mt6895-mtu3";
			reg = <0x00 0x11201000 0x00 0x2e00 0x00 0x11203e00 0x00 0x100>;
			reg-names = "mac\0ippc";
			vusb33-supply = <0xfe>;
			interrupts = <0x00 0x80 0x04 0x00>;
			phy-cells = <0x01>;
			phys = <0x76 0x03 0xff 0x04>;
			clocks = <0x27 0x24 0x27 0x25 0x24 0x15>;
			clock-names = "sys_ck\0host_ck\0frmcnt_ck";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,hw-req-ctrl;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			mediatek,syscon-wakeup = <0x24 0x200 0x67>;
			wakeup-source;
			usb-role-switch;
			cdp-block;
			phandle = <0x77>;

			port {

				endpoint@0 {
					remote-endpoint = <0x100>;
					phandle = <0x10e>;
				};
			};

			xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0x00 0x11200000 0x00 0x1000>;
				reg-names = "mac";
				interrupts = <0x00 0x81 0x04 0x00>;
				clocks = <0x02>;
				clock-names = "sys_ck";
				status = "okay";
				phandle = <0x13e>;
			};
		};

		usb1@11211000 {
			compatible = "mediatek,mtu3";
			reg = <0x00 0x11211000 0x00 0x2e00 0x00 0x11213e00 0x00 0x100>;
			reg-names = "mac\0ippc";
			vusb33-supply = <0xfe>;
			interrupts = <0x00 0x2bc 0x04 0x00>;
			phy-cells = <0x01>;
			phys = <0x101 0x03>;
			clocks = <0x27 0x24 0x27 0x25 0x24 0x18>;
			clock-names = "sys_ck\0host_ck\0frmcnt_ck";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,hw-req-ctrl;
			mediatek,noise-still-tr;
			usb-role-switch;
			phandle = <0x25a>;

			port {

				endpoint@0 {
					remote-endpoint = <0x102>;
					phandle = <0x10f>;
				};
			};

			xhci1@11210000 {
				compatible = "mediatek,mtk-xhci-p1";
				reg = <0x00 0x11210000 0x00 0x1000>;
				reg-names = "mac";
				interrupts = <0x00 0x2bb 0x04 0x00>;
				clocks = <0x02>;
				clock-names = "sys_ck";
				status = "okay";
				phandle = <0x25b>;
			};
		};

		usb-phy0@11e40000 {
			compatible = "mediatek,xsphy";
			reg = <0x00 0x11e43000 0x00 0x200>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			phandle = <0x25c>;

			usb2-phy0@11e40000 {
				reg = <0x00 0x11e40000 0x00 0x400>;
				clocks = <0x02>;
				clock-names = "ref";
				#phy-cells = <0x01>;
				usb2jtag = <0x89 0x02>;
				mediatek,efuse-intr = <0x26>;
				mediatek,eye-vrt = <0x02>;
				mediatek,eye-vrt-host = <0x07>;
				mediatek,discth = <0x0b>;
				phandle = <0x76>;
			};

			usb3-phy0@11e43000 {
				reg = <0x00 0x11e43400 0x00 0x500>;
				clocks = <0x02>;
				clock-names = "ref";
				#phy-cells = <0x01>;
				phandle = <0xff>;
			};
		};

		usb-phy1@11e30000 {
			compatible = "mediatek,xsphy";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			phandle = <0x25d>;

			usb2-phy1@11e30000 {
				reg = <0x00 0x11e30000 0x00 0x400>;
				clocks = <0x02>;
				clock-names = "ref";
				#phy-cells = <0x01>;
				phandle = <0x101>;
			};
		};

		usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			fpga_i2c_physical_base = <0x11d01000>;
			status = "disabled";
			phandle = <0x25e>;

			usb-phy@0 {
				chip-id = <0xa60931a>;
				port = <0x00>;
				pclk_phase = <0x17>;
				#phy-cells = <0x01>;
				phandle = <0x25f>;
			};
		};

		usb_boost_manager {
			compatible = "mediatek,usb_boost";
			interconnects = <0x45 0x13 0x45 0x00>;
			interconnect-names = "icc-bw";
			required-opps = <0x46>;
			phandle = <0x260>;
		};

		rt-pd-manager {
			compatible = "mediatek,rt-pd-manager";
			wd0_enable;
		};

		typec_mux_switch {
			compatible = "mediatek,typec_mux_switch";
			status = "okay";
			phandle = <0x261>;
		};

		usb_dp_selector@10005600 {
			compatible = "mediatek,usb_dp_selector";
			reg = <0x00 0x10005600 0x00 0x04>;
			reg-names = "usb_dp_reg";
			status = "okay";
			phandle = <0x262>;
		};

		mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
			phandle = <0x263>;
		};

		mipi_tx_config@11f70000 {
			compatible = "mediatek,mipi_tx_config0\0mediatek,mt6895-mipi-tx";
			reg = <0x00 0x11f70000 0x00 0x1000>;
			clocks = <0x02>;
			#clock-cells = <0x00>;
			#phy-cells = <0x00>;
			clock-output-names = "mipi_tx0_pll";
			phandle = <0xdd>;
		};
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		enable_check_vsys;
		phandle = <0x4f>;
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x7b>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe_charger_current = <0x2dc6c0>;
		vbat_threshold = <0x1036>;
		phandle = <0x264>;
	};

	pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <0x7b>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x265>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		gauge = <0x7b>;
		min_charger_voltage = <0x4630c0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		vsys_watt = <0x4c4b40>;
		ibus_err = <0x0e>;
		pd_stop_battery_soc = <0x50>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x266>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <0x7b>;
		min_charger_voltage = <0x4630c0>;
		pe40_stop_battery_soc = <0x50>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		ibus_err = <0x0e>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x267>;
	};

	pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <0x7b>;
		polling_interval = <0x2710>;
		ta_cv_ss_repeat_tmin = <0x19>;
		vbat_cv = <0x10fe>;
		start_soc_min = <0x00>;
		start_soc_max = <0x50>;
		start_vbat_max = <0x10cc>;
		idvchg_term = <0x1f4>;
		idvchg_step = <0x32>;
		ita_level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		rcable_level = <0xfa 0x12c 0x177 0x1f4>;
		ita_level_dual = <0x1388 0xe74 0xd48 0xbb8>;
		rcable_level_dual = <0xe6 0x15e 0x1c2 0x226>;
		idvchg_ss_init = <0x3e8>;
		idvchg_ss_step = <0xfa>;
		idvchg_ss_step1 = <0x64>;
		idvchg_ss_step2 = <0x32>;
		idvchg_ss_step1_vbat = <0xfa0>;
		idvchg_ss_step2_vbat = <0x1068>;
		ta_blanking = <0x190>;
		swchg_aicr = <0x00>;
		swchg_ichg = <0x4b0>;
		swchg_aicr_ss_init = <0x190>;
		swchg_aicr_ss_step = <0xc8>;
		swchg_off_vbat = <0x109a>;
		force_ta_cv_vbat = <0x109a>;
		chg_time_max = <0x1518>;
		tta_level_def = <0x00 0x00 0x00 0x00 0x19 0x32 0x3c 0x46 0x50>;
		tta_curlmt = <0x00 0x00 0x00 0x00 0x00 0x12c 0x258 0x384 0xffffffff>;
		tta_recovery_area = <0x03>;
		tbat_level_def = <0x00 0x00 0x00 0x05 0x19 0x28 0x2b 0x2e 0x32>;
		tbat_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x00 0x258 0x384 0x41a 0xffffffff>;
		tbat_recovery_area = <0x03>;
		tdvchg_level_def = <0x00 0x00 0x00 0x05 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x00 0x12c 0x258 0x384 0xffffffff>;
		tdvchg_recovery_area = <0x03>;
		tswchg_level_def = <0x00 0x00 0x00 0x05 0x19 0x41 0x46 0x4b 0x50>;
		tswchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x00 0xc8 0x12c 0x190 0xffffffff>;
		tswchg_recovery_area = <0x03>;
		ifod_threshold = <0xc8>;
		rsw_min = <0x14>;
		ircmp_rbat = <0x28>;
		ircmp_vclamp = <0x00>;
		vta_cap_min = <0x1a90>;
		vta_cap_max = <0x2af8>;
		ita_cap_min = <0x3e8>;
		support_ta = "pca_ta_pps\0pd_adapter";
		allow_not_check_ta_status;
		vbat_threshold = <0x1036>;
		phandle = <0x268>;
	};

	charger {
		compatible = "mediatek,charger";
		gauge = <0x7b>;
		charger = <0x78>;
		bootmode = <0x75>;
		algorithm_name = "Basic";
		charger_configuration = <0x00>;
		battery_cv = <0x43e6d0>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		enable_vbat_mon = <0x01>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0xfffffff6>;
		min_charge_temp_plus_x_degree = <0x02>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3a>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		enable_dynamic_mivr;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x1b7740>;
		enable_fast_charging_indicator;
		phandle = <0x269>;
	};

	xagapro_charger {
		compatible = "mediatek,xagapro_charger";
		gauge = <0x7b>;
		charger = <0x78>;
		bootmode = <0x75>;
		algorithm_name = "Basic";
		charger_configuration = <0x00>;
		battery_cv = <0x43e6d0>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		enable_vbat_mon = <0x01>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0xfffffff6>;
		min_charge_temp_plus_x_degree = <0x02>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3a>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		enable_dynamic_mivr;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x1b7740>;
		enable_fast_charging_indicator;
		phandle = <0x26a>;
	};

	fm@18000000 {
		compatible = "mediatek,fm";
		family-id = <0x6983>;
		host-id = <0x6895>;
		conn-id = <0x205>;
		interrupts = <0x00 0x2f7 0x04 0x00>;
		phandle = <0x26b>;
	};

	connfem@18000000 {
		compatible = "mediatek,mt6895-connfem";
		pinctrl-names = "wlan7207h_wlan7207c\0wlan7207h_wlan7205c\0qm42195_qm45197";
		pinctrl-0 = <0x103 0x104 0x105 0x106>;
		pinctrl-1 = <0x103 0x104 0x107 0x108>;
		pinctrl-2 = <0x109 0x10a 0x10b 0x10c>;
		phandle = <0x26c>;

		nofem {
			vid = <0x00>;
			pid = <0x00>;
			phandle = <0x26d>;
		};

		wlan7207h {
			vid = <0x02>;
			pid = <0x04>;
			phandle = <0x26e>;
		};

		wlan7205c {
			vid = <0x02>;
			pid = <0x05>;
			phandle = <0x26f>;
		};

		wlan7207c {
			vid = <0x02>;
			pid = <0x07>;
			phandle = <0x270>;
		};

		qm42195 {
			vid = <0x03>;
			pid = <0x01>;
			phandle = <0x271>;
		};

		qm45197 {
			vid = <0x03>;
			pid = <0x02>;
			phandle = <0x272>;
		};
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x100 0x00 0x11300b00 0x00 0x80 0x00 0x11300b80 0x00 0x80>;
		interrupts = <0x00 0xca 0x04 0x00 0x00 0xb3 0x04 0x00 0x00 0xb4 0x04 0x00>;
		clocks = <0x24 0x09 0x24 0x14>;
		clock-names = "btifc\0apdmac";
		phandle = <0x13d>;
	};

	consys@18000000 {
		compatible = "mediatek,mt6895-consys";
		#thermal-sensor-cells = <0x00>;
		reg = <0x00 0x10001000 0x00 0xee4 0x00 0x10005000 0x00 0xa78 0x00 0x11c30000 0x00 0xa14 0x00 0x11ea0000 0x00 0xa04 0x00 0x18000000 0x00 0x470 0x00 0x18001000 0x00 0x658 0x00 0x18003000 0x00 0x204 0x00 0x1800e000 0x00 0x124 0x00 0x18011000 0x00 0x138 0x00 0x18012000 0x00 0x98 0x00 0x18020000 0x00 0x4c 0x00 0x18023000 0x00 0xe28 0x00 0x1803b000 0x00 0x18 0x00 0x18040000 0x00 0x2c 0x00 0x18041000 0x00 0x128 0x00 0x18042000 0x00 0x324 0x00 0x1804b000 0x00 0x414 0x00 0x1804d000 0x00 0x41c 0x00 0x1804f000 0x00 0x148 0x00 0x18053800 0x00 0x1000 0x00 0x18060000 0x00 0xc08 0x00 0x18070000 0x00 0x8004 0x00 0x1c001000 0x00 0xfb0 0x00 0x1c007000 0x00 0x51c>;
		power-domains = <0x04 0x01>;
		emi-addr = <0x00>;
		emi-size = <0x7e0000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;
		tcxo_support = "false";
		scp-shm-addr = <0x00>;
		scp-shm-size = <0x20000>;
		phandle = <0x6d>;
	};

	bt@18000000 {
		compatible = "mediatek,bt";
		flavor_bin = "b_t";
		reg = <0x00 0x18000000 0x00 0x1000 0x00 0x18001000 0x00 0x1000 0x00 0x18051000 0x00 0x1000 0x00 0x18060000 0x00 0x1000 0x00 0x18800000 0x00 0x1000 0x00 0x18812000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		interrupts = <0x00 0x20b 0x04 0x00 0x00 0x21a 0x04 0x00 0x00 0x20c 0x04 0x00>;
		phandle = <0x13c>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x700000>;
		interrupts = <0x00 0x20a 0x04 0x00 0x00 0x219 0x04 0x00>;
		flavor_bin = "b_t";
		emi-addr = <0x00>;
		emi-size = <0x1400000>;
		emi-alignment = <0x1000000>;
		emi-max-addr = <0xc0000000>;
		phandle = <0x273>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <0x10d>;
		vbus-voltage = <0x4c4b40>;
		vbus-current = <0x1b7740>;
		charger = <0x78>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <0x01>;
		phandle = <0x274>;

		port {

			endpoint@0 {
				remote-endpoint = <0x10e>;
				phandle = <0x100>;
			};
		};
	};

	extcon_usb1 {
		compatible = "mediatek,extcon-usb";
		phandle = <0x275>;

		port {

			endpoint@0 {
				remote-endpoint = <0x10f>;
				phandle = <0x102>;
			};
		};
	};

	protected-memory-allocator {
		compatible = "arm,protected-memory-allocator";
		reg = <0x00 0x13c40000 0x00 0x22000>;
		reg-names = "gpueb_base";
		gpr_offset = <0x1fd1c>;
		gpr_id = <0x06>;
		gmpu_table_size = <0x400000>;
		protected_reserve_size = <0x1000000>;
		phandle = <0x110>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x480000>;
		interrupts = <0x00 0x200 0x04 0x00 0x00 0x201 0x04 0x00 0x00 0x202 0x04 0x00 0x00 0x203 0x04 0x00 0x00 0x204 0x04 0x00>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		protected-memory-allocator = <0x110>;
		operating-points-v2 = <0x111>;
		#cooling-cells = <0x02>;
		ged-supply = <0x112>;
		phandle = <0x276>;
	};

	camisp@1a000000 {
		compatible = "mediatek,camisp";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		reg-names = "base";
		mediatek,ccd = <0x113>;
		power-domains = <0x04 0x0c>;
		operating-points-v2 = <0x114>;
		dvfs-vmm-supply = <0xe2>;
		mux_name = "cam";
		clk_src = "TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D4";
		clocks = <0x27 0x48 0x27 0x69 0x27 0x7d 0x27 0x83 0x27 0x68 0x27 0x7c>;
		clock-names = "cam\0TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D4";
		phandle = <0x277>;
	};

	remoteproc_ccd@1a030000 {
		compatible = "mediatek,ccd";
		reg = <0x00 0x1a030000 0x00 0x10000>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0xa0 0x200 0xa0 0x201 0xa0 0x202 0xa0 0x203 0xa0 0x204 0xa0 0x205 0xa0 0x206 0xa0 0x207 0xa0 0x208 0xa0 0x209 0xa0 0x20a 0xa0 0x20b 0xa0 0x20c 0xa0 0x20d 0xa0 0x20e 0xa0 0x20f 0xa0 0x210>;
		phandle = <0x113>;

		msg_dev {
			mtk,rpmsg-name = "mtk_ccd_msgdev";
		};
	};

	cam_raw_a@1a030000 {
		compatible = "mediatek,cam-raw";
		reg = <0x00 0x1a030000 0x00 0x8000 0x00 0x1a038000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,cam-id = <0x00>;
		mediatek,larbs = <0xba>;
		interrupts = <0x00 0x1ac 0x04 0x00>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x0f 0x03 0x0f 0x01 0x0f 0x02 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "camsys_cam2mm0_cgpdn\0camsys_cam2mm1_cgpdn\0camsys_cam2sys_cgpdn\0camsys_cam_cgpdn\0camsys_camtg_cgpdn\0camsys_rawa_larbx_cgpdn\0camsys_rawa_cam_cgpdn\0camsys_rawa_camtg_cgpdn\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		iommus = <0xa0 0x200 0xa0 0x201 0xa0 0x202 0xa0 0x203 0xa0 0x204 0xa0 0x205 0xa0 0x206 0xa0 0x207 0xa0 0x208 0xa0 0x209 0xa0 0x20a 0xa0 0x20b 0xa0 0x20c 0xa0 0x20d 0xa0 0x20e 0xa0 0x20f 0xa0 0x210>;
		interconnects = <0x59 0x40200 0x59 0x10001 0x59 0x40201 0x59 0x10001 0x59 0x40202 0x59 0x10001 0x59 0x40203 0x59 0x10001 0x59 0x40204 0x59 0x10001 0x59 0x40205 0x59 0x10001 0x59 0x40206 0x59 0x10001 0x59 0x40207 0x59 0x10001 0x59 0x40208 0x59 0x10001 0x59 0x40209 0x59 0x10001 0x59 0x4020a 0x59 0x10001 0x59 0x4020b 0x59 0x10001 0x59 0x4020c 0x59 0x10001 0x59 0x4020d 0x59 0x10001 0x59 0x4020e 0x59 0x10001 0x59 0x4020f 0x59 0x10001 0x59 0x40210 0x59 0x10001>;
		interconnect-names = "l16_imgo_r1\0l16_cqi_r1\0l16_cqi_r2\0l16_bpci_r1\0l16_lsci_r1\0l16_rawi_r2\0l16_rawi_r3\0l16_ufdi_r2\0l16_ufdi_r3\0l16_rawi_r4\0l16_rawi_r5\0l16_aai_r1\0l16_udfi_r5\0l16_fho_r1\0l16_aao_r1\0l16_tsfso_r1\0l16_flko_r1";
	};

	cam_yuv_a@1a050000 {
		compatible = "mediatek,cam-yuv";
		reg = <0x00 0x1a050000 0x00 0x8000 0x00 0x1a058000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,cam-id = <0x00>;
		mediatek,larbs = <0xbb>;
		interrupts = <0x00 0x1ad 0x04 0x00>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x0e 0x03 0x0e 0x01 0x0e 0x02>;
		clock-names = "camsys_cam2mm0_cgpdn\0camsys_cam2mm1_cgpdn\0camsys_cam2sys_cgpdn\0camsys_yuva_larbx_cgpdn\0camsys_yuva_cam_cgpdn\0camsys_yuva_camtg_cgpdn";
		iommus = <0xa0 0x220 0xa0 0x221 0xa0 0x222 0xa0 0x223 0xa0 0x224 0xa0 0x225 0xa0 0x226>;
		interconnects = <0x59 0x40220 0x59 0x10001 0x59 0x40221 0x59 0x10001 0x59 0x40222 0x59 0x10001 0x59 0x40223 0x59 0x10001 0x59 0x40224 0x59 0x10001 0x59 0x40225 0x59 0x10001 0x59 0x40226 0x59 0x10001>;
		interconnect-names = "l17_yuvo_r1\0l17_yuvo_r3\0l17_yuvco_r1\0l17_yuvo_r2\0l17_rzh1n2to_r1\0l17_drzs4no_r1\0l17_tncso_r1";
	};

	cam_raw_b@1a070000 {
		compatible = "mediatek,cam-raw";
		reg = <0x00 0x1a070000 0x00 0x8000 0x00 0x1a078000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,cam-id = <0x01>;
		mediatek,larbs = <0xac>;
		interrupts = <0x00 0x1ae 0x04 0x00>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x0d 0x03 0x0d 0x01 0x0d 0x02 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "camsys_cam2mm0_cgpdn\0camsys_cam2mm1_cgpdn\0camsys_cam2sys_cgpdn\0camsys_cam_cgpdn\0camsys_camtg_cgpdn\0camsys_rawb_larbx_cgpdn\0camsys_rawb_cam_cgpdn\0camsys_rawb_camtg_cgpdn\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		iommus = <0x58 0x360 0x58 0x361 0x58 0x362 0x58 0x363 0x58 0x364 0x58 0x365 0x58 0x366 0x58 0x367 0x58 0x368 0x58 0x369 0x58 0x36a 0x58 0x36b 0x58 0x36c 0x58 0x36d 0x58 0x36e 0x58 0x36f 0x58 0x370>;
		interconnects = <0x59 0x40360 0x59 0x10000 0x59 0x40361 0x59 0x10000 0x59 0x40362 0x59 0x10000 0x59 0x40363 0x59 0x10000 0x59 0x40364 0x59 0x10000 0x59 0x40365 0x59 0x10000 0x59 0x40366 0x59 0x10000 0x59 0x40367 0x59 0x10000 0x59 0x40368 0x59 0x10000 0x59 0x40369 0x59 0x10000 0x59 0x4036a 0x59 0x10000 0x59 0x4036b 0x59 0x10000 0x59 0x4036c 0x59 0x10000 0x59 0x4036d 0x59 0x10000 0x59 0x4036e 0x59 0x10000 0x59 0x4036f 0x59 0x10000 0x59 0x40370 0x59 0x10000>;
		interconnect-names = "l27_imgo_r1\0l27_cqi_r1\0l27_cqi_r2\0l27_bpci_r1\0l27_lsci_r1\0l27_rawi_r2\0l27_rawi_r3\0l27_ufdi_r2\0l27_ufdi_r3\0l27_rawi_r4\0l27_rawi_r5\0l27_aai_r1\0l27_ufdi_r5\0l27_fho_r1\0l27_aao_r1\0l27_tsfso_r1\0l27_flko_r1";
	};

	cam_yuv_b@1a090000 {
		compatible = "mediatek,cam-yuv";
		reg = <0x00 0x1a090000 0x00 0x8000 0x00 0x1a098000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,cam-id = <0x01>;
		mediatek,larbs = <0xad>;
		interrupts = <0x00 0x1af 0x04 0x00>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x0c 0x03 0x0c 0x01 0x0c 0x02>;
		clock-names = "camsys_cam2mm0_cgpdn\0camsys_cam2mm1_cgpdn\0camsys_cam2sys_cgpdn\0camsys_yuvb_larbx_cgpdn\0camsys_yuvb_cam_cgpdn\0camsys_yuvb_camtg_cgpdn";
		iommus = <0x58 0x3a0 0x58 0x3a1 0x58 0x3a2 0x58 0x3a3 0x58 0x3a4 0x58 0x3a5 0x58 0x3a6>;
		interconnects = <0x59 0x403a0 0x59 0x10000 0x59 0x403a1 0x59 0x10000 0x59 0x403a2 0x59 0x10000 0x59 0x403a3 0x59 0x10000 0x59 0x403a4 0x59 0x10000 0x59 0x403a5 0x59 0x10000 0x59 0x403a6 0x59 0x10000>;
		interconnect-names = "l29_yuvo_r1\0l29_yuvo_r3\0l29_yuvco_r1\0l29_yuvo_r2\0l29_rzh1n2to_r1\0l29_drzs4no_r1\0l29_tncso_r1";
	};

	cam_raw_c@1a0b0000 {
		compatible = "mediatek,cam-raw";
		reg = <0x00 0x1a0b0000 0x00 0x8000 0x00 0x1a0b8000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,cam-id = <0x02>;
		mediatek,larbs = <0xc0>;
		interrupts = <0x00 0x1b0 0x04 0x00>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x0b 0x03 0x0b 0x01 0x0b 0x02 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "camsys_cam2mm0_cgpdn\0camsys_cam2mm1_cgpdn\0camsys_cam2sys_cgpdn\0camsys_cam_cgpdn\0camsys_camtg_cgpdn\0camsys_rawc_larbx_cgpdn\0camsys_rawc_cam_cgpdn\0camsys_rawc_camtg_cgpdn\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		iommus = <0xa0 0x380 0xa0 0x381 0xa0 0x382 0xa0 0x383 0xa0 0x384 0xa0 0x385 0xa0 0x386 0xa0 0x387 0xa0 0x388 0xa0 0x389 0xa0 0x38a 0xa0 0x38b 0xa0 0x38c 0xa0 0x38d 0xa0 0x38e 0xa0 0x38f 0xa0 0x390>;
		interconnects = <0x59 0x40380 0x59 0x10001 0x59 0x40381 0x59 0x10001 0x59 0x40382 0x59 0x10001 0x59 0x40383 0x59 0x10001 0x59 0x40384 0x59 0x10001 0x59 0x40385 0x59 0x10001 0x59 0x40386 0x59 0x10001 0x59 0x40387 0x59 0x10001 0x59 0x40388 0x59 0x10001 0x59 0x40389 0x59 0x10001 0x59 0x4038a 0x59 0x10001 0x59 0x4038b 0x59 0x10001 0x59 0x4038c 0x59 0x10001 0x59 0x4038d 0x59 0x10001 0x59 0x4038e 0x59 0x10001 0x59 0x4038f 0x59 0x10001 0x59 0x40390 0x59 0x10001>;
		interconnect-names = "l28_imgo_r1\0l28_cqi_r1\0l28_cqi_r2\0l28_bpci_r1\0l28_lsci_r1\0l28_rawi_r2\0l28_rawi_r3\0l28_ufdi_r2\0l28_ufdi_r3\0l28_rawi_r4\0l28_rawi_r5\0l28_aai_r1\0l28_ufdi_r5\0l28_fho_r1\0l28_aao_r1\0l28_tsfso_r1\0l28_flko_r1";
	};

	cam_yuv_c@1a0d0000 {
		compatible = "mediatek,cam-yuv";
		reg = <0x00 0x1a0d0000 0x00 0x8000 0x00 0x1a0d8000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,cam-id = <0x02>;
		mediatek,larbs = <0xae>;
		interrupts = <0x00 0x1b1 0x04 0x00>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x0a 0x03 0x0a 0x01 0x0a 0x02>;
		clock-names = "camsys_cam2mm0_cgpdn\0camsys_cam2mm1_cgpdn\0camsys_cam2sys_cgpdn\0camsys_yuvc_larbx_cgpdn\0camsys_yuvc_cam_cgpdn\0camsys_yuvc_camtg_cgpdn";
		iommus = <0x58 0x3c0 0x58 0x3c1 0x58 0x3c2 0x58 0x3c3 0x58 0x3c4 0x58 0x3c5 0x58 0x3c6>;
		interconnects = <0x59 0x403c0 0x59 0x10000 0x59 0x403c1 0x59 0x10000 0x59 0x403c2 0x59 0x10000 0x59 0x403c3 0x59 0x10000 0x59 0x403c4 0x59 0x10000 0x59 0x403c5 0x59 0x10000 0x59 0x403c6 0x59 0x10000>;
		interconnect-names = "l30_yuvo_r1\0l30_yuvo_r3\0l30_yuvco_r1\0l30_yuvo_r2\0l30_rzh1n2to_r1\0l30_drzs4no_r1\0l30_tncso_r1";
	};

	opp-table0 {
		compatible = "operating-points-v2";
		phandle = <0x111>;

		opp00 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0xc042c>;
		};

		opp01 {
			opp-hz = <0x00 0x33428f00>;
			opp-microvolt = <0xb71b0>;
		};

		opp02 {
			opp-hz = <0x00 0x32c87d00>;
			opp-microvolt = <0xb5946>;
		};

		opp03 {
			opp-hz = <0x00 0x325dad40>;
			opp-microvolt = <0xb40dc>;
		};

		opp04 {
			opp-hz = <0x00 0x31e39b40>;
			opp-microvolt = <0xb2872>;
		};

		opp05 {
			opp-hz = <0x00 0x3178cb80>;
			opp-microvolt = <0xb1008>;
		};

		opp06 {
			opp-hz = <0x00 0x30feb980>;
			opp-microvolt = <0xaf79e>;
		};

		opp07 {
			opp-hz = <0x00 0x3093e9c0>;
			opp-microvolt = <0xadf34>;
		};

		opp08 {
			opp-hz = <0x00 0x3019d7c0>;
			opp-microvolt = <0xac6ca>;
		};

		opp09 {
			opp-hz = <0x00 0x2faf0800>;
			opp-microvolt = <0xaae60>;
		};

		opp10 {
			opp-hz = <0x00 0x2e130b40>;
			opp-microvolt = <0xa95f6>;
		};

		opp11 {
			opp-hz = <0x00 0x2c8650c0>;
			opp-microvolt = <0xa7d8c>;
		};

		opp12 {
			opp-hz = <0x00 0x2af99640>;
			opp-microvolt = <0xa6522>;
		};

		opp13 {
			opp-hz = <0x00 0x296cdbc0>;
			opp-microvolt = <0xa4cb8>;
		};

		opp14 {
			opp-hz = <0x00 0x27d0df00>;
			opp-microvolt = <0xa344e>;
		};

		opp15 {
			opp-hz = <0x00 0x26442480>;
			opp-microvolt = <0xa1be4>;
		};

		opp16 {
			opp-hz = <0x00 0x24b76a00>;
			opp-microvolt = <0xa037a>;
		};

		opp17 {
			opp-hz = <0x00 0x232aaf80>;
			opp-microvolt = <0x9eb10>;
		};

		opp18 {
			opp-hz = <0x00 0x22180700>;
			opp-microvolt = <0x9d2a6>;
		};

		opp19 {
			opp-hz = <0x00 0x2114a0c0>;
			opp-microvolt = <0x9ba3c>;
		};

		opp20 {
			opp-hz = <0x00 0x20113a80>;
			opp-microvolt = <0x9a1d2>;
		};

		opp21 {
			opp-hz = <0x00 0x1f0dd440>;
			opp-microvolt = <0x98968>;
		};

		opp22 {
			opp-hz = <0x00 0x1e0a6e00>;
			opp-microvolt = <0x970fe>;
		};

		opp23 {
			opp-hz = <0x00 0x1d0707c0>;
			opp-microvolt = <0x95894>;
		};

		opp24 {
			opp-hz = <0x00 0x1c03a180>;
			opp-microvolt = <0x9402a>;
		};

		opp25 {
			opp-hz = <0x00 0x1b003b40>;
			opp-microvolt = <0x927c0>;
		};

		opp26 {
			opp-hz = <0x00 0x19fcd500>;
			opp-microvolt = <0x90f56>;
		};

		opp27 {
			opp-hz = <0x00 0x18f96ec0>;
			opp-microvolt = <0x8f6ec>;
		};

		opp28 {
			opp-hz = <0x00 0x17f60880>;
			opp-microvolt = <0x8de82>;
		};

		opp29 {
			opp-hz = <0x00 0x16f2a240>;
			opp-microvolt = <0x8c618>;
		};

		opp30 {
			opp-hz = <0x00 0x15ef3c00>;
			opp-microvolt = <0x8adae>;
		};

		opp31 {
			opp-hz = <0x00 0x14ebd5c0>;
			opp-microvolt = <0x89544>;
		};

		opp32 {
			opp-hz = <0x00 0x13e86f80>;
			opp-microvolt = <0x87cda>;
		};

		opp33 {
			opp-hz = <0x00 0x12e50940>;
			opp-microvolt = <0x86470>;
		};

		opp34 {
			opp-hz = <0x00 0x121eac00>;
			opp-microvolt = <0x84c06>;
		};

		opp35 {
			opp-hz = <0x00 0x11679100>;
			opp-microvolt = <0x8339c>;
		};

		opp36 {
			opp-hz = <0x00 0x10b07600>;
			opp-microvolt = <0x81b32>;
		};

		opp37 {
			opp-hz = <0x00 0xff95b00>;
			opp-microvolt = <0x802c8>;
		};

		opp38 {
			opp-hz = <0x00 0xf32fdc0>;
			opp-microvolt = <0x7ea5e>;
		};

		opp39 {
			opp-hz = <0x00 0xe7be2c0>;
			opp-microvolt = <0x7d1f4>;
		};

		opp40 {
			opp-hz = <0x00 0xdc4c7c0>;
			opp-microvolt = <0x7b98a>;
		};

		opp41 {
			opp-hz = <0x00 0xd0dacc0>;
			opp-microvolt = <0x7a120>;
		};
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		reg = <0x00 0x13fa0000 0x00 0x400 0x00 0x13fa0c00 0x00 0x400 0x00 0x13fbf000 0x00 0x1000 0x00 0x13f90000 0x00 0x10000 0x00 0x1c001000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x1021c000 0x00 0x1000 0x00 0x1021e000 0x00 0x1000 0x00 0x10270000 0x00 0x1000 0x00 0x1030e000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10023000 0x00 0x1000 0x00 0x1002b000 0x00 0x1000 0x00 0x10042000 0x00 0x1000 0x00 0x11f10000 0x00 0x1000 0x00 0x13fb9c00 0x00 0x100 0x00 0x13fb6000 0x00 0x1000>;
		reg-names = "mfg_pll\0mfgsc_pll\0mfg_top_config\0mfg_rpc\0sleep\0topckgen\0nth_emicfg_reg\0sth_emicfg_reg\0nth_emicfg_ao_mem_reg\0sth_emicfg_ao_mem_reg\0infracfg_ao\0infra_ao_debug_ctrl\0infra_ao1_debug_ctrl\0nth_emi_ao_debug_ctrl\0efuse\0mfg_cpe_control\0mfg_cpe_sensor";
		power-domains = <0x04 0x1b 0x04 0x1c 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x24 0x04 0x25 0x04 0x26>;
		power-domain-names = "pd_mfg1\0pd_mfg2\0pd_mfg3\0pd_mfg4\0pd_mfg5\0pd_mfg6\0pd_mfg7\0pd_mfg8\0pd_mfg9\0pd_mfg10\0pd_mfg11\0pd_mfg12";
		_vcore-supply = <0x6f>;
		_dvfsrc-supply = <0x70>;
		_vstack-supply = <0x115>;
		_vsram-supply = <0x116>;
		nvmem-cells = <0xda>;
		nvmem-cell-names = "efuse_segment_cell";
		gpufreq_wrapper-supply = <0x117>;
		phandle = <0x118>;
	};

	gpufreq_wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <0x02>;
		dual-buck = <0x01>;
		gpueb-support = <0x01>;
		phandle = <0x117>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x118>;
		phandle = <0x112>;
	};

	efuse@11f10000 {
		compatible = "mediatek,devinfo";
		reg = <0x00 0x11f10000 0x00 0x10000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x278>;

		segment@78 {
			reg = <0x78 0x04>;
			phandle = <0xda>;
		};

		data1 {
			reg = <0x1d4 0x0c>;
			phandle = <0x11a>;
		};

		data2 {
			reg = <0x2f8 0x50>;
			phandle = <0x11b>;
		};

		data3 {
			reg = <0x2d4 0x14>;
			phandle = <0x11c>;
		};

		lkg {
			reg = <0x218 0x18>;
			phandle = <0x60>;
		};
	};

	lvts@10315000 {
		compatible = "mediatek,mt6895-lvts";
		#thermal-sensor-cells = <0x01>;
		reg = <0x00 0x10315000 0x00 0x1000 0x00 0x10316000 0x00 0x1000>;
		interrupts = <0x00 0xd5 0x04 0x00 0x00 0xd6 0x04 0x00>;
		clocks = <0x25 0x00>;
		clock-names = "lvts_clk";
		resets = <0x119 0x00 0x119 0x01>;
		nvmem-cells = <0x11a 0x11b 0x11c>;
		nvmem-cell-names = "e_data1\0e_data2\0e_data3";
		phandle = <0x11d>;
	};

	thermal-ntc1 {
		compatible = "mediatek,mt6895-board-ntc";
		#thermal-sensor-cells = <0x00>;
		reg = <0x00 0x1c8050d4 0x00 0x04>;
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x00 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
		phandle = <0x11e>;
	};

	thermal-ntc2 {
		compatible = "mediatek,mt6895-board-ntc";
		#thermal-sensor-cells = <0x00>;
		reg = <0x00 0x1c8050d8 0x00 0x04>;
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x00 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
		phandle = <0x11f>;
	};

	thermal-ntc3 {
		compatible = "mediatek,mt6895-board-ntc";
		#thermal-sensor-cells = <0x00>;
		reg = <0x00 0x1c8050dc 0x00 0x04>;
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x00 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
		phandle = <0x120>;
	};

	thermal-ntc4 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x52 0x313>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x00 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
		phandle = <0x279>;
	};

	thermal-ntc5 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x52 0x314>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x00 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
		phandle = <0x27a>;
	};

	thermal-ntc6 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x66 0x16>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x00 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
		phandle = <0x27b>;
	};

	thermal-ntc7 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x66 0x17>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x00 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
		phandle = <0x27c>;
	};

	thermal-ntc8 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x66 0x15>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x00 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
		phandle = <0x27d>;
	};

	thermal-ntc9 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x66 0x18>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x00 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
		phandle = <0x27e>;
	};

	thermal-ntc10 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0x00>;
		io-channels = <0x73 0x0a>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <0xffff63c0 0x1b4ff0 0xffff67a8 0x1b4d24 0xffff6b90 0x1b4a26 0xffff6f78 0x1b46e2 0xffff7360 0x1b4367 0xffff7748 0x1b3fca 0xffff7b30 0x1b3be1 0xffff7f18 0x1b37c4 0xffff8300 0x1b3369 0xffff86e8 0x1b2eb8 0xffff8ad0 0x1b29d0 0xffff8eb8 0x1b24db 0xffff92a0 0x1b1f0b 0xffff9688 0x1b1937 0xffff9a70 0x1b1307 0xffff9e58 0x1b0c6c 0xffffa240 0x1b057b 0xffffa628 0x1afe2a 0xffffaa10 0x1af669 0xffffadf8 0x1aeee2 0xffffb1e0 0x1ae595 0xffffb5c8 0x1add86 0xffffb9b0 0x1ad288 0xffffbd98 0x1ac858 0xffffc180 0x1abdce 0xffffc568 0x1ab299 0xffffc950 0x1aa7e2 0xffffcd38 0x1a9a38 0xffffd120 0x1a8d50 0xffffd508 0x1a7f82 0xffffd8f0 0x1a7114 0xffffdcd8 0x1a6218 0xffffe0c0 0x1a5335 0xffffe4a8 0x1a4303 0xffffe890 0x1a3147 0xffffec78 0x1a2006 0xfffff060 0x1a0abb 0xfffff448 0x19f6b7 0xfffff830 0x19e199 0xfffffc18 0x19cb65 0x00 0x19b6e8 0x3e8 0x199e93 0x7d0 0x198596 0xbb8 0x196c01 0xfa0 0x1951e6 0x1388 0x193632 0x1770 0x191a12 0x1b58 0x18fa9a 0x1f40 0x18dbc6 0x2328 0x18be8f 0x2710 0x189bed 0x2af8 0x187706 0x2ee0 0x185308 0x32c8 0x182d87 0x36b0 0x180775 0x3a98 0x17df3d 0x3e80 0x17b6dd 0x4268 0x178e3b 0x4650 0x176201 0x4a38 0x173519 0x4e20 0x170b85 0x5208 0x16d916 0x55f0 0x16a72c 0x59d8 0x167680 0x5dc0 0x163161 0x61a8 0x15fd80 0x6590 0x15c8c0 0x6978 0x159408 0x6d60 0x155a60 0x7148 0x1521db 0x7530 0x14e8a6 0x7918 0x14af0d 0x7d00 0x147070 0x80e8 0x1432e4 0x84d0 0x13f56d 0x88b8 0x13b87c 0x8ca0 0x137698 0x9088 0x133859 0x9470 0x12f37e 0x9858 0x12b0a4 0x9c40 0x126d8b 0xa028 0x122bd3 0xa410 0x11ed18 0xa7f8 0x11a873 0xabe0 0x115a1a 0xafc8 0x1113b3 0xb3b0 0x10ccc6 0xb798 0x1086e5 0xbb80 0x103f3b 0xbf68 0xff844 0xc350 0xfb156 0xc738 0xf6a2c 0xcb20 0xf2269 0xcf08 0xedb68 0xd2f0 0xe943f 0xd6d8 0xe4d1f 0xdac0 0xe063f 0xdea8 0xdc08f 0xe290 0xd7aeb 0xe678 0xd34bf 0xea60 0xceeee 0xee48 0xcaa80 0xf230 0xc660d 0xf618 0xc245e 0xfa00 0xbe069 0xfde8 0xb9dd1 0x101d0 0xb5cda 0x105b8 0xb1cc7 0x109a0 0xadcbf 0x10d88 0xa9efb 0x11170 0xa5f64 0x11558 0xa2266 0x11940 0x9e5fe 0x11d28 0x9aa4c 0x12110 0x970a5 0x124f8 0x93941 0x128e0 0x8ff3e 0x12cc8 0x8ca4e 0x130b0 0x89180 0x13498 0x85ccc 0x13880 0x826ef 0x13c68 0x7f2ba 0x14050 0x7beb7 0x14438 0x78ef4 0x14820 0x75f09 0x14c08 0x72e35 0x14ff0 0x700af 0x153d8 0x6d1b6 0x157c0 0x6a5f3 0x15ba8 0x67af1 0x15f90 0x64e65 0x16378 0x62588 0x16760 0x5fd99 0x16b48 0x5d461 0x16f30 0x5ae17 0x17318 0x588b6 0x17700 0x5641a 0x17ae8 0x53ea5 0x17ed0 0x51baf 0x182b8 0x4f99d 0x186a0 0x4d8ac 0x18a88 0x4b851 0x18e70 0x49893 0x19258 0x47818 0x19640 0x45a73 0x19a28 0x43d83 0x19e10 0x42017 0x1a1f8 0x404a3 0x1a5e0 0x3e959 0x1a9c8 0x3cf47 0x1adb0 0x3b567 0x1b198 0x39ccb 0x1b580 0x38434 0x1b968 0x36c7f 0x1bd50 0x355b1 0x1c138 0x33f61 0x1c520 0x32991 0x1c908 0x31445 0x1ccf0 0x2fff2 0x1d0d8 0x2ebf0 0x1d4c0 0x2d87c 0x1d8a8 0x2c5d3 0x1dc90 0x2b349 0x1e078 0x2a205 0x1e460 0x28ff6 0x1e848 0x27fe7>;
		phandle = <0x27f>;
	};

	thermal-tsx {
		compatible = "mediatek,mt6895-tsx-ntc";
		#thermal-sensor-cells = <0x00>;
		reg = <0x00 0x1c8050cc 0x00 0x04>;
		temperature-lookup-table = <0xffff63c0 0x512cd5 0xffff67a8 0x4b186a 0xffff6b90 0x458458 0xffff6f78 0x406521 0xffff7360 0x3bb062 0xffff7748 0x375cb6 0xffff7b30 0x33619c 0xffff7f18 0x2fb760 0xffff8300 0x2c5708 0xffff86e8 0x293a3d 0xffff8ad0 0x265b42 0xffff8eb8 0x23b4dc 0xffff92a0 0x21424e 0xffff9688 0x1eff46 0xffff9a70 0x1ce7d6 0xffff9e58 0x1af86a 0xffffa240 0x192dbe 0xffffa628 0x1784da 0xffffaa10 0x15fb07 0xffffadf8 0x148dc8 0xffffb1e0 0x133ada 0xffffb5c8 0x12002c 0xffffb9b0 0x10dbd6 0xffffbd98 0xfcc1e 0xffffc180 0xecf6c 0xffffc568 0xde44c 0xffffc950 0xd0966 0xffffcd38 0xc3d81 0xffffd120 0xb7f7d 0xffffd508 0xace50 0xffffd8f0 0xa2908 0xffffdcd8 0x98ec3 0xffffe0c0 0x8feb5 0xffffe4a8 0x8781f 0xffffe890 0x7fa53 0xffffec78 0x784af 0xfffff060 0x7169e 0xfffff448 0x6af97 0xfffff830 0x64f1d 0xfffffc18 0x5f4b8 0x00 0x59fff 0x3e8 0x5508b 0x7d0 0x50602 0xbb8 0x4c00d 0xfa0 0x47e5d 0x1388 0x440a9 0x1770 0x406ac 0x1b58 0x3d028 0x1f40 0x39ce1 0x2328 0x36ca2 0x2710 0x33f37 0x2af8 0x31473 0x2ee0 0x2ec28 0x32c8 0x2c630 0x36b0 0x2a263 0x3a98 0x2809f 0x3e80 0x260c4 0x4268 0x242b2 0x4650 0x2264d 0x4a38 0x20b7b 0x4e20 0x1f223 0x5208 0x1da2e 0x55f0 0x1c387 0x59d8 0x1ae19 0x5dc0 0x199d2 0x61a8 0x186a0 0x6590 0x17473 0x6978 0x1633b 0x6d60 0x152ea 0x7148 0x14373 0x7530 0x134c9 0x7918 0x126e0 0x7d00 0x119ad 0x80e8 0x10d26 0x84d0 0x10141 0x88b8 0xf5f5 0x8ca0 0xeb3a 0x9088 0xe107 0x9470 0xd755 0x9858 0xce1d 0x9c40 0xc558 0xa028 0xbd00 0xa410 0xb50f 0xa7f8 0xad7f 0xabe0 0xa64c 0xafc8 0x9f70 0xb3b0 0x98e7 0xb798 0x92ac 0xbb80 0x8cbc 0xbf68 0x8712 0xc350 0x81ab 0xc738 0x7c83 0xcb20 0x7797 0xcf08 0x72e4 0xd2f0 0x6e68 0xd6d8 0x6a1f 0xdac0 0x6607 0xdea8 0x621d 0xe290 0x5e5f 0xe678 0x5acb 0xea60 0x5760 0xee48 0x541a 0xf230 0x50f8 0xf618 0x4df9 0xfa00 0x4b1a 0xfde8 0x485b 0x101d0 0x45b9 0x105b8 0x4333 0x109a0 0x40c8 0x10d88 0x3e77 0x11170 0x3c3f 0x11558 0x3a1e 0x11940 0x3813 0x11d28 0x361d 0x12110 0x343c 0x124f8 0x326e 0x128e0 0x30b2 0x12cc8 0x2f08 0x130b0 0x2d6f 0x13498 0x2be6 0x13880 0x2a6d 0x13c68 0x2902 0x14050 0x27a5 0x14438 0x2656 0x14820 0x2513 0x14c08 0x23dd 0x14ff0 0x22b3 0x153d8 0x2194 0x157c0 0x207f 0x15ba8 0x1f75 0x15f90 0x1e75 0x16378 0x1d7f 0x16760 0x1c91 0x16b48 0x1bac 0x16f30 0x1ad0 0x17318 0x19fb 0x17700 0x192e 0x17ae8 0x1869 0x17ed0 0x17ab 0x182b8 0x16f3 0x186a0 0x1642 0x18a88 0x1597 0x18e70 0x14f2 0x19258 0x1453 0x19640 0x13ba 0x19a28 0x1325 0x19e10 0x1296 0x1a1f8 0x120c 0x1a5e0 0x1186 0x1a9c8 0x1105 0x1adb0 0x1089 0x1b198 0x1010 0x1b580 0xf9c 0x1b968 0xf2b 0x1bd50 0xebe 0x1c138 0xe55 0x1c520 0xdef 0x1c908 0xd8d 0x1ccf0 0xd2e 0x1d0d8 0xcd1 0x1d4c0 0xc78 0x1d8a8 0xc22 0x1dc90 0xbce 0x1e078 0xb7d 0x1e460 0xb2f 0x1e848 0xae3>;
		phandle = <0x121>;
	};

	md-cooler {
		compatible = "mediatek,mt6298-md-cooler";
		phandle = <0x280>;

		pa1 {
			phandle = <0x281>;

			mutt-pa1 {
				#cooling-cells = <0x02>;
				phandle = <0x282>;
			};

			tx-pwr-pa1 {
				#cooling-cells = <0x02>;
				phandle = <0x283>;
			};
		};

		pa2 {
			phandle = <0x284>;

			mutt-pa2 {
				#cooling-cells = <0x02>;
				phandle = <0x285>;
			};

			tx-pwr-pa2 {
				#cooling-cells = <0x02>;
				phandle = <0x286>;
			};

			scg-off-pa2 {
				#cooling-cells = <0x02>;
				phandle = <0x287>;
			};
		};
	};

	charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <0x02>;
		phandle = <0x288>;
	};

	backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <0x02>;
		phandle = <0x289>;
	};

	therm_intf@00114000 {
		compatible = "mediatek,therm_intf";
		reg = <0x00 0x114000 0x00 0x400 0x00 0x190e1000 0x00 0x1000>;
		reg-names = "therm_sram\0apu_mbox";
		phandle = <0x28a>;
	};

	thermal-zones {
		phandle = <0x28b>;

		soc_max {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x00>;

			trips {

				soc_max_crit@0 {
					temperature = <0x1c714>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x28c>;
				};
			};
		};

		cpu_little1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x01>;
		};

		cpu_little2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x02>;
		};

		cpu_little3 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x03>;
		};

		cpu_little4 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x04>;
		};

		cpu_big1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x05>;
		};

		cpu_big2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x06>;
		};

		cpu_big3 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x07>;
		};

		cpu_big4 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x08>;
		};

		cpu_big5 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x09>;
		};

		cpu_bigbig1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x0a>;
		};

		cpu_big6 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x0b>;
		};

		cpu_bigbig2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x0c>;
		};

		gpu1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x0d>;
		};

		gpu2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x0e>;
		};

		apu1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x0f>;
		};

		apu2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x10>;
		};

		dram_ch2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x11>;
		};

		dram_ch0 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x12>;
		};

		soc_top {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x13>;
		};

		dram_ch3 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x14>;
		};

		dram_ch1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x15>;
		};

		soc_mm {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x16>;
		};

		md1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x17>;
		};

		md2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x18>;
		};

		md3 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11d 0x19>;
		};

		mtktsAP {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11e>;
			phandle = <0x28d>;
		};

		mtktsbtsmdpa {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x11f>;
			phandle = <0x28e>;
		};

		mtktsbtsnrpa {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x120>;
			phandle = <0x28f>;
		};

		tsx {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x121>;
			phandle = <0x290>;
		};

		pmic6363_vio18 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x122 0x00>;
		};

		pmic6363_vs1_vs3 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x122 0x01>;
		};

		pmic6363_bk3_bk7 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x122 0x02>;
		};

		pmic6363_vs2 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x122 0x03>;
		};

		pmic6368_buck1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x123 0x00>;
		};

		pmic6368_vpa {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x123 0x01>;
		};

		pmic6368_vcn33_1 {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x123 0x02>;
		};

		pmic6368_vrf18_aif {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x123 0x03>;
		};

		consys {
			polling-delay = <0x00>;
			polling-delay-passive = <0x00>;
			thermal-sensors = <0x6d>;
		};
	};

	mt6363_temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels = <0x66 0x05 0x66 0x06 0x66 0x07 0x66 0x08>;
		io-channel-names = "pmic6363_ts1\0pmic6363_ts2\0pmic6363_ts3\0pmic6363_ts4";
		#thermal-sensor-cells = <0x01>;
		nvmem-cells = <0x124>;
		nvmem-cell-names = "mt6363_e_data";
		phandle = <0x122>;
	};

	mt6368_temp {
		compatible = "mediatek,mt6368-pmic-temp";
		io-channels = <0x52 0x05 0x52 0x06 0x52 0x07 0x52 0x08>;
		io-channel-names = "pmic6368_ts1\0pmic6368_ts2\0pmic6368_ts3\0pmic6368_ts4";
		#thermal-sensor-cells = <0x01>;
		nvmem-cells = <0x125>;
		nvmem-cell-names = "mt6368_e_data";
		phandle = <0x123>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <0xce4>;
		lv1_thd_volt = <0xc4e>;
		lv2_thd_volt = <0xbb8>;
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x291>;
	};

	mdpm {
		compatible = "mediatek,mt6895-mdpm";
		phandle = <0x292>;
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <0xdbba0 0xdbba0>;
		oc_cpu_limit = <0xdbba0 0xdbba0>;
		phandle = <0x293>;
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x06>;
		oc_md_reduce_tx = <0x06>;
		phandle = <0x294>;
	};

	bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		soc_limit = <0x0f>;
		soc_limit_ext = <0x14>;
		soc_limit_ext_release = <0x19>;
		phandle = <0x295>;
	};

	smart_pa {
		phandle = <0x296>;
	};

	pd_cp_manager {
		phandle = <0x297>;
	};

	xiaomi_charge {
		phandle = <0x298>;
	};

	xagapro_PCM {
		phandle = <0x299>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		boot_mode = <0x75>;
		adapter_name = "pd_adapter";
		force_cv;
		phys = <0x76 0x03>;
		phy-names = "usb2-phy";
		product_index = <0x01>;
		phandle = <0x29a>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x29b>;
	};

	mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x29c>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x29d>;
	};

	mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		bc12 = <0x78>;
		bc12_sel = <0x00>;
		phandle = <0x74>;
	};

	subpmic_pmu_eint {
		phandle = <0x29e>;
	};

	mt6895-afe-pcm@1e100000 {
		compatible = "mediatek,mt6895-sound";
		reg = <0x00 0x1e100000 0x00 0x2000>;
		interrupts = <0x00 0x1a0 0x04 0x00>;
		topckgen = <0x27>;
		apmixedsys = <0x28>;
		infracfg = <0x25>;
		power-domains = <0x04 0x04>;
		clocks = <0x07 0x00 0x07 0x07 0x07 0x08 0x07 0x06 0x07 0x12 0x07 0x01 0x07 0x02 0x07 0x04 0x07 0x03 0x07 0x05 0x07 0x12 0x07 0x0a 0x07 0x0f 0x07 0x10 0x07 0x11 0x07 0x13 0x07 0x14 0x07 0x15 0x07 0x16 0x07 0x17 0x27 0x1f 0x27 0x20 0x27 0x6a 0x27 0x35 0x27 0x8f 0x27 0x36 0x27 0x93 0x27 0x2f 0x27 0x91 0x27 0x30 0x27 0x95 0x27 0x4e 0x27 0x4f 0x27 0x50 0x27 0x51 0x27 0x52 0x27 0x53 0x27 0x54 0x27 0x55 0x27 0x56 0x27 0x57 0x27 0x58 0x27 0x59 0x27 0x5a 0x27 0x5b 0x27 0x5c 0x27 0x5d 0x27 0x5e 0x27 0x5f 0x27 0x60 0x27 0x61 0x27 0x62 0x27 0x3c 0x27 0xaa>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d4\0top_mux_aud_eng2\0top_apll2_d4\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_i2s6_m_sel\0top_i2s7_m_sel\0top_i2s8_m_sel\0top_i2s9_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_apll12_div6\0top_apll12_div7\0top_apll12_div8\0top_apll12_div9\0top_mux_audio_h\0top_clk26m_clk";
		phandle = <0x127>;
	};

	audio_sram@1e102000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x1e102000 0x00 0x18000>;
		prefer_mode = <0x00>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18830000 0x00 0x2000 0x00 0x18840000 0x00 0x20000>;
		interrupts = <0x00 0x208 0x04 0x00>;
		mediatek,infracfg = <0x25>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x01>;
		phandle = <0x29f>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x07>;
		scp_ultra_ul_memif_id = <0x0f>;
		phandle = <0x2a0>;
	};

	sound {
		compatible = "mediatek,mt6895-mt6368-sound";
		mediatek,headset-codec = <0x126>;
		mediatek,platform = <0x127>;
		phandle = <0x2a1>;
	};

	syscon@50000000 {
		compatible = "mediatek,ktf-clkmgr-clk\0syscon";
		reg = <0x00 0x50000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x128>;
	};

	ktf-clkmgr-test {
		compatible = "mediatek,ktf-clkmgr-test";
		clocks = <0x128 0x00 0x128 0x01 0x128 0x02 0x128 0x03 0x128 0x04 0x128 0x05 0x128 0x06 0x128 0x07 0x128 0x0f>;
		clock-names = "pll_d2\0pll_d4\0mux0\0mux1\0gate_sc\0gate_sc_inv\0gate_nsc\0gate_nsc_inv\0pll";
		power-domains = <0x04 0x01>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_offload = <0x00 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_deep = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x01 0x04 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x01 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_capture1 = <0x01 0xffffffff 0x0d 0x13 0x20000>;
		mtk_dsp_a2dp = <0x01 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_bledl = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x05 0x04 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x05 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_spatializer = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x01 0x08 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x01 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_bleul = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_ver = <0x01>;
		swdsp_smartpa_process_enable = <0x05>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		phandle = <0x2a2>;
	};

	mt_soc_offload_common {
		compatible = "mediatek,mt_soc_offload_common";
	};

	speech_usip_mem {
		compatible = "mediatek,speech_usip_mem";
		adsp_phone_call_enh_enable = <0x01>;
		phandle = <0x2a3>;
	};

	apu_top_3 {
		compatible = "mt6895,apu_top_3";
		vapu-supply = <0x129>;
		vsram_core-supply = <0x116>;
		vcore-supply = <0x6f>;
		clocks = <0x27 0x0a 0x27 0x0b 0x27 0x0c 0x27 0x0d 0x27 0x0e 0x27 0x0f 0x27 0x10 0x27 0x11>;
		clock-names = "clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp2_sel\0clk_top_dsp3_sel\0clk_top_dsp4_sel\0clk_top_dsp5_sel\0clk_top_dsp6_sel\0clk_top_dsp7_sel";
		reg = <0x00 0x1c000000 0x00 0x1000 0x00 0x1c001000 0x00 0x1000 0x00 0x19020000 0x00 0x1000 0x00 0x190e0000 0x00 0x1000 0x00 0x190e1000 0x00 0x1000 0x00 0x190f0000 0x00 0x1000 0x00 0x190f1000 0x00 0x1000 0x00 0x190f2000 0x00 0x1000 0x00 0x190f3000 0x00 0x1000 0x00 0x190f4000 0x00 0x1000 0x00 0x190f6000 0x00 0x1000 0x00 0x190f7000 0x00 0x1000 0x00 0x190f8000 0x00 0x1000 0x00 0x19100000 0x00 0x40000 0x00 0x19140000 0x00 0x1000>;
		reg-names = "sys_vlp\0sys_spm\0apu_rcx\0apu_vcore\0apu_md32_mbox\0apu_rpc\0apu_pcu\0apu_ao_ctl\0apu_pll\0apu_acc\0apu_are0\0apu_are1\0apu_are2\0apu_acx0\0apu_acx0_rpc_lite";
		nvmem-cells = <0xda>;
		nvmem-cell-names = "efuse_seg_cell";
		phandle = <0x68>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6895-oc-debug";
		interrupt-parent = <0x12a>;
		interrupts = <0x36 0x00 0x37 0x00>;
		interrupt-names = "LVSYS_R\0LVSYS_F";
		status = "okay";
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		lpm-kernel-suspend = <0x00>;
		suspend-method = "enable";
		logger-enable-states = "mcusysoff\0system_mem\0system_pll\0system_bus";
		irq-remain = <0x12b 0x12c 0x12d 0x12e 0x12f>;
		resource-ctrl = <0x130 0x131 0x132 0x133 0x134>;
		constraints = <0x135 0x136 0x137 0x138>;
		spm-cond = <0x139 0x13a>;
		cg-shift = <0x00>;
		pll-shift = <0x10>;
		power-gs = <0x00>;
		mcusys-cnt-chk = <0x01>;
		phandle = <0x2a4>;

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0x00 0x11b000 0x00 0x500>;
			phandle = <0x2a5>;
		};

		mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0x00 0xc53a000 0x00 0x1000>;
			phandle = <0x2a6>;
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0x2a7>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x13b>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0x12b>;
			};

			level_bt {
				target = <0x13c>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x12e>;
			};

			level_btif_tx {
				target = <0x13d>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x12c>;
			};

			level_btif_rx {
				target = <0x13d>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x12d>;
			};

			level_usb_host {
				target = <0x13e>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x12f>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0x130>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0x131>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0x132>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0x133>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0x134>;
			};
		};

		constraint-list {

			rc_bus26m {
				rc-name = "bus26m";
				id = <0x00>;
				value = <0x01>;
				cond-info = <0x01>;
				phandle = <0x135>;
			};

			rc_syspll {
				rc-name = "syspll";
				id = <0x01>;
				value = <0x01>;
				cond-info = <0x01>;
				phandle = <0x136>;
			};

			rc_dram {
				rc-name = "dram";
				id = <0x02>;
				value = <0x01>;
				cond-info = <0x01>;
				phandle = <0x137>;
			};

			rc_cpu_buck_ldo {
				rc-name = "cpu-buck-ldo";
				id = <0x03>;
				value = <0x01>;
				cond-info = <0x00>;
				phandle = <0x138>;
			};
		};

		spm-cond-list {

			spm_cond_cg {
				cg-name = "MTCMOS_0\0INFRA_0\0INFRA_1\0INFRA_2\0INFRA_3\0INFRA_4\0INFRA_5\0PERI_0\0PERI_1\0PERI_2";
				phandle = <0x139>;
			};

			spm_cond_pll {
				pll-name = "UNIVPLL\0MFGPLL\0MFGSCPLL\0MSDCPLL\0TVPLL\0MMPLL\0ADSPPLL\0APLL1\0APLL2";
				phandle = <0x13a>;
			};
		};

		power-gs-list {
		};
	};

	met {

		met_emi {
			compatible = "mediatek,met_emi";
			emi_num = <0x02>;
			dram_num = <0x02>;
			dramc_ver = <0x02>;
			met_emi_support_list = <0x07>;
			cen_emi_reg_base = <0x10219000 0x1021d000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn_emi_reg_size = <0xa90>;
			dramc_nao_reg_base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc_nao_reg_size = <0x76c>;
			dramc_ao_reg_base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc_ao_reg_size = <0x2000>;
			ddrphy_ao_reg_base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy_ao_reg_size = <0x1650>;
			ddrphy_ao_misc_cg_ctrl0 = <0x66c>;
			ddrphy_ao_misc_cg_ctrl2 = <0x674>;
			dram_freq_default = <0x1900>;
			ddr_ratio_default = <0x08>;
			dram_type_default = <0x08>;
			apmixedsys_reg_base = <0x1000c000>;
			apmixedsys_reg_size = <0x410>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
			phandle = <0x2a8>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_sspm {
				size = <0x400000>;
				start = <0x00>;
			};

			met_res_ram_mcupm {
				size = <0x400000>;
				start = <0x00>;
			};
		};

		mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST\0test";
			node_1 = "__MCUPM_MET_L3CTL__\0op_policy,ct_portion,nct_portion,cpuqos_mode,dnth0,dnth1,upth0,upth1";
			phandle = <0x2a9>;
		};

		sspm-rts-header {
			node_0 = "SSPM_PTPOD\0_id,voltage";
			node_1 = "SSPM_MET_UNIT_TEST\0test";
			node_2 = "SSPM_QOS_BOUND_STATE\0ver,apu_num,idx,state,num,event,emibw_mon_total,\0emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,\0emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,\0apubw_mon_vpu0,apubw_mon_mdla0,\0apubw_mon_mdla1,apubw_mon_edma0,\0apulat_mon_vpu0,apulat_mon_mdla0,\0apulat_mon_mdla1,apulat_mon_edma0";
			node_3 = "SSPM_CM_MGR_NON_WFX\0non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,\0non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node_4 = "SSPM_CM_MGR_LOADING\0ratio,cps";
			node_5 = "SSPM_CM_MGR_POWER\0c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,\0c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,\0c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";
			node_6 = "SSPM_CM_MGR_OPP\0v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,\0d_times_down";
			node_7 = "SSPM_CM_MGR_RATIO\0ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,\0ratio_5,ratio_6,ratio_7";
			node_8 = "SSPM_CM_MGR_BW\0total_bw";
			node_9 = "SSPM_CM_MGR_CP_RATIO\0up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5";
			node_10 = "SSPM_CM_MGR_VP_RATIO\0up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5";
			node_11 = "SSPM_CM_MGR_DE_TIMES\0up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5,reset";
			node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR\0up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,\0down_BB,down_DSU,total_up,total_cur,total_down";
			node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR\0up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,\0cur_BB_a,down_L_a,down_B_a,down_BB_a,\0up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,\0cur_BB_s,down_L_s,down_B_s,down_BB_s";
			node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";
			node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP\0map_opp_50,map_opp_70,final,\0orig,L3_vote_opp,debounce_up,debounce_down";
			node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG\0up_L,up_B,up_BB,down_L,down_B,down_BB,\0up_L_flag,up_B_flag,up_BB_flag,\0down_L_flag,down_B_flag,down_BB_flag";
			node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO\0active,idle,off";
			node_27 = "SSPM_SWPM_CPU__DSU_L3_BW\0L3_BW";
			node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO\0active,idle,off";
			node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW\0cpu_emi_bw";
			node_30 = "SSPM_SWPM_CPU__DVFS\0vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,\0cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node_31 = "SSPM_SWPM_CPU__LKG_POWER\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";
			node_32 = "SSPM_SWPM_CPU__POWER\0cpu_L,cpu_B,cpu_BB,dsu,mcusys";
			node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO\0active,idle,off";
			node_34 = "SSPM_SWPM_GPU__LOADING\0loading";
			node_35 = "SSPM_SWPM_GPU__DVFS\0vgpu,gpu_freq";
			node_36 = "SSPM_SWPM_GPU__URATE\0alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node_37 = "SSPM_SWPM_GPU__THERMAL\0thermal,lkg";
			node_38 = "SSPM_SWPM_GPU__COUNTER\0GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,\0TEX,VARY_SLOT,L20,L21,L22,L23";
			node_39 = "SSPM_SWPM_GPU__POWER\0gpu";
			node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO\0RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO\0P2_active,P2_idle,MFB_active,WPE_active,off";
			node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO\0FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO\0active,off";
			node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO\0active,off";
			node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO\0active,off";
			node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO\0active,idle,off";
			node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO\0active,idle,off";
			node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO\0dact,cact,idle,dcm";
			node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE\0venc,vdec";
			node_50 = "SSPM_SWPM_CORE__DVFS\0vcore,ddr_freq";
			node_51 = "SSPM_SWPM_CORE__POWER\0dramc,infra_top,aphy_vcore";
			node_52 = "SSPM_SWPM_CORE__LKG_POWER\0infra_top,dramc,thermal";
			node_53 = "SSPM_SWPM_DRAM__MEM_IDX\0read_bw_0,read_bw_1,write_bw_0,write_bw_1,\0srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,\0phr_pct_0,phr_pct_1,acc_util_0,acc_util_1,\0trans_0,trans_1,mr4,ddr_freq";
			node_54 = "SSPM_SWPM_DRAM__DVFS\0ddr_freq";
			node_55 = "SSPM_SWPM_DRAM__POWER\0aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,\0dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";
			node_56 = "SSPM_SWPM_ME__POWER\0disp,mdp,venc,vdec";
			node_57 = "SSPM_SWPM_ME__IDX\0vdec_fps,venc_fps,disp_fps,disp_resolution";
			node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO\0active,idle,off";
			node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO\0active,idle,off";
			node_60 = "__SSPM_GPU_APU_SSC_CNT__\0N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,\0N_APU_1_R,N_APU_1_W,N_GPU_1_R,\0N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,\0S_GPU_0_W,S_APU_1_R,S_APU_1_W,\0S_GPU_1_R,S_GPU_1_W";
			node_61 = "SSPM_SLBC_SLOT\0enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node_62 = "SSPM_SLBC_REF\0venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";
			node_63 = "SSPM_SLBC_BW\0mm,apu,mm_est";
			node_64 = "SSPM_SLBC_PMU\0hit,miss";
			node_65 = "SSPM_SLBC_WAY\0venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";
			node_66 = "SSPM_SWPM_CPU__DSU_PMU\0dsu_cycles";
			node_67 = "SSPM_SWPM_CPU__CORE_TEMP\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_68 = "SSPM_SWPM_SOC__SMAP\0i2max,imax";
			node_69 = "SSPM_SWPM_CPU__PMU_TIMES\0idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			phandle = <0x2aa>;
		};
	};

	camera_fsync_ccu {
		compatible = "mediatek,camera_fsync_ccu";
		mediatek,ccu_rproc = <0x55>;
	};

	camera_camsys_ccu {
		compatible = "mediatek,camera_camsys_ccu";
		mediatek,ccu_rproc = <0x55>;
	};

	camera_imgsys_ccu {
		compatible = "mediatek,camera_imgsys_ccu";
		mediatek,ccu_rproc = <0x55>;
	};

	seninf_top@1a010000 {
		compatible = "mediatek,seninf-core";
		reg = <0x00 0x1a010000 0x00 0x20000 0x00 0x11c80000 0x00 0x20000>;
		reg-names = "base\0ana-rx";
		seninf_num = <0x0a>;
		mux_num = <0x11>;
		cam_mux_num = <0x17>;
		pref_mux_num = <0x0d>;
		interrupts = <0x00 0x1bc 0x04 0x00>;
		power-domains = <0x04 0x08 0x04 0x0c>;
		operating-points-v2 = <0x114>;
		dvfsrc-vmm-supply = <0xe2>;
		clocks = <0x10 0x08 0x27 0x29 0x27 0x2a 0x27 0x2b 0x27 0x2c 0x27 0x2d 0x27 0x4a>;
		clock-names = "clk_cam_seninf\0clk_top_seninf\0clk_top_seninf1\0clk_top_seninf2\0clk_top_seninf3\0clk_top_seninf4\0clk_top_camtm";
		phandle = <0x2ab>;
	};

	camisp_l13 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <0x0d>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x58 0x1a0 0x58 0x1a1 0x58 0x1a2 0x58 0x1a3 0x58 0x1a4 0x58 0x1a5 0x58 0x1a6 0x58 0x1a7 0x58 0x1a8 0x58 0x1a9 0x58 0x1aa 0x58 0x1ab 0x58 0x1ac 0x58 0x1ad 0x58 0x1ae 0x58 0x1af 0x58 0x1b0 0x58 0x1b1 0x58 0x1b2 0x58 0x1b3 0x58 0x1b4 0x58 0x1b5 0x58 0x1b6 0x58 0x1b7>;
	};

	camisp_l14 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <0x0e>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0xa0 0x1c0 0xa0 0x1c1 0xa0 0x1c2 0xa0 0x1c3 0xa0 0x1c4 0xa0 0x1c5 0xa0 0x1c6 0xa0 0x1c7 0xa0 0x1c8 0xa0 0x1c9 0xa0 0x1ca 0xa0 0x1cb 0xa0 0x1cc 0xa0 0x1cd 0xa0 0x1ce 0xa0 0x1cf 0xa0 0x1d0 0xa0 0x1d1 0xa0 0x1d2 0xa0 0x1d3 0xa0 0x1d4 0xa0 0x1d5 0xa0 0x1d6>;
	};

	camisp_l25 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <0x19>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x58 0x320 0x58 0x321 0x58 0x322 0x58 0x323 0x58 0x324 0x58 0x325 0x58 0x326 0x58 0x327 0x58 0x328 0x58 0x329 0x58 0x32a 0x58 0x32b 0x58 0x32c 0x58 0x32d>;
	};

	camisp_l26 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <0x1a>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0xa0 0x340 0xa0 0x341 0xa0 0x342 0xa0 0x343 0xa0 0x344 0xa0 0x345 0xa0 0x346 0xa0 0x347 0xa0 0x348 0xa0 0x349 0xa0 0x34a 0xa0 0x34b 0xa0 0x34c 0xa0 0x34d>;
	};

	camsv1@1a110000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a110000 0x00 0x1000 0x00 0x1a118000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x00>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x110051>;
		mediatek,cammux-id = <0x03>;
		interrupts = <0x00 0x1bd 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x09 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsva_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401a2 0x59 0x10000>;
		interconnect-names = "l13_imgo_a0";
	};

	camsv2@1a111000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a111000 0x00 0x1000 0x00 0x1a119000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x01>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x210051>;
		mediatek,cammux-id = <0x04>;
		interrupts = <0x00 0x1be 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x09 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsva_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401a4 0x59 0x10000>;
		interconnect-names = "l13_imgo_a1";
	};

	camsv3@1a112000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a112000 0x00 0x1000 0x00 0x1a11a000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x02>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x120051>;
		mediatek,cammux-id = <0x05>;
		interrupts = <0x00 0x1bf 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x0a 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvb_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401c0 0x59 0x10001>;
		interconnect-names = "l14_imgo_b0";
	};

	camsv4@1a113000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a113000 0x00 0x1000 0x00 0x1a11b000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x03>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x220051>;
		mediatek,cammux-id = <0x06>;
		interrupts = <0x00 0x1c0 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x0a 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvb_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401c1 0x59 0x10001>;
		interconnect-names = "l14_imgo_b1";
	};

	camsv5@1a114000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a114000 0x00 0x1000 0x00 0x1a11c000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x04>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x1400f1>;
		mediatek,cammux-id = <0x07>;
		interrupts = <0x00 0x1c1 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x0b 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsvc_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401a3 0x59 0x10000>;
		interconnect-names = "l13_imgo_c0";
	};

	camsv6@1a115000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a115000 0x00 0x1000 0x00 0x1a11d000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x05>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x2400f1>;
		mediatek,cammux-id = <0x08>;
		interrupts = <0x00 0x1c2 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x0b 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsvc_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401a5 0x59 0x10000>;
		interconnect-names = "l13_imgo_c1";
	};

	camsv7@1a116000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a116000 0x00 0x1000 0x00 0x1a11e000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x06>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x1800a1>;
		mediatek,cammux-id = <0x13>;
		interrupts = <0x00 0x1c3 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x0c 0x10 0x13 0x10 0x15 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvd_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_b_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401c8 0x59 0x10001>;
		interconnect-names = "l14_imgo_d0";
	};

	camsv8@1a117000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a117000 0x00 0x1000 0x00 0x1a11f000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x07>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x2800a1>;
		mediatek,cammux-id = <0x14>;
		interrupts = <0x00 0x1c4 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x0c 0x10 0x13 0x10 0x15 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvd_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_b_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401c9 0x59 0x10001>;
		interconnect-names = "l14_imgo_d1";
	};

	camsv9@1a180000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a180000 0x00 0x1000 0x00 0x1a188000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x08>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x4400e1>;
		mediatek,cammux-id = <0x15>;
		interrupts = <0x00 0x1c5 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x0d 0x10 0x13 0x10 0x14 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsve_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_a_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401ac 0x59 0x10000>;
		interconnect-names = "l13_imgo_e0";
	};

	camsv10@1a181000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a181000 0x00 0x1000 0x00 0x1a189000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x09>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x4800a1>;
		mediatek,cammux-id = <0x16>;
		interrupts = <0x00 0x1c6 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x0d 0x10 0x13 0x10 0x15 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsve_con\0cam_main_camsv_top_con\0cam_main_camsv_cq_b_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401ad 0x59 0x10000>;
		interconnect-names = "l13_imgo_e1";
	};

	camsv11@1a182000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a182000 0x00 0x1000 0x00 0x1a18a000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x0a>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x01>;
		mediatek,cammux-id = <0x09>;
		interrupts = <0x00 0x1c7 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x0e 0x10 0x13 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvf_con\0cam_main_camsv_top_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401ca 0x59 0x10001>;
		interconnect-names = "l14_imgo_f0";
	};

	camsv12@1a183000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a183000 0x00 0x1000 0x00 0x1a18b000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x0b>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x01>;
		mediatek,cammux-id = <0x0a>;
		interrupts = <0x00 0x1c8 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x0e 0x10 0x13 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvf_con\0cam_main_camsv_top_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401cb 0x59 0x10001>;
		interconnect-names = "l14_imgo_f1";
	};

	camsv13@1a184000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a184000 0x00 0x1000 0x00 0x1a18c000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x0c>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x01>;
		mediatek,cammux-id = <0x0b>;
		interrupts = <0x00 0x1c9 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x0f 0x10 0x13 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsvg_con\0cam_main_camsv_top_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401b4 0x59 0x10000>;
		interconnect-names = "l13_imgo_g0";
	};

	camsv14@1a185000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a185000 0x00 0x1000 0x00 0x1a18d000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x0d>;
		mediatek,larbs = <0xa9>;
		mediatek,camsv-hwcap = <0x01>;
		mediatek,cammux-id = <0x0c>;
		interrupts = <0x00 0x1ca 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x00 0x10 0x0f 0x10 0x13 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb13_con\0cam_main_gcamsvg_con\0cam_main_camsv_top_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401b5 0x59 0x10000>;
		interconnect-names = "l13_imgo_g1";
	};

	camsv15@1a186000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a186000 0x00 0x1000 0x00 0x1a18e000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x0e>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x01>;
		mediatek,cammux-id = <0x0d>;
		interrupts = <0x00 0x1cb 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x10 0x10 0x13 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvh_con\0cam_main_camsv_top_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401cc 0x59 0x10001>;
		interconnect-names = "l14_imgo_h0";
	};

	camsv16@1a187000 {
		compatible = "mediatek,camsv";
		reg = <0x00 0x1a187000 0x00 0x1000 0x00 0x1a18f000 0x00 0x1000>;
		reg-names = "base\0inner_base";
		mediatek,camsv-id = <0x0f>;
		mediatek,larbs = <0xb8>;
		mediatek,camsv-hwcap = <0x01>;
		mediatek,cammux-id = <0x0e>;
		interrupts = <0x00 0x1cc 0x04 0x00>;
		power-domains = <0x04 0x0c>;
		clocks = <0x10 0x1d 0x10 0x1e 0x10 0x1f 0x10 0x02 0x10 0x07 0x10 0x01 0x10 0x10 0x10 0x13 0x27 0x48 0x27 0x14 0x27 0x4a>;
		clock-names = "cam_main_cam2mm0_gals_con\0cam_main_cam2mm1_gals_con\0cam_main_cam2sys_gals_con\0cam_main_cam_con\0cam_main_camtg_con\0cam_main_larb14_con\0cam_main_gcamsvh_con\0cam_main_camsv_top_con\0topckgen_top_cam_sel\0topckgen_top_camtg_sel\0topckgen_top_camtm_sel";
		interconnects = <0x59 0x401cd 0x59 0x10001>;
		interconnect-names = "l14_imgo_h1";
	};

	mraw1@1a130000 {
		compatible = "mediatek,mraw";
		reg = <0x00 0x1a130000 0x00 0x8000 0x00 0x1a138000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,mraw-id = <0x00>;
		mediatek,larbs = <0x8d>;
		mediatek,cammux-id = <0x0f>;
		interrupts = <0x00 0x1d1 0x04 0x00>;
		power-domains = <0x04 0x0d>;
		clocks = <0x10 0x23 0x09 0x08 0x09 0x01 0x09 0x02 0x27 0x4a>;
		clock-names = "cam_main_mraw_con\0camsys_mraw_larbx\0camsys_mraw_camtg\0camsys_main_mraw0\0topckgen_top_muxcamtm";
		interconnects = <0x59 0x40321 0x59 0x10000 0x59 0x40322 0x59 0x10000 0x59 0x40323 0x59 0x10000 0x59 0x40324 0x59 0x10000>;
		interconnect-names = "l25_cqi_m1_0\0l25_cqi_m2_0\0l25_imgo_m1_0\0l25_imgbo_m1_0";
	};

	mraw2@1a140000 {
		compatible = "mediatek,mraw";
		reg = <0x00 0x1a140000 0x00 0x8000 0x00 0x1a148000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,mraw-id = <0x01>;
		mediatek,larbs = <0xbf>;
		mediatek,cammux-id = <0x10>;
		interrupts = <0x00 0x1d2 0x04 0x00>;
		power-domains = <0x04 0x0d>;
		clocks = <0x10 0x23 0x09 0x08 0x09 0x01 0x09 0x03 0x27 0x4a>;
		clock-names = "cam_main_mraw_con\0camsys_mraw_larbx\0camsys_mraw_camtg\0camsys_main_mraw1\0topckgen_top_muxcamtm";
		interconnects = <0x59 0x40341 0x59 0x10001 0x59 0x40342 0x59 0x10001 0x59 0x40343 0x59 0x10001 0x59 0x40344 0x59 0x10001>;
		interconnect-names = "l26_cqi_m1_1\0l26_cqi_m2_1\0l26_imgo_m1_1\0l26_imgbo_m1_1";
	};

	mraw3@1a150000 {
		compatible = "mediatek,mraw";
		reg = <0x00 0x1a150000 0x00 0x8000 0x00 0x1a158000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,mraw-id = <0x02>;
		mediatek,larbs = <0x8d>;
		mediatek,cammux-id = <0x11>;
		interrupts = <0x00 0x1d3 0x04 0x00>;
		power-domains = <0x04 0x0d>;
		clocks = <0x10 0x23 0x09 0x08 0x09 0x01 0x09 0x04 0x27 0x4a>;
		clock-names = "cam_main_mraw_con\0camsys_mraw_larbx\0camsys_mraw_camtg\0camsys_main_mraw2\0topckgen_top_muxcamtm";
		interconnects = <0x59 0x40326 0x59 0x10000 0x59 0x40327 0x59 0x10000 0x59 0x40328 0x59 0x10000 0x59 0x40329 0x59 0x10000>;
		interconnect-names = "l25_cqi_m1_2\0l25_cqi_m2_2\0l25_imgo_m1_2\0l25_imgbo_m1_2";
	};

	mraw4@1a160000 {
		compatible = "mediatek,mraw";
		reg = <0x00 0x1a160000 0x00 0x8000 0x00 0x1a168000 0x00 0x8000>;
		reg-names = "base\0inner_base";
		mediatek,mraw-id = <0x03>;
		mediatek,larbs = <0xbf>;
		mediatek,cammux-id = <0x12>;
		interrupts = <0x00 0x1d4 0x04 0x00>;
		power-domains = <0x04 0x0d>;
		clocks = <0x10 0x23 0x09 0x08 0x09 0x01 0x09 0x05 0x27 0x4a>;
		clock-names = "cam_main_mraw_con\0camsys_mraw_larbx\0camsys_mraw_camtg\0camsys_main_mraw3\0topckgen_top_muxcamtm";
		interconnects = <0x59 0x40346 0x59 0x10001 0x59 0x40347 0x59 0x10001 0x59 0x40348 0x59 0x10001 0x59 0x40349 0x59 0x10001>;
		interconnect-names = "l26_cqi_m1_3\0l26_cqi_m2_3\0l26_imgo_m1_3\0l26_imgbo_m1_3";
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
		phandle = <0x2ac>;
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	__symbols__ {
		clk_ao = "/clk_ao";
		clkitg = "/clkitg";
		disable_unused = "/disable_unused";
		clk32k = "/clocks/clk32k";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		ulposc = "/clocks/ulposc";
		atf_logger = "/atf_logger";
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@200";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		system_mem = "/cpus/idle-states/system_mem";
		system_pll = "/cpus/idle-states/system_pll";
		system_bus = "/cpus/idle-states/system_bus";
		s2idle = "/cpus/idle-states/s2idle";
		lastbus = "/lastbus";
		firmware = "/firmware";
		scmi = "/firmware/scmi";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		reserved_memory = "/reserved-memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		ssheap_cma_mem = "/reserved-memory/ssheap-reserved-cma_memory";
		memory_ssmr_features = "/memory-ssmr-features";
		gic = "/interrupt-controller";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		timer = "/timer";
		hwrng = "/hwrng";
		qos = "/qos@0011bb00";
		cm_mgr = "/cm_mgr@0c530000";
		fpsgo = "/fpsgo";
		mcupm = "/mcupm@c540000";
		sspm = "/sspm@1C340000";
		mobicore = "/mobicore";
		utos = "/utos";
		fingerprint = "/fingerprint";
		scmi_tx_shmem = "/ssram1@1C350000/tiny_mbox@0";
		ktf_clkmgr_reserved = "/ssram1@1C350000/ktf_clkmgr_mem_region@50000000";
		scmi_rx_shmem = "/ssram2@1C360000/tiny_mbox@1";
		tinysys_mbox = "/tinysys_mbox@1C351000";
		spmi = "/spmi@1c804000";
		main_pmic = "/spmi@1c804000/pmic@4";
		mt6363_dynamic_loading_throttling = "/spmi@1c804000/pmic@4/mtk_dynamic_loading_throttling";
		pmic_adc = "/spmi@1c804000/pmic@4/mt6363-auxadc";
		mt6363_thermal_efuse = "/spmi@1c804000/pmic@4/mt6363-efuse/mt6363_e_data";
		mt6363keys = "/spmi@1c804000/pmic@4/mt6363keys";
		mt6363_vs2 = "/spmi@1c804000/pmic@4/regulators/VS2";
		mt6363_vbuck1 = "/spmi@1c804000/pmic@4/regulators/VBUCK1";
		mt6363_vbuck2 = "/spmi@1c804000/pmic@4/regulators/VBUCK2";
		mt6363_vbuck3 = "/spmi@1c804000/pmic@4/regulators/VBUCK3";
		mt6363_vbuck4 = "/spmi@1c804000/pmic@4/regulators/VBUCK4";
		mt6363_vbuck5 = "/spmi@1c804000/pmic@4/regulators/VBUCK5";
		mt6363_vbuck6 = "/spmi@1c804000/pmic@4/regulators/VBUCK6";
		mt6363_vbuck7 = "/spmi@1c804000/pmic@4/regulators/VBUCK7";
		mt6363_vs1 = "/spmi@1c804000/pmic@4/regulators/VS1";
		mt6363_vs3 = "/spmi@1c804000/pmic@4/regulators/VS3";
		mt6363_vsram_digrf = "/spmi@1c804000/pmic@4/regulators/VSRAM_DIGRF";
		mt6363_vsram_mdfe = "/spmi@1c804000/pmic@4/regulators/VSRAM_MDFE";
		mt6363_vsram_modem = "/spmi@1c804000/pmic@4/regulators/VSRAM_MODEM";
		mt6363_vsram_cpub = "/spmi@1c804000/pmic@4/regulators/VSRAM_CPUB";
		mt6363_vsram_cpum = "/spmi@1c804000/pmic@4/regulators/VSRAM_CPUM";
		mt6363_vsram_cpul = "/spmi@1c804000/pmic@4/regulators/VSRAM_CPUL";
		mt6363_vsram_apu = "/spmi@1c804000/pmic@4/regulators/VSRAM_APU";
		mt6363_vemc = "/spmi@1c804000/pmic@4/regulators/VEMC";
		mt6363_vcn13 = "/spmi@1c804000/pmic@4/regulators/VCN13";
		mt6363_vtref18 = "/spmi@1c804000/pmic@4/regulators/VTREF18";
		mt6363_vaux18 = "/spmi@1c804000/pmic@4/regulators/VAUX18";
		mt6363_vcn15 = "/spmi@1c804000/pmic@4/regulators/VCN15";
		mt6363_vufs18 = "/spmi@1c804000/pmic@4/regulators/VUFS18";
		mt6363_vio18 = "/spmi@1c804000/pmic@4/regulators/VIO18";
		mt6363_vm18 = "/spmi@1c804000/pmic@4/regulators/VM18";
		mt6363_va15 = "/spmi@1c804000/pmic@4/regulators/VA15";
		mt6363_vrf18 = "/spmi@1c804000/pmic@4/regulators/VRF18";
		mt6363_vrfio18 = "/spmi@1c804000/pmic@4/regulators/VRFIO18";
		mt6363_vio075 = "/spmi@1c804000/pmic@4/regulators/VIO075";
		mt6363_vufs12 = "/spmi@1c804000/pmic@4/regulators/VUFS12";
		mt6363_va12_1 = "/spmi@1c804000/pmic@4/regulators/VA12_1";
		mt6363_va12_2 = "/spmi@1c804000/pmic@4/regulators/VA12_2";
		mt6363_vrf12 = "/spmi@1c804000/pmic@4/regulators/VRF12";
		mt6363_vrf13 = "/spmi@1c804000/pmic@4/regulators/VRF13";
		mt6363_vrf09 = "/spmi@1c804000/pmic@4/regulators/VRF09";
		mt6363_isink_load = "/spmi@1c804000/pmic@4/regulators/ISINK_LOAD";
		mt6319_6 = "/spmi@1c804000/mt6319@6";
		mt6319_6_regulator = "/spmi@1c804000/mt6319@6/mt6319_6_regulator";
		mt6319_6_vbuck1 = "/spmi@1c804000/mt6319@6/mt6319_6_regulator/6_vbuck1";
		mt6319_6_vbuck3 = "/spmi@1c804000/mt6319@6/mt6319_6_regulator/6_vbuck3";
		mt6319_7 = "/spmi@1c804000/mt6319@7";
		mt6319_7_regulator = "/spmi@1c804000/mt6319@7/mt6319_7_regulator";
		mt6319_7_vbuck1 = "/spmi@1c804000/mt6319@7/mt6319_7_regulator/7_vbuck1";
		mt6319_7_vbuck3 = "/spmi@1c804000/mt6319@7/mt6319_7_regulator/7_vbuck3";
		mt6685 = "/spmi@1c804000/mt6685_mfd";
		mt6685_rtc = "/spmi@1c804000/mt6685_mfd/mt6685_rtc";
		fg_init = "/spmi@1c804000/mt6685_mfd/mt6685_rtc/fg_init";
		fg_soc = "/spmi@1c804000/mt6685_mfd/mt6685_rtc/fg_soc";
		ext_32k = "/spmi@1c804000/mt6685_mfd/mt6685_rtc/ext_32k";
		mt6685_consys = "/spmi@1c804000/mt6685_mfd/mt6685_consys";
		mt6685_clock_buffer = "/spmi@1c804000/mt6685_mfd/mt6685_clock_buffer";
		mtee_svp = "/spmi@1c804000/mtee_svp";
		accdet = "/spmi@1c804000/second_pmic@5/accdet";
		mt6368_adc = "/spmi@1c804000/second_pmic@5/mt6368-auxadc";
		mt6368_efuse = "/spmi@1c804000/second_pmic@5/mt6368-efuse";
		mt6368_thermal_efuse = "/spmi@1c804000/second_pmic@5/mt6368-efuse/mt6368_e_data";
		mt6368_consys = "/spmi@1c804000/second_pmic@5/mt6368-consys";
		mt6368codec = "/spmi@1c804000/second_pmic@5/mt6368codec";
		mt6368_vbuck1 = "/spmi@1c804000/second_pmic@5/regulators/VBUCK1";
		mt6368_vbuck2 = "/spmi@1c804000/second_pmic@5/regulators/VBUCK2";
		mt6368_vbuck3 = "/spmi@1c804000/second_pmic@5/regulators/VBUCK3";
		mt6368_vbuck4 = "/spmi@1c804000/second_pmic@5/regulators/VBUCK4";
		mt6368_vbuck5 = "/spmi@1c804000/second_pmic@5/regulators/VBUCK5";
		mt6368_vbuck6 = "/spmi@1c804000/second_pmic@5/regulators/VBUCK6";
		mt6368_vpa = "/spmi@1c804000/second_pmic@5/regulators/VPA";
		mt6368_vusb = "/spmi@1c804000/second_pmic@5/regulators/VUSB";
		mt6368_vaux18 = "/spmi@1c804000/second_pmic@5/regulators/VAUX18";
		mt6368_vrf13_aif = "/spmi@1c804000/second_pmic@5/regulators/VRF13_AIF";
		mt6368_vrf18_aif = "/spmi@1c804000/second_pmic@5/regulators/VRF18_AIF";
		mt6368_vant18 = "/spmi@1c804000/second_pmic@5/regulators/VANT18";
		mt6368_vibr = "/spmi@1c804000/second_pmic@5/regulators/VIBR";
		mt6368_vio28 = "/spmi@1c804000/second_pmic@5/regulators/VIO28";
		mt6368_vfp = "/spmi@1c804000/second_pmic@5/regulators/VFP";
		mt6368_vtp = "/spmi@1c804000/second_pmic@5/regulators/VTP";
		mt6368_vmch = "/spmi@1c804000/second_pmic@5/regulators/VMCH";
		mt6368_vmc = "/spmi@1c804000/second_pmic@5/regulators/VMC";
		mt6368_vaud18 = "/spmi@1c804000/second_pmic@5/regulators/VAUD18";
		mt6368_vcn33_1 = "/spmi@1c804000/second_pmic@5/regulators/VCN33_1";
		mt6368_vcn33_2 = "/spmi@1c804000/second_pmic@5/regulators/VCN33_2";
		mt6368_vefuse = "/spmi@1c804000/second_pmic@5/regulators/VEFUSE";
		mt6368_vmch_eint_high = "/spmi@1c804000/second_pmic@5/regulators/VMCH_EINT_HIGH";
		mt6368_vmch_eint_low = "/spmi@1c804000/second_pmic@5/regulators/VMCH_EINT_LOW";
		spmi_pmif_mpu = "/spmi_pmif_mpu@1c804900";
		vmmspm = "/vmmspm";
		vmmdbg = "/vmmdbg";
		ccu_rproc = "/ccu_rproc@1b080000";
		opp_table_cam = "/opp-table-cam";
		opp_table_img = "/opp-table-img";
		opp_table_ipe = "/opp-table-ipe";
		opp_table_ccu = "/opp-table-ccu";
		ispdvfs = "/ispdvfs";
		vmm_proxy_label = "/ispdvfs/vmm-proxy";
		ccu_rproc1 = "/ccu_rproc1";
		sleep = "/sleep@1C001000";
		spmtwam = "/spmtwam@1c001000";
		performance = "/soc/performance-controller@0011bc00";
		eas_info = "/soc/eas_info";
		lkg = "/soc/lkg@00114400";
		cpu_mcucfg = "/soc/mcusys_ao_cfg@0c530000";
		cpu_pll = "/soc/mcusys_pll1u_top@1000c000";
		cpuhvfs = "/soc/cpuhvfs@00114400";
		cqdma = "/soc/cq_dma@10212000";
		apdma = "/soc/dma-controller@11300800";
		apuart0 = "/soc/serial@11001000";
		topckgen_clk = "/soc/syscon@10000000";
		infracfg_ao_clk = "/soc/syscon@10001000";
		infracfg_rst = "/soc/syscon@10001000/reset-controller";
		gpio = "/soc/gpio@10005000";
		apmixedsys_clk = "/soc/syscon@1000c000";
		dpmaif = "/soc/dpmaif@10014000";
		ccifdriver = "/soc/ccifdriver@10209000";
		mddriver = "/soc/mddriver";
		md_auxadc = "/soc/md_auxadc";
		ccci_scp = "/soc/ccci_scp";
		gpio_usage_mapping = "/soc/gpio";
		radio_md_cfg = "/soc/radio_md_cfg";
		pericfg_ao_clk = "/soc/syscon@11036000";
		ssusb_device_clk = "/soc/syscon@11201000";
		ssusb_sifslv_ippc_clk = "/soc/syscon@11203e00";
		ssusb_sifslv_ippc_p1_clk = "/soc/syscon@11213e00";
		imp_iic_wrap_c_clk = "/soc/syscon@11282000";
		imp_iic_wrap_s_clk = "/soc/syscon@11d07000";
		imp_iic_wrap_w_clk = "/soc/syscon@11f41000";
		iocfg_rm = "/soc/iocfg_rm@11c20000";
		iocfg_rt = "/soc/iocfg_rt@11c30000";
		iocfg_rmm = "/soc/iocfg_rmm@11c40000";
		iocfg_bl = "/soc/iocfg_bl@11d10000";
		iocfg_bm = "/soc/iocfg_bm@11d30000";
		iocfg_br = "/soc/iocfg_br@11d40000";
		iocfg_brr = "/soc/iocfg_brr@11d50000";
		iocfg_lb = "/soc/iocfg_lb@11d60000";
		iocfg_lm = "/soc/iocfg_lm@11e10000";
		iocfg_rtt = "/soc/iocfg_rtt@11ea0000";
		iocfg_tr = "/soc/iocfg_tr@11eb0000";
		iocfg_tl = "/soc/iocfg_tl@11f20000";
		iocfg_lt = "/soc/iocfg_lt@11f30000";
		pio = "/soc/pinctrl";
		mmc1_pins_default = "/soc/pinctrl/mmc1default";
		mmc1_pins_uhs = "/soc/pinctrl/mmc1@0";
		mmc2_pins_default = "/soc/pinctrl/mmc2default";
		mmc2_pins_uhs = "/soc/pinctrl/mmc2@0";
		wlan7207h_wf0 = "/soc/pinctrl/wlan7207h_wf0";
		wlan7207h_wf1 = "/soc/pinctrl/wlan7207h_wf1";
		wlan7207c_wf0 = "/soc/pinctrl/wlan7207c_wf0";
		wlan7207c_wf1 = "/soc/pinctrl/wlan7207c_wf1";
		wlan7205c_wf0 = "/soc/pinctrl/wlan7205c_wf0";
		wlan7205c_wf1 = "/soc/pinctrl/wlan7205c_wf1";
		qm42195_wf0 = "/soc/pinctrl/qm42195_wf0";
		qm42195_wf1 = "/soc/pinctrl/qm42195_wf1";
		qm45197_wf0 = "/soc/pinctrl/qm45197_wf0";
		qm45197_wf1 = "/soc/pinctrl/qm45197_wf1";
		eint = "/soc/apirq@11e50000";
		apusys_rv = "/soc/apusys_rv";
		apusys_hw_logger = "/soc/apusys_hw_logger";
		mtk_apu_mem_code = "/soc/mtk_apu_mem_code";
		mtk_apu_mem_data = "/soc/mtk_apu_mem_data";
		dfd_mcu = "/soc/dfd_mcu@0c530000";
		dfd_cache = "/soc/dfd_mcu@0c530000/dfd_cache";
		fhctl = "/soc/fhctl@1000ce00";
		drm = "/soc/drm@1000d000";
		srclken_rc = "/soc/srclken-rc@1c00d000";
		clock_buffer_ctrl = "/soc/clock_buffer_ctrl";
		gps = "/soc/gps@18c00000";
		watchdog = "/soc/watchdog@1c007000";
		masp = "/soc/masp@1c009000";
		systimer = "/soc/systimer@1c011000";
		dvfsrc = "/soc/dvfsrc@1c00f000";
		dvfsrc_vcore = "/soc/dvfsrc@1c00f000/dvfsrc-vcore";
		dvfsrc_freq_opp8 = "/soc/dvfsrc@1c00f000/opp8";
		dvfsrc_freq_opp7 = "/soc/dvfsrc@1c00f000/opp7";
		dvfsrc_freq_opp6 = "/soc/dvfsrc@1c00f000/opp6";
		dvfsrc_freq_opp5 = "/soc/dvfsrc@1c00f000/opp5";
		dvfsrc_freq_opp4 = "/soc/dvfsrc@1c00f000/opp4";
		dvfsrc_freq_opp3 = "/soc/dvfsrc@1c00f000/opp3";
		dvfsrc_freq_opp2 = "/soc/dvfsrc@1c00f000/opp2";
		dvfsrc_freq_opp1 = "/soc/dvfsrc@1c00f000/opp1";
		dvfsrc_freq_opp0 = "/soc/dvfsrc@1c00f000/opp0";
		keypad = "/soc/kp@1c00e000";
		scp_infra = "/soc/scp_infra@10001000";
		md1_sim1_hot_plug_eint = "/soc/MD1_SIM1_HOT_PLUG_EINT";
		md1_sim2_hot_plug_eint = "/soc/MD1_SIM2_HOT_PLUG_EINT";
		md1_pmic1_eint = "/soc/MD1_PMIC1_EINT";
		mtkfb = "/soc/mtkfb@0";
		slbc = "/soc/slbc@00113c00";
		swpm = "/soc/swpm";
		emicen = "/soc/emicen@10219000";
		emichn = "/soc/emichn@10235000";
		irtx_pwm = "/soc/irtx_pwm";
		spi0 = "/soc/spi0@11010000";
		spi1 = "/soc/spi1@11011000";
		spi2 = "/soc/spi2@11012000";
		spi3 = "/soc/spi3@11013000";
		spi4 = "/soc/spi4@11014000";
		spi5 = "/soc/spi5@11015000";
		spi6 = "/soc/spi6@11016000";
		spi7 = "/soc/spi7@11017000";
		dramc = "/soc/dramc@10230000";
		dcm = "/soc/dcm@10001000";
		i2c0 = "/soc/i2c@11f40000";
		i2c1 = "/soc/i2c@11d00000";
		i2c2 = "/soc/i2c@11d01000";
		i2c3 = "/soc/i2c@11d02000";
		i2c4 = "/soc/i2c@11d03000";
		i2c5 = "/soc/i2c@11280000";
		rt5133 = "/soc/i2c@11280000/rt5133@18";
		rt5133_ldo1 = "/soc/i2c@11280000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/soc/i2c@11280000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/soc/i2c@11280000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/soc/i2c@11280000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/soc/i2c@11280000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/soc/i2c@11280000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/soc/i2c@11280000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/soc/i2c@11280000/rt5133@18/regulators/LDO8";
		mt6375 = "/soc/i2c@11280000/mt6375@34";
		mt6375_adc = "/soc/i2c@11280000/mt6375@34/adc";
		mt6375_chg = "/soc/i2c@11280000/mt6375@34/chg";
		mt6375_otg_vbus = "/soc/i2c@11280000/mt6375@34/chg/otg";
		mt6375_typec = "/soc/i2c@11280000/mt6375@34/tcpc";
		mt6375_auxadc = "/soc/i2c@11280000/mt6375@34/auxadc";
		mtk_gauge = "/soc/i2c@11280000/mt6375@34/mtk_gauge";
		mt6375_batoc_throttle = "/soc/i2c@11280000/mt6375@34/mtk_battery_oc_throttling";
		i2c6 = "/soc/i2c@11281000";
		gate_ic = "/soc/i2c@11281000/gate_ic@11";
		i2c7 = "/soc/i2c@11d04000";
		i2c8 = "/soc/i2c@11d05000";
		i2c9 = "/soc/i2c@11d06000";
		mtk_leds = "/soc/mtk_leds";
		adspsys = "/soc/adspsys@1e000000";
		adsp_core0 = "/soc/adsp_core0@1e020000";
		adsp_core1 = "/soc/adsp_core1@1e090000";
		emimpu = "/soc/emimpu@10226000";
		logstore = "/soc/logstore";
		mmc1 = "/soc/mmc@11240000";
		mmc2 = "/soc/mmc@11242000";
		gpueb = "/soc/gpueb@13c00000";
		gpu_eb_rpc_bus_clk = "/soc/syscon@13f91000";
		mfgpll_pll_ctrl_clk = "/soc/syscon@13fa0000";
		gpuebpll_pll_ctrl_clk = "/soc/syscon@13fa0800";
		mfgscpll_pll_ctrl_clk = "/soc/syscon@13fa0c00";
		mfg_top_config_clk = "/soc/syscon@13fbf000";
		mmsys0_config_clk = "/soc/syscon@14000000";
		mmsys1_config_clk = "/soc/syscon@14400000";
		imgsys_main_clk = "/soc/syscon@15000000";
		dip_top_dip1_clk = "/soc/syscon@15110000";
		dip_nr_dip1_clk = "/soc/syscon@15130000";
		wpe1_dip1_clk = "/soc/syscon@15220000";
		ipesys_clk = "/soc/syscon@15330000";
		wpe2_dip1_clk = "/soc/syscon@15520000";
		wpe3_dip1_clk = "/soc/syscon@15620000";
		vdec_soc_gcon_base_clk = "/soc/syscon@1600f000";
		vdec_gcon_base_clk = "/soc/syscon@1602f000";
		venc_gcon_clk = "/soc/syscon@17000000";
		venc_gcon_core1_clk = "/soc/syscon@17800000";
		touch = "/soc/touch";
		apupll_pll_ctrl_clk = "/soc/syscon@190f3000";
		npupll_pll_ctrl_clk = "/soc/syscon@190f3400";
		apupll1_pll_ctrl_clk = "/soc/syscon@190f3800";
		nemi_bus = "/soc/syscon@10270000";
		semi_bus = "/soc/syscon@1030e000";
		scpsys = "/soc/power-controller@1c001000";
		vlpcfg_bus_clk = "/soc/syscon@1c00c000";
		vlp_cksys_clk = "/soc/syscon@1c013000";
		cam_main_r1a_clk = "/soc/syscon@1a000000";
		camsys_rawa_clk = "/soc/syscon@1a04f000";
		camsys_yuva_clk = "/soc/syscon@1a06f000";
		camsys_rawb_clk = "/soc/syscon@1a08f000";
		camsys_yuvb_clk = "/soc/syscon@1a0af000";
		camsys_rawc_clk = "/soc/syscon@1a0cf000";
		camsys_yuvc_clk = "/soc/syscon@1a0ef000";
		pda = "/soc/pda@1a100000";
		camsys_mraw_clk = "/soc/syscon@1a170000";
		ccu_main_clk = "/soc/syscon@1b200000";
		afe_clk = "/soc/syscon@1e100000";
		mminfra_config_clk = "/soc/syscon@1e800000";
		mm_m0_rsi_regs = "/soc/smi_mm_m0_rsi_regs@1e807000";
		mm_m1_rsi_regs = "/soc/smi_mm_m1_rsi_regs@1e808000";
		mdp_m0_rsi_regs = "/soc/smi_mdp_m0_rsi_regs@1e815000";
		mdp_m1_rsi_regs = "/soc/smi_mdp_m1_rsi_regs@1e816000";
		smi_infra_disp_subcommon0 = "/soc/smi_infra_disp_subcomm0@1e809000";
		smi_infra_disp_subcommon1 = "/soc/smi_infra_disp_subcomm1@1e80a000";
		smi_sysram_subcommon3 = "/soc/smi_sysram_subcomm3@1e80d000";
		smi_sysram_subcommon4 = "/soc/smi_sysram_subcomm4@1e80e000";
		smi_mdp_subcommon4 = "/soc/smi_mdp_subcomm4@1e817000";
		smi_mdp_subcommon5 = "/soc/smi_mdp_subcomm5@1e818000";
		smi_disp_common = "/soc/smi_disp_comm@1e801000";
		smi_sysram_common = "/soc/smi_sysram_comm@1e80b000";
		smi_sysram_subcommon2 = "/soc/smi_sysram_subcomm2@1e80c000";
		smi_mdp_common = "/soc/smi_mdp_comm@1e80f000";
		smi_disp_subcommon0 = "/soc/smi_sub_comm0@14023000";
		smi_img_subcommon0 = "/soc/smi_img_sub_comm0@15002000";
		smi_img_subcommon1 = "/soc/smi_img_sub_comm1@15003000";
		smi_disp_subcommon1 = "/soc/smi_sub_comm1@14423000";
		smi_cam_mm_subcommon0 = "/soc/smi_5x1_sub_comm0@1a005000";
		smi_cam_mdp_subcommon1 = "/soc/smi_8x1_sub_comm0@1a006000";
		smi_cam_sys_subcommon1 = "/soc/smi_5x1_sub_comm1@1a007000";
		smi_pd_isp_main = "/soc/smi_pd_isp_main";
		smi_pd_cam_main = "/soc/smi_pd_cam_main";
		smi_pd_dip1 = "/soc/smi_pd_dip1";
		smi_pd_ipe = "/soc/smi_pd_ipe";
		smi_pd_cam_mraw = "/soc/smi_pd_cam_mraw";
		smi_pd_cam_suba = "/soc/smi_pd_cam_suba";
		smi_pd_cam_subb = "/soc/smi_pd_cam_subb";
		smi_pd_cam_subc = "/soc/smi_pd_cam_subc";
		smi_larb9 = "/soc/smi_larb9@15001000";
		smi_larb18 = "/soc/smi_larb18@15004000";
		smi_larb10 = "/soc/smi_larb10@15120000";
		smi_larb15 = "/soc/smi_larb15@15140000";
		smi_larb11 = "/soc/smi_larb11@15230000";
		smi_larb12 = "/soc/smi_larb12@15340000";
		smi_larb22 = "/soc/smi_larb22@15530000";
		smi_larb23 = "/soc/smi_larb23@15630000";
		smi_larb13 = "/soc/smi_larb13@1a001000";
		smi_larb14 = "/soc/smi_larb14@1a002000";
		smi_larb25 = "/soc/smi_larb25@1a003000";
		smi_larb26 = "/soc/smi_larb26@1a004000";
		smi_larb16 = "/soc/smi_larb16@1a008000";
		smi_larb17 = "/soc/smi_larb17@1a009000";
		smi_larb27 = "/soc/smi_larb27@1a00a000";
		smi_larb29 = "/soc/smi_larb29@1a00b000";
		smi_larb28 = "/soc/smi_larb28@1a00c000";
		smi_larb30 = "/soc/smi_larb30@1a00d000";
		smi_larb19 = "/soc/smi_larb19@1b201000";
		smi_larb0 = "/soc/smi_larb0@14021000";
		smi_larb1 = "/soc/smi_larb1@14022000";
		smi_larb20 = "/soc/smi_larb20@14421000";
		smi_larb21 = "/soc/smi_larb21@14422000";
		smi_larb7 = "/soc/smi_larb7@17010000";
		smi_larb8 = "/soc/smi_larb8@17810000";
		smi_larb4 = "/soc/smi_larb4@1602e000";
		smi_larb6 = "/soc/smi_larb6@0x16009000";
		smi_larb5 = "/soc/smi_larb5@1600d000";
		disp_iommu_bank1 = "/soc/iommu@1e803000";
		disp_iommu_bank2 = "/soc/iommu@1e804000";
		disp_iommu_bank3 = "/soc/iommu@1e805000";
		disp_iommu_bank4 = "/soc/iommu@1e806000";
		disp_iommu = "/soc/iommu@1e802000";
		mdp_iommu_bank1 = "/soc/iommu@1e811000";
		mdp_iommu_bank2 = "/soc/iommu@1e812000";
		mdp_iommu_bank3 = "/soc/iommu@1e813000";
		mdp_iommu_bank4 = "/soc/iommu@1e814000";
		mdp_iommu = "/soc/iommu@1e810000";
		hwv = "/soc/syscon@10320000";
		emislb = "/soc/emislb@10342000";
		miu_kp = "/soc/miu_kp@10350000";
		miu_mpu = "/soc/miu_mpu@10352000";
		mtk_dmabufheap_debug0 = "/soc/dmaheap_test0";
		mtk_dmabufheap_debug1 = "/soc/dmaheap_test1";
		apu_iommu0_bank1 = "/soc/iommu@19011000";
		apu_iommu0_bank2 = "/soc/iommu@19012000";
		apu_iommu0_bank3 = "/soc/iommu@19013000";
		apu_iommu0_bank4 = "/soc/iommu@19014000";
		apu_iommu0 = "/soc/iommu@19010000";
		apu_iommu1_bank1 = "/soc/iommu@19016000";
		apu_iommu1_bank2 = "/soc/iommu@19017000";
		apu_iommu1_bank3 = "/soc/iommu@19018000";
		apu_iommu1_bank4 = "/soc/iommu@19019000";
		apu_iommu1 = "/soc/iommu@19015000";
		opp_table_disp0 = "/soc/opp-table-disp0";
		opp_table_disp1 = "/soc/opp-table-disp1";
		opp_table_mminfra = "/soc/opp-table-mminfra";
		opp_table_venc = "/soc/opp-table-venc";
		opp_table_vdec = "/soc/opp-table-vdec";
		opp_table_mdp0 = "/soc/opp-table-mdp0";
		opp_table_mdp1 = "/soc/opp-table-mdp1";
		ufs_ao_config_clk = "/soc/syscon@112b8000";
		ufsaocfg_rst = "/soc/syscon@112b8000/reset-controller";
		ufs_pdn_cfg_clk = "/soc/syscon@112bc000";
		ufspdncfg_rst = "/soc/syscon@112bc000/reset-controller";
		mmqos = "/soc/interconnect";
		ufshci = "/soc/ufshci@112b0000";
		scp = "/soc/scp@1c700000";
		scp_clk_ctrl = "/soc/scp_clk_ctrl@1c721000";
		scp_gpio = "/soc/scp_gpio@10005000";
		gce = "/soc/gce@1e980000";
		gce_sec = "/soc/gce_mbox_sec@1e980000";
		gce_m = "/soc/gce@1e990000";
		gce_m_sec = "/soc/gce_mbox_m_sec@1e990000";
		disp_pwm = "/soc/disp_pwm0@1100e000";
		dispsys_config = "/soc/dispsys_config@14000000";
		disp_mutex0 = "/soc/disp_mutex@14001000";
		disp_ovl0 = "/soc/disp_ovl@14002000";
		disp_ovl0_2l = "/soc/disp_ovl@14003000";
		disp_ovl1_2l = "/soc/disp_ovl@14004000";
		disp_rsz0 = "/soc/disp_rsz0@14005000";
		disp_rdma0 = "/soc/disp_rdma@14006000";
		disp_tdshp0 = "/soc/disp_tdshp@14007000";
		disp_c3d0 = "/soc/disp_c3d@14008000";
		disp_color0 = "/soc/disp_color@14009000";
		disp_ccorr0_0 = "/soc/disp_ccorr@1400a000";
		disp_ccorr0_1 = "/soc/disp_ccorr@1400b000";
		disp_mdp_aal0 = "/soc/disp_mdp_aal@1400c000";
		disp_aal0 = "/soc/disp_aal@1400d000";
		disp_gamma0 = "/soc/disp_gamma@1400e000";
		disp_postmask0 = "/soc/disp_postmask0@1400f000";
		disp_dither0 = "/soc/disp_dither@14010000";
		disp_chist0 = "/soc/disp_chist@14011000";
		disp_chist1 = "/soc/disp_chist@14012000";
		disp_cm0 = "/soc/disp_cm@14013000";
		disp_spr0 = "/soc/disp_spr@14014000";
		disp_dsc0_wrap = "/soc/disp_dsc_wrap@14015000";
		disp_merge0 = "/soc/disp_merge@14016000";
		gateic0 = "/soc/gateic@0";
		dsi0 = "/soc/dsi@14017000";
		dsi_te = "/soc/dsi_te";
		disp_wdma0 = "/soc/disp_wdma0@14018000";
		disp_rdma1 = "/soc/disp_rdma@1401c000";
		disp_wdma1 = "/soc/disp_wdma1@1401f000";
		inlinerot0 = "/soc/inlinerot@14020000";
		disp_ovl1 = "/soc/disp_ovl@14402000";
		disp_ovl2_2l = "/soc/disp_ovl@14403000";
		disp_ovl3_2l = "/soc/disp_ovl@14404000";
		disp_rsz1 = "/soc/disp_rsz0@14405000";
		disp_rdma2 = "/soc/disp_rdma@14406000";
		disp_tdshp1 = "/soc/disp_tdshp@14407000";
		disp_c3d1 = "/soc/disp_c3d@14408000";
		disp_color1 = "/soc/disp_color@14409000";
		disp_ccorr1_0 = "/soc/disp_ccorr@1440a000";
		disp_ccorr1_1 = "/soc/disp_ccorr@1440b000";
		disp_mdp_aal1 = "/soc/disp_mdp_aal@1440c000";
		disp_aal1 = "/soc/disp_aal@1440d000";
		disp_gamma1 = "/soc/disp_gamma@1440e000";
		disp_postmask1 = "/soc/disp_postmask0@1440f000";
		disp_dither1 = "/soc/disp_dither@14410000";
		disp_chist2 = "/soc/disp_chist@14411000";
		disp_chist3 = "/soc/disp_chist@14412000";
		disp_cm1 = "/soc/disp_cm@14413000";
		disp_spr1 = "/soc/disp_spr@14414000";
		disp_dsc1_wrap = "/soc/disp_dsc1_wrap@14415000";
		disp_merge1 = "/soc/disp_merge@14416000";
		disp_wdma2 = "/soc/disp_wdma0@14418000";
		disp_rdma3 = "/soc/disp_rdma@1441c000";
		dp_intf = "/soc/disp_dp_intf0@1441d000";
		inlinerot1 = "/soc/inlinerot@14420000";
		dp_tx = "/soc/dp_tx@14800000";
		disp_wdma3 = "/soc/disp_wdma1@1441f000";
		hcp = "/soc/hcp@0";
		imgsys_fw = "/soc/imgsys_fw@15000000";
		dvs = "/soc/dvs@15300000";
		dvp = "/soc/dvp@15300800";
		aie = "/soc/aie@15310000";
		ipesys_me = "/soc/ipesys_me@15320000";
		vcu = "/soc/vcu@16000000";
		vdec_fmt = "/soc/vdec_fmt@16005000";
		vcp = "/soc/vcp@1ec00000";
		vcp_io2 = "/soc/vcp_iommu_vdec";
		vcp_io3 = "/soc/vcp_iommu_venc";
		vcp_io4 = "/soc/vcp_iommu_work";
		mdpsys_config = "/soc/mdpsys_config@1f000000";
		mdp = "/soc/mdp@1f000000";
		mdpsys_config_clk = "/soc/syscon@1f000000";
		smi_larb2 = "/soc/smi_larb2@1f002000";
		mdp_mutex0 = "/soc/mdp_mutex@1f001000";
		mdp_rdma0 = "/soc/mdp_rdma@1f003000";
		mdp_rdma1 = "/soc/mdp_rdma@1f004000";
		mdp_hdr0 = "/soc/mdp_hdr@1f005000";
		mdp_hdr1 = "/soc/mdp_hdr@1f006000";
		mdp_aal0 = "/soc/mdp_aal@1f007000";
		mdp_aal1 = "/soc/mdp_aal@1f008000";
		mdp_rsz0 = "/soc/mdp_rsz@1f009000";
		mdp_rsz1 = "/soc/mdp_rsz@1f00a000";
		mdp_tdshp0 = "/soc/mdp_tdshp@1f00b000";
		mdp_tdshp1 = "/soc/mdp_tdshp@1f00c000";
		mdp_color0 = "/soc/mdp_color@1f00d000";
		mdp_color1 = "/soc/mdp_color@1f00e000";
		mdp_wrot0 = "/soc/mdp_wrot@1f00f000";
		mdp_wrot1 = "/soc/mdp_wrot@1f010000";
		mdp_fg0 = "/soc/mdp_fg@1f011000";
		mdp_fg1 = "/soc/mdp_fg@1f012000";
		mdpsys1_config_clk = "/soc/syscon@1f800000";
		smi_larb3 = "/soc/smi_larb3@1f802000";
		mmlsys_config = "/soc/mmlsys_config@1f800000";
		mml_hdr0 = "/soc/mml_hdr0@1f805000";
		mml_hdr1 = "/soc/mml_hdr1@1f806000";
		mml_aal0 = "/soc/mml_aal0@1f807000";
		mml_aal1 = "/soc/mml_aal1@1f808000";
		mml_rsz0 = "/soc/mml_rsz0@1f809000";
		mml_rsz1 = "/soc/mml_rsz1@1f80a000";
		mml_tdshp0 = "/soc/mml_tdshp0@1f80b000";
		mml_tdshp1 = "/soc/mml_tdshp1@1f80c000";
		mml_color0 = "/soc/mml_color0@1f80d000";
		mml_color1 = "/soc/mml_color1@1f80e000";
		mml_wrot0 = "/soc/mml_wrot0@1f80f000";
		mml_wrot1 = "/soc/mml_wrot1@1f810000";
		mml_rsz2 = "/soc/mml_rsz2@1f813000";
		mml_rsz3 = "/soc/mml_rsz3@1f814000";
		mml_wrot2 = "/soc/mml_wrot2@1f815000";
		mml_wrot3 = "/soc/mml_wrot3@1f816000";
		odm = "/soc/odm";
		rt5133_eint = "/soc/odm/rt5133_eint";
		rt5133_gpio1 = "/soc/odm/rt5133-gpio1";
		rt5133_gpio2 = "/soc/odm/rt5133-gpio2";
		rt5133_gpio3 = "/soc/odm/rt5133-gpio3";
		ssusb = "/soc/usb0@11201000";
		mtu3_drd_switch = "/soc/usb0@11201000/port/endpoint@0";
		usb_host = "/soc/usb0@11201000/xhci0@11200000";
		ssusb1 = "/soc/usb1@11211000";
		mtu3_drd_switch1 = "/soc/usb1@11211000/port/endpoint@0";
		usb_host1 = "/soc/usb1@11211000/xhci1@11210000";
		u3phy = "/soc/usb-phy0@11e40000";
		u2port0 = "/soc/usb-phy0@11e40000/usb2-phy0@11e40000";
		u3port0 = "/soc/usb-phy0@11e40000/usb3-phy0@11e43000";
		u3phy1 = "/soc/usb-phy1@11e30000";
		u2port1 = "/soc/usb-phy1@11e30000/usb2-phy1@11e30000";
		u3fpgaphy = "/soc/usb-phy";
		u3fpgaport0 = "/soc/usb-phy/usb-phy@0";
		usb_boost = "/soc/usb_boost_manager";
		typec_mux_switch = "/soc/typec_mux_switch";
		usb_dp_selector = "/soc/usb_dp_selector@10005600";
		mrdump_ext_rst = "/soc/mrdump_ext_rst";
		mipi_tx_config0 = "/soc/mipi_tx_config@11f70000";
		lk_charger = "/lk_charger";
		pe = "/pe";
		pe2 = "/pe2";
		pdc = "/pdc";
		pe4 = "/pe4";
		pe5 = "/pe5";
		charger = "/charger";
		xagapro_charger = "/xagapro_charger";
		fm = "/fm@18000000";
		connfem = "/connfem@18000000";
		nofem = "/connfem@18000000/nofem";
		wlan7207h = "/connfem@18000000/wlan7207h";
		wlan7205c = "/connfem@18000000/wlan7205c";
		wlan7207c = "/connfem@18000000/wlan7207c";
		qm42195 = "/connfem@18000000/qm42195";
		qm45197 = "/connfem@18000000/qm45197";
		btif = "/btif@1100c000";
		consys = "/consys@18000000";
		bt = "/bt@18000000";
		wifi = "/wifi@18000000";
		extcon_usb = "/extcon_usb";
		usb_role = "/extcon_usb/port/endpoint@0";
		extcon_usb1 = "/extcon_usb1";
		usb_role1 = "/extcon_usb1/port/endpoint@0";
		gpu_protected_memory_allocator = "/protected-memory-allocator";
		mali = "/mali@13000000";
		camisp = "/camisp@1a000000";
		remoteproc_ccd = "/remoteproc_ccd@1a030000";
		gpu_mali_opp = "/opp-table0";
		gpufreq = "/gpufreq";
		gpufreq_wrapper = "/gpufreq_wrapper";
		ged = "/ged";
		efuse = "/efuse@11f10000";
		efuse_segment = "/efuse@11f10000/segment@78";
		lvts_e_data1 = "/efuse@11f10000/data1";
		lvts_e_data2 = "/efuse@11f10000/data2";
		lvts_e_data3 = "/efuse@11f10000/data3";
		lkginfo = "/efuse@11f10000/lkg";
		lvts = "/lvts@10315000";
		tboard_thermistor1 = "/thermal-ntc1";
		tboard_thermistor2 = "/thermal-ntc2";
		tboard_thermistor3 = "/thermal-ntc3";
		tboard_thermistor4 = "/thermal-ntc4";
		tboard_thermistor5 = "/thermal-ntc5";
		tboard_thermistor6 = "/thermal-ntc6";
		tboard_thermistor7 = "/thermal-ntc7";
		tboard_thermistor8 = "/thermal-ntc8";
		tboard_thermistor9 = "/thermal-ntc9";
		tboard_thermistor10 = "/thermal-ntc10";
		tsx_thermistor = "/thermal-tsx";
		md_cooler = "/md-cooler";
		pa1 = "/md-cooler/pa1";
		mutt_pa1 = "/md-cooler/pa1/mutt-pa1";
		tx_pwr_pa1 = "/md-cooler/pa1/tx-pwr-pa1";
		pa2 = "/md-cooler/pa2";
		mutt_pa2 = "/md-cooler/pa2/mutt-pa2";
		tx_pwr_pa2 = "/md-cooler/pa2/tx-pwr-pa2";
		scg_off_pa2 = "/md-cooler/pa2/scg-off-pa2";
		charger_cooler = "/charger-cooler";
		backlight_cooler = "/backlight-cooler";
		therm_intf = "/therm_intf@00114000";
		thermal_zones = "/thermal-zones";
		soc_max_crit = "/thermal-zones/soc_max/trips/soc_max_crit@0";
		mtktsAP = "/thermal-zones/mtktsAP";
		mtktsbtsmdpa = "/thermal-zones/mtktsbtsmdpa";
		mtktsbtsnrpa = "/thermal-zones/mtktsbtsnrpa";
		tsx = "/thermal-zones/tsx";
		mt6363_temp = "/mt6363_temp";
		mt6368_temp = "/mt6368_temp";
		pbm = "/pbm";
		mdpm = "/mdpm";
		cpu_power_throttling = "/cpu_power_throttling";
		md_power_throttling = "/md_power_throttling";
		bp_thl = "/bp_thl";
		smart_pa = "/smart_pa";
		pd_cp_manager = "/pd_cp_manager";
		xiaomi_charge = "/xiaomi_charge";
		xagapro_PCM = "/xagapro_PCM";
		pd_adapter = "/pd_adapter";
		flashlight_core = "/flashlight_core";
		mtk_composite_v4l2_1 = "/mtk_composite_v4l2_1";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		mtk_ctd = "/mtk_ctd";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		afe = "/mt6895-afe-pcm@1e100000";
		btcvsd_snd = "/mtk-btcvsd-snd@18830000";
		snd_scp_ultra = "/snd_scp_ultra";
		sound = "/sound";
		clkmgr = "/syscon@50000000";
		snd_audio_dsp = "/snd_audio_dsp";
		speech_usip_mem = "/speech_usip_mem";
		apu_top_3 = "/apu_top_3";
		mtk_lpm = "/mtk_lpm";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@0c53a000";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		level_bt = "/mtk_lpm/irq-remain-list/level_bt";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_usb_host = "/mtk_lpm/irq-remain-list/level_usb_host";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_cpu_buck_ldo = "/mtk_lpm/constraint-list/rc_cpu_buck_ldo";
		spm_cond_cg = "/mtk_lpm/spm-cond-list/spm_cond_cg";
		spm_cond_pll = "/mtk_lpm/spm-cond-list/spm_cond_pll";
		met_emi = "/met/met_emi";
		mcupm_rts_header = "/met/mcupm-rts-header";
		sspm_rts_header = "/met/sspm-rts-header";
		seninf_top = "/seninf_top@1a010000";
		drm_wv = "/drm_wv";
	};
};
