Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 26 19:33:19 2022
| Host         : DESKTOP-R3SF2J1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DEVICE_control_sets_placed.rpt
| Design       : DEVICE
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   262 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |             181 |           82 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_old_IBUF_BUFG   | rec_uart/received_data[1]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | tranceiver/t_i_1_n_0                 |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[4]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[0]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[3]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[2]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[5]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[6]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clk_old_IBUF_BUFG   | rec_uart/received_data[7]_i_1_n_0    |                                   |                1 |              1 |         1.00 |
|  clkNew_reg_n_0_BUFG |                                      |                                   |                2 |              2 |         1.00 |
|  div26/out[0]        |                                      |                                   |                1 |              3 |         3.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[3][15]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[2][7]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[3][19]_i_1_n_0         |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[4][19]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   |                                      | prima3/y[4][2]_i_1_n_0            |                3 |              4 |         1.33 |
|  clk_old_IBUF_BUFG   | uart/FSM_sequential_state[3]_i_1_n_0 |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | uart/fsmDout_0                       |                                   |                3 |              4 |         1.33 |
|  clk_old_IBUF_BUFG   | prima3/matrix[4][11]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[3][7]_i_1_n_0          |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[3][3]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[4][15]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[4][3]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[4][7]_i_1_n_0          |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[0][19]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[0][11]_i_1_n_0         |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[0][15]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[0][3]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[2][15]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[2][3]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[2][11]_i_1_n_0         |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[0][7]_i_1_n_0          |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[1][19]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[1][3]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[1][11]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[2][19]_i_1_n_0         |                                   |                1 |              4 |         4.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[1][7]_i_1_n_0          |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[1][15]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clk_old_IBUF_BUFG   | prima3/matrix[3][11]_i_1_n_0         |                                   |                2 |              4 |         2.00 |
|  clkNew_reg_n_0_BUFG | hvsync_generator/E[0]                |                                   |                3 |              5 |         1.67 |
|  clk_old_IBUF_BUFG   | prima3/y[1][2]_i_1_n_0               | prima3/y[4][2]_i_1_n_0            |                4 |              9 |         2.25 |
|  clk_old_IBUF_BUFG   | prima3/y[0][2]_i_1_n_0               | prima3/y[4][2]_i_1_n_0            |                6 |             10 |         1.67 |
|  clk_old_IBUF_BUFG   | prima3/y[4][2]_i_2_n_0               | prima3/y[4][2]_i_1_n_0            |                7 |             10 |         1.43 |
|  clk_old_IBUF_BUFG   | prima3/y[3][2]_i_1_n_0               | prima3/y[4][2]_i_1_n_0            |                6 |             10 |         1.67 |
|  clk_old_IBUF_BUFG   | prima3/y[2][2]_i_1_n_0               | prima3/y[4][2]_i_1_n_0            |                8 |             10 |         1.25 |
|  clkNew_reg_n_0_BUFG |                                      | hvsync_generator/hmaxxed          |                3 |             11 |         3.67 |
|  clkNew_reg_n_0_BUFG | hvsync_generator/hmaxxed             | hvsync_generator/ypos[10]_i_1_n_0 |                5 |             11 |         2.20 |
|  clk_old_IBUF_BUFG   | rec_uart/state                       | rec_uart/state[17]_i_1_n_0        |               10 |             17 |         1.70 |
|  clk_old_IBUF_BUFG   | tranceiver/state[18]_i_1_n_0         |                                   |                6 |             19 |         3.17 |
|  clk_old_IBUF_BUFG   | uart/E[0]                            | uart/reset_signal                 |                8 |             20 |         2.50 |
|  clk_old_IBUF_BUFG   | rec_uart/E[0]                        |                                   |                4 |             20 |         5.00 |
|  clk_old_IBUF_BUFG   | prima3/RES[19]_i_1_n_0               |                                   |               13 |             20 |         1.54 |
|  clk_old_IBUF_BUFG   | prima3/i[31]_i_2_n_0                 | prima3/i[31]_i_1_n_0              |                8 |             30 |         3.75 |
|  clk_old_IBUF_BUFG   |                                      |                                   |               22 |             42 |         1.91 |
+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


