Analysis & Synthesis report for SnakesAndLadders
Sun Dec 02 15:28:32 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SnakesAndLadders|control:c1|currentState
 11. State Machine - |SnakesAndLadders|control:c1|nextState
 12. User-Specified and Inferred Latches
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated
 19. Source assignments for startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated
 20. Source assignments for dice1ROM:u5|altsyncram:altsyncram_component|altsyncram_o6g1:auto_generated
 21. Source assignments for dice2ROM:u6|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated
 22. Source assignments for dice3ROM:u7|altsyncram:altsyncram_component|altsyncram_q6g1:auto_generated
 23. Source assignments for dice4ROM:u8|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated
 24. Source assignments for dice5ROM:u9|altsyncram:altsyncram_component|altsyncram_s6g1:auto_generated
 25. Source assignments for dice6ROM:u10|altsyncram:altsyncram_component|altsyncram_t6g1:auto_generated
 26. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated
 27. Parameter Settings for User Entity Instance: boardROM:u2|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: startScreenROM:u3|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: dice1ROM:u5|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: dice2ROM:u6|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: dice3ROM:u7|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: dice4ROM:u8|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: dice5ROM:u9|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: dice6ROM:u10|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 37. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 47. Parameter Settings for Inferred Entity Instance: screenXandYcounter:u13|lpm_divide:Mod1
 48. Parameter Settings for Inferred Entity Instance: screenXandYcounter:u13|lpm_divide:Mod0
 49. altsyncram Parameter Settings by Entity Instance
 50. altpll Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "hex_decoder:H5"
 52. Port Connectivity Checks: "hex_decoder:H4"
 53. Port Connectivity Checks: "hex_decoder:H3"
 54. Port Connectivity Checks: "hex_decoder:H2"
 55. Port Connectivity Checks: "hex_decoder:H1"
 56. Port Connectivity Checks: "hex_decoder:H0"
 57. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 58. Port Connectivity Checks: "vga_adapter:VGA"
 59. Port Connectivity Checks: "getCoordinates:c523"
 60. Port Connectivity Checks: "getCoordinates:c4"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 02 15:28:32 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; SnakesAndLadders                            ;
; Top-level Entity Name           ; SnakesAndLadders                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 206                                         ;
; Total pins                      ; 81                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,377,350                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SnakesAndLadders   ; SnakesAndLadders   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; SnakesAndLadders.v               ; yes             ; User Verilog HDL File                  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v         ;         ;
; startScreenROM.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/startScreenROM.v           ;         ;
; boardROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/boardROM.v                 ;         ;
; dice1ROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice1ROM.v                 ;         ;
; dice2ROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice2ROM.v                 ;         ;
; dice3ROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice3ROM.v                 ;         ;
; dice4ROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice4ROM.v                 ;         ;
; dice5ROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice5ROM.v                 ;         ;
; dice6ROM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice6ROM.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_hag1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_hag1.tdf     ;         ;
; board.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/board.mif                  ;         ;
; db/decode_g2a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/decode_g2a.tdf          ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/mux_8hb.tdf             ;         ;
; db/altsyncram_nvg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_nvg1.tdf     ;         ;
; startscreen.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/startscreen.mif            ;         ;
; db/altsyncram_o6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_o6g1.tdf     ;         ;
; dice1.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice1.mif                  ;         ;
; db/altsyncram_p6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_p6g1.tdf     ;         ;
; dice2.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice2.mif                  ;         ;
; db/altsyncram_q6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_q6g1.tdf     ;         ;
; dice3.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice3.mif                  ;         ;
; db/altsyncram_r6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_r6g1.tdf     ;         ;
; dice4.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice4.mif                  ;         ;
; db/altsyncram_s6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_s6g1.tdf     ;         ;
; dice5.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice5.mif                  ;         ;
; db/altsyncram_t6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_t6g1.tdf     ;         ;
; dice6.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice6.mif                  ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v              ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_address_translator.v   ;         ;
; db/altsyncram_9tm1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_9tm1.tdf     ;         ;
; db/decode_nma.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/decode_nma.tdf          ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_pll.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altpll_80u.tdf          ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_controller.v           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_72m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_72m.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_qse.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_qse.tdf       ;         ;
; db/lpm_divide_4am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_4am.tdf      ;         ;
; db/lpm_divide_7am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_7am.tdf      ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_dkh.tdf ;         ;
; db/alt_u_div_0te.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_0te.tdf       ;         ;
; db/lpm_divide_n3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_n3m.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_qve.tdf       ;         ;
; db/lpm_divide_t3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_t3m.tdf      ;         ;
; db/sign_div_unsign_0mh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_0mh.tdf ;         ;
; db/alt_u_div_60f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_60f.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 779            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1264           ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 283            ;
;     -- 5 input functions                    ; 107            ;
;     -- 4 input functions                    ; 171            ;
;     -- <=3 input functions                  ; 697            ;
;                                             ;                ;
; Dedicated logic registers                   ; 206            ;
;                                             ;                ;
; I/O pins                                    ; 81             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2377350        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 441            ;
; Total fan-out                               ; 11608          ;
; Average fan-out                             ; 5.93           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |SnakesAndLadders                                       ; 1264 (7)            ; 206 (0)                   ; 2377350           ; 0          ; 81   ; 0            ; |SnakesAndLadders                                                                                                                        ; SnakesAndLadders       ; work         ;
;    |boardROM:u2|                                        ; 10 (0)              ; 0 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|boardROM:u2                                                                                                            ; boardROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 10 (0)              ; 0 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|boardROM:u2|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;          |altsyncram_hag1:auto_generated|               ; 10 (0)              ; 0 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated                                             ; altsyncram_hag1        ; work         ;
;             |decode_g2a:rden_decode|                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|decode_g2a:rden_decode                      ; decode_g2a             ; work         ;
;    |control:c1|                                         ; 32 (32)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|control:c1                                                                                                             ; control                ; work         ;
;    |dataPath:d1|                                        ; 232 (232)           ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|dataPath:d1                                                                                                            ; dataPath               ; work         ;
;    |dice1ROM:u5|                                        ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice1ROM:u5                                                                                                            ; dice1ROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice1ROM:u5|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;          |altsyncram_o6g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice1ROM:u5|altsyncram:altsyncram_component|altsyncram_o6g1:auto_generated                                             ; altsyncram_o6g1        ; work         ;
;    |dice2ROM:u6|                                        ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice2ROM:u6                                                                                                            ; dice2ROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice2ROM:u6|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;          |altsyncram_p6g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice2ROM:u6|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated                                             ; altsyncram_p6g1        ; work         ;
;    |dice3ROM:u7|                                        ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice3ROM:u7                                                                                                            ; dice3ROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice3ROM:u7|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;          |altsyncram_q6g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice3ROM:u7|altsyncram:altsyncram_component|altsyncram_q6g1:auto_generated                                             ; altsyncram_q6g1        ; work         ;
;    |dice4ROM:u8|                                        ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice4ROM:u8                                                                                                            ; dice4ROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice4ROM:u8|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;          |altsyncram_r6g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice4ROM:u8|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated                                             ; altsyncram_r6g1        ; work         ;
;    |dice5ROM:u9|                                        ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice5ROM:u9                                                                                                            ; dice5ROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice5ROM:u9|altsyncram:altsyncram_component                                                                            ; altsyncram             ; work         ;
;          |altsyncram_s6g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice5ROM:u9|altsyncram:altsyncram_component|altsyncram_s6g1:auto_generated                                             ; altsyncram_s6g1        ; work         ;
;    |dice6ROM:u10|                                       ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice6ROM:u10                                                                                                           ; dice6ROM               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice6ROM:u10|altsyncram:altsyncram_component                                                                           ; altsyncram             ; work         ;
;          |altsyncram_t6g1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 50625             ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice6ROM:u10|altsyncram:altsyncram_component|altsyncram_t6g1:auto_generated                                            ; altsyncram_t6g1        ; work         ;
;    |dice:d14|                                           ; 4 (4)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|dice:d14                                                                                                               ; dice                   ; work         ;
;    |diceCLOCK:u11|                                      ; 29 (29)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|diceCLOCK:u11                                                                                                          ; diceCLOCK              ; work         ;
;    |diceDisplayCount:u4|                                ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|diceDisplayCount:u4                                                                                                    ; diceDisplayCount       ; work         ;
;    |diceSwitcher:u12|                                   ; 22 (22)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|diceSwitcher:u12                                                                                                       ; diceSwitcher           ; work         ;
;    |getCoordinates:c4|                                  ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|getCoordinates:c4                                                                                                      ; getCoordinates         ; work         ;
;    |getCoordinates:c523|                                ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|getCoordinates:c523                                                                                                    ; getCoordinates         ; work         ;
;    |hex_decoder:H0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|hex_decoder:H0                                                                                                         ; hex_decoder            ; work         ;
;    |hex_decoder:H1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|hex_decoder:H1                                                                                                         ; hex_decoder            ; work         ;
;    |hex_decoder:H3|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|hex_decoder:H3                                                                                                         ; hex_decoder            ; work         ;
;    |hex_decoder:H4|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|hex_decoder:H4                                                                                                         ; hex_decoder            ; work         ;
;    |lpm_divide:Div0|                                    ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div0                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_4am:auto_generated|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                          ; lpm_divide_4am         ; work         ;
;          |sign_div_unsign_akh:divider|                  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh    ; work         ;
;             |alt_u_div_qse:divider|                     ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                        ; alt_u_div_qse          ; work         ;
;    |lpm_divide:Div1|                                    ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div1                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_7am:auto_generated|                   ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div1|lpm_divide_7am:auto_generated                                                                          ; lpm_divide_7am         ; work         ;
;          |sign_div_unsign_dkh:divider|                  ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div1|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                                              ; sign_div_unsign_dkh    ; work         ;
;             |alt_u_div_0te:divider|                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div1|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                        ; alt_u_div_0te          ; work         ;
;    |lpm_divide:Div2|                                    ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div2                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_4am:auto_generated|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div2|lpm_divide_4am:auto_generated                                                                          ; lpm_divide_4am         ; work         ;
;          |sign_div_unsign_akh:divider|                  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh    ; work         ;
;             |alt_u_div_qse:divider|                     ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                        ; alt_u_div_qse          ; work         ;
;    |lpm_divide:Div3|                                    ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div3                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_7am:auto_generated|                   ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div3|lpm_divide_7am:auto_generated                                                                          ; lpm_divide_7am         ; work         ;
;          |sign_div_unsign_dkh:divider|                  ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div3|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                                              ; sign_div_unsign_dkh    ; work         ;
;             |alt_u_div_0te:divider|                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Div3|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                        ; alt_u_div_0te          ; work         ;
;    |lpm_divide:Mod0|                                    ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod0                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_72m:auto_generated|                   ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                          ; lpm_divide_72m         ; work         ;
;          |sign_div_unsign_akh:divider|                  ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh    ; work         ;
;             |alt_u_div_qse:divider|                     ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                        ; alt_u_div_qse          ; work         ;
;    |lpm_divide:Mod1|                                    ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod1                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_72m:auto_generated|                   ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod1|lpm_divide_72m:auto_generated                                                                          ; lpm_divide_72m         ; work         ;
;          |sign_div_unsign_akh:divider|                  ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh    ; work         ;
;             |alt_u_div_qse:divider|                     ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                        ; alt_u_div_qse          ; work         ;
;    |screenXandYcounter:u13|                             ; 502 (193)           ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13                                                                                                 ; screenXandYcounter     ; work         ;
;       |lpm_divide:Mod0|                                 ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_t3m:auto_generated|                ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod0|lpm_divide_t3m:auto_generated                                                   ; lpm_divide_t3m         ; work         ;
;             |sign_div_unsign_0mh:divider|               ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_0mh:divider                       ; sign_div_unsign_0mh    ; work         ;
;                |alt_u_div_60f:divider|                  ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider ; alt_u_div_60f          ; work         ;
;       |lpm_divide:Mod1|                                 ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|                ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod1|lpm_divide_n3m:auto_generated                                                   ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider|               ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|                  ; 113 (113)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|screenXandYcounter:u13|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider ; alt_u_div_qve          ; work         ;
;    |sixteeenCycleCounter:u325433243|                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|sixteeenCycleCounter:u325433243                                                                                        ; sixteeenCycleCounter   ; work         ;
;    |slowerCLOCK:u1|                                     ; 21 (21)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|slowerCLOCK:u1                                                                                                         ; slowerCLOCK            ; work         ;
;    |startScreenROM:u3|                                  ; 9 (0)               ; 4 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|startScreenROM:u3                                                                                                      ; startScreenROM         ; work         ;
;       |altsyncram:altsyncram_component|                 ; 9 (0)               ; 4 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|startScreenROM:u3|altsyncram:altsyncram_component                                                                      ; altsyncram             ; work         ;
;          |altsyncram_nvg1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated                                       ; altsyncram_nvg1        ; work         ;
;             |mux_8hb:mux2|                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated|mux_8hb:mux2                          ; mux_8hb                ; work         ;
;    |vga_adapter:VGA|                                    ; 114 (2)             ; 34 (0)                    ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA                                                                                                        ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 58 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|altsyncram:VideoMemory                                                                                 ; altsyncram             ; work         ;
;          |altsyncram_9tm1:auto_generated|               ; 58 (0)              ; 8 (8)                     ; 691200            ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated                                                  ; altsyncram_9tm1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated|decode_g2a:rden_decode_b                         ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated|decode_nma:decode2                               ; decode_nma             ; work         ;
;             |mux_8hb:mux3|                              ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated|mux_8hb:mux3                                     ; mux_8hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|vga_address_translator:user_input_translator                                                           ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|vga_controller:controller                                                                              ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                 ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|vga_pll:mypll                                                                                          ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                  ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SnakesAndLadders|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                        ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 76800        ; 9            ; --           ; --           ; 691200 ; ../board.mif       ;
; dice1ROM:u5|altsyncram:altsyncram_component|altsyncram_o6g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 5625         ; 9            ; --           ; --           ; 50625  ; ../dice1.mif       ;
; dice2ROM:u6|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 5625         ; 9            ; --           ; --           ; 50625  ; ../dice2.mif       ;
; dice3ROM:u7|altsyncram:altsyncram_component|altsyncram_q6g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 5625         ; 9            ; --           ; --           ; 50625  ; ../dice3.mif       ;
; dice4ROM:u8|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 5625         ; 9            ; --           ; --           ; 50625  ; ../dice4.mif       ;
; dice5ROM:u9|altsyncram:altsyncram_component|altsyncram_s6g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 5625         ; 9            ; --           ; --           ; 50625  ; ../dice5.mif       ;
; dice6ROM:u10|altsyncram:altsyncram_component|altsyncram_t6g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 5625         ; 9            ; --           ; --           ; 50625  ; ../dice6.mif       ;
; startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 76800        ; 9            ; --           ; --           ; 691200 ; ../startScreen.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 76800        ; 9            ; 76800        ; 9            ; 691200 ; startScreen.mif    ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|boardROM:u2       ; boardROM.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|startScreenROM:u3 ; startScreenROM.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|dice1ROM:u5       ; dice1ROM.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|dice2ROM:u6       ; dice2ROM.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|dice3ROM:u7       ; dice3ROM.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|dice4ROM:u8       ; dice4ROM.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|dice5ROM:u9       ; dice5ROM.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |SnakesAndLadders|dice6ROM:u10      ; dice6ROM.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SnakesAndLadders|control:c1|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+--------------------------+--------------------------+------------------------+------------------------+-------------------+-----------------------------+------------------------+------------------------------+--------------------------+--------------------------+------------------------+------------------------+-------------------+-----------------------------+------------------------+------------------------------+--------------------------------+----------------------------+------------------------------+--------------------------------+----------------------------+------------------------------+--------------------------------+----------------------------+----------------------------+
; Name                           ; currentState.S_P2_DrawP2 ; currentState.S_P2_DrawP1 ; currentState.S_P2_Load ; currentState.S_P2_Wait ; currentState.S_P2 ; currentState.S_P1_afterDice ; currentState.S_P1_Dice ; currentState.S_P1_beforeDice ; currentState.S_P1_DrawP2 ; currentState.S_P1_DrawP1 ; currentState.S_P1_Load ; currentState.S_P1_Wait ; currentState.S_P1 ; currentState.S_P2_afterDice ; currentState.S_P2_Dice ; currentState.S_P2_beforeDice ; currentState.S_beginGameDrawP2 ; currentState.S_beginGameP2 ; currentState.S_beginGameP2BG ; currentState.S_beginGameDrawP1 ; currentState.S_beginGameP1 ; currentState.S_beginGameP1BG ; currentState.S_startScreenWait ; currentState.S_startScreen ; currentState.S_beforeStart ;
+--------------------------------+--------------------------+--------------------------+------------------------+------------------------+-------------------+-----------------------------+------------------------+------------------------------+--------------------------+--------------------------+------------------------+------------------------+-------------------+-----------------------------+------------------------+------------------------------+--------------------------------+----------------------------+------------------------------+--------------------------------+----------------------------+------------------------------+--------------------------------+----------------------------+----------------------------+
; currentState.S_beforeStart     ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                          ;
; currentState.S_startScreen     ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 1                          ; 1                          ;
; currentState.S_startScreenWait ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 1                              ; 0                          ; 1                          ;
; currentState.S_beginGameP1BG   ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_beginGameP1     ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 1                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_beginGameDrawP1 ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 1                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_beginGameP2BG   ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 1                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_beginGameP2     ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 1                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_beginGameDrawP2 ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 1                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_beforeDice   ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 1                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_Dice         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 1                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_afterDice    ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 1                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1              ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 1                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_Wait         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 1                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_Load         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 1                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_DrawP1       ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 1                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_DrawP2       ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 1                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_beforeDice   ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 1                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_Dice         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 1                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P1_afterDice    ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 1                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2              ; 0                        ; 0                        ; 0                      ; 0                      ; 1                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_Wait         ; 0                        ; 0                        ; 0                      ; 1                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_Load         ; 0                        ; 0                        ; 1                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_DrawP1       ; 0                        ; 1                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
; currentState.S_P2_DrawP2       ; 1                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                        ; 0                        ; 0                      ; 0                      ; 0                 ; 0                           ; 0                      ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 0                            ; 0                              ; 0                          ; 1                          ;
+--------------------------------+--------------------------+--------------------------+------------------------+------------------------+-------------------+-----------------------------+------------------------+------------------------------+--------------------------+--------------------------+------------------------+------------------------+-------------------+-----------------------------+------------------------+------------------------------+--------------------------------+----------------------------+------------------------------+--------------------------------+----------------------------+------------------------------+--------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SnakesAndLadders|control:c1|nextState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-----------------------+-----------------------+---------------------+---------------------+----------------+--------------------------+---------------------+---------------------------+-----------------------+-----------------------+---------------------+---------------------+----------------+--------------------------+---------------------+---------------------------+-----------------------------+-------------------------+---------------------------+-----------------------------+-------------------------+---------------------------+-----------------------------+-------------------------+-------------------------+
; Name                        ; nextState.S_P2_DrawP2 ; nextState.S_P2_DrawP1 ; nextState.S_P2_Load ; nextState.S_P2_Wait ; nextState.S_P2 ; nextState.S_P1_afterDice ; nextState.S_P1_Dice ; nextState.S_P1_beforeDice ; nextState.S_P1_DrawP2 ; nextState.S_P1_DrawP1 ; nextState.S_P1_Load ; nextState.S_P1_Wait ; nextState.S_P1 ; nextState.S_P2_afterDice ; nextState.S_P2_Dice ; nextState.S_P2_beforeDice ; nextState.S_beginGameDrawP2 ; nextState.S_beginGameP2 ; nextState.S_beginGameP2BG ; nextState.S_beginGameDrawP1 ; nextState.S_beginGameP1 ; nextState.S_beginGameP1BG ; nextState.S_startScreenWait ; nextState.S_startScreen ; nextState.S_beforeStart ;
+-----------------------------+-----------------------+-----------------------+---------------------+---------------------+----------------+--------------------------+---------------------+---------------------------+-----------------------+-----------------------+---------------------+---------------------+----------------+--------------------------+---------------------+---------------------------+-----------------------------+-------------------------+---------------------------+-----------------------------+-------------------------+---------------------------+-----------------------------+-------------------------+-------------------------+
; nextState.S_beforeStart     ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                       ;
; nextState.S_startScreen     ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 1                       ; 1                       ;
; nextState.S_startScreenWait ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 1                           ; 0                       ; 1                       ;
; nextState.S_beginGameP1BG   ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_beginGameP1     ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 1                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_beginGameDrawP1 ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 1                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_beginGameP2BG   ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 1                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_beginGameP2     ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 1                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_beginGameDrawP2 ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 1                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_beforeDice   ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 1                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_Dice         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 1                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_afterDice    ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 1                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1              ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 1              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_Wait         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 1                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_Load         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 1                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_DrawP1       ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 1                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_DrawP2       ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 1                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_beforeDice   ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 1                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_Dice         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 1                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P1_afterDice    ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 1                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2              ; 0                     ; 0                     ; 0                   ; 0                   ; 1              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_Wait         ; 0                     ; 0                     ; 0                   ; 1                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_Load         ; 0                     ; 0                     ; 1                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_DrawP1       ; 0                     ; 1                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
; nextState.S_P2_DrawP2       ; 1                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                     ; 0                     ; 0                   ; 0                   ; 0              ; 0                        ; 0                   ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 0                         ; 0                           ; 0                       ; 1                       ;
+-----------------------------+-----------------------+-----------------------+---------------------+---------------------+----------------+--------------------------+---------------------+---------------------------+-----------------------+-----------------------+---------------------+---------------------+----------------+--------------------------+---------------------+---------------------------+-----------------------------+-------------------------+---------------------------+-----------------------------+-------------------------+---------------------------+-----------------------------+-------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; getCoordinates:c4|xReg[3]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c4|xReg[2]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c4|xReg[1]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c523|xReg[3]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c523|xReg[2]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c523|xReg[1]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c4|yReg[3]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c4|yReg[2]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c4|yReg[1]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c4|yReg[0]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c523|yReg[3]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c523|yReg[2]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c523|yReg[1]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c523|yReg[0]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; getCoordinates:c4|xReg[0]                           ; getCoordinates:c4|xReg[3]   ; yes                    ;
; getCoordinates:c523|xReg[0]                         ; getCoordinates:c523|xReg[3] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; screenXandYcounter:u13|Add2~0                          ;   ;
; screenXandYcounter:u13|Add8~0                          ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                                                                            ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|address_reg_a[3] ; Merged with startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated|address_reg_a[3] ;
; boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|address_reg_a[2] ; Merged with startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated|address_reg_a[2] ;
; boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|address_reg_a[1] ; Merged with startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated|address_reg_a[1] ;
; boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|address_reg_a[0] ; Merged with startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated|address_reg_a[0] ;
; dataPath:d1|xCoordP2[4..8]                                                                  ; Merged with dataPath:d1|xCoordP2[3]                                                                           ;
; dataPath:d1|yCoordP2[3..7]                                                                  ; Merged with dataPath:d1|xCoordP2[3]                                                                           ;
; dataPath:d1|xCoordP1[4..8]                                                                  ; Merged with dataPath:d1|xCoordP1[3]                                                                           ;
; dataPath:d1|yCoordP1[3..7]                                                                  ; Merged with dataPath:d1|xCoordP1[3]                                                                           ;
; dataPath:d1|xCoordP2[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; dataPath:d1|xCoordP1[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; control:c1|nextState.S_beforeStart                                                          ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_startScreen                                                          ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_startScreenWait                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_beginGameP1BG                                                        ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_beginGameP1                                                          ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_beginGameDrawP1                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_beginGameP2BG                                                        ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_beginGameP2                                                          ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_beginGameDrawP2                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_beforeDice                                                        ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_Dice                                                              ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_afterDice                                                         ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1                                                                   ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_Wait                                                              ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_Load                                                              ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_DrawP1                                                            ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_DrawP2                                                            ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_beforeDice                                                        ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_Dice                                                              ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P1_afterDice                                                         ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2                                                                   ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_Wait                                                              ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_Load                                                              ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_DrawP1                                                            ; Lost fanout                                                                                                   ;
; control:c1|nextState.S_P2_DrawP2                                                            ; Lost fanout                                                                                                   ;
; control:c1|currentState~2                                                                   ; Lost fanout                                                                                                   ;
; control:c1|currentState~3                                                                   ; Lost fanout                                                                                                   ;
; control:c1|currentState~4                                                                   ; Lost fanout                                                                                                   ;
; control:c1|currentState~5                                                                   ; Lost fanout                                                                                                   ;
; control:c1|currentState~6                                                                   ; Lost fanout                                                                                                   ;
; control:c1|nextState~2                                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState~3                                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState~4                                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState~5                                                                      ; Lost fanout                                                                                                   ;
; control:c1|nextState~6                                                                      ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 61                                                      ;                                                                                                               ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 206   ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 23    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; dice:d14|count[0]                      ; 4       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SnakesAndLadders|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SnakesAndLadders|diceDisplayCount:u4|diceCounter[3]                                                                      ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |SnakesAndLadders|diceSwitcher:u12|diceColour[7]                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SnakesAndLadders|screenXandYcounter:u13|Yout[7]                                                                          ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |SnakesAndLadders|screenXandYcounter:u13|Xout[8]                                                                          ;
; 28:1               ; 7 bits    ; 126 LEs       ; 119 LEs              ; 7 LEs                  ; Yes        ; |SnakesAndLadders|screenXandYcounter:u13|colour[1]                                                                        ;
; 28:1               ; 2 bits    ; 36 LEs        ; 34 LEs               ; 2 LEs                  ; Yes        ; |SnakesAndLadders|screenXandYcounter:u13|colour[2]                                                                        ;
; 25:1               ; 6 bits    ; 96 LEs        ; 90 LEs               ; 6 LEs                  ; Yes        ; |SnakesAndLadders|dataPath:d1|positionP1[3]                                                                               ;
; 25:1               ; 6 bits    ; 96 LEs        ; 90 LEs               ; 6 LEs                  ; Yes        ; |SnakesAndLadders|dataPath:d1|positionP2[6]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SnakesAndLadders|getCoordinates:c523|xReg[3]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SnakesAndLadders|getCoordinates:c4|xReg[3]                                                                               ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |SnakesAndLadders|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated|mux_8hb:mux3|l4_w1_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dice1ROM:u5|altsyncram:altsyncram_component|altsyncram_o6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dice2ROM:u6|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dice3ROM:u7|altsyncram:altsyncram_component|altsyncram_q6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dice4ROM:u8|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dice5ROM:u9|altsyncram:altsyncram_component|altsyncram_s6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dice6ROM:u10|altsyncram:altsyncram_component|altsyncram_t6g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boardROM:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 17                   ; Signed Integer               ;
; NUMWORDS_A                         ; 76800                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../board.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_hag1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: startScreenROM:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 9                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../startScreen.mif   ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_nvg1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dice1ROM:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 5625                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../dice1.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_o6g1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dice2ROM:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 5625                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../dice2.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_p6g1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dice3ROM:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 5625                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../dice3.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_q6g1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dice4ROM:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 5625                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../dice4.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_r6g1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dice5ROM:u9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 5625                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../dice5.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_s6g1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dice6ROM:u10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                ;
; NUMWORDS_A                         ; 5625                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../dice6.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_t6g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------------+------------------+
; Parameter Name          ; Value           ; Type             ;
+-------------------------+-----------------+------------------+
; BITS_PER_COLOUR_CHANNEL ; 3               ; Signed Integer   ;
; MONOCHROME              ; FALSE           ; String           ;
; RESOLUTION              ; 320x240         ; String           ;
; BACKGROUND_IMAGE        ; startScreen.mif ; String           ;
+-------------------------+-----------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; startScreen.mif      ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_9tm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screenXandYcounter:u13|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screenXandYcounter:u13|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                       ;
; LPM_WIDTHD             ; 9              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_t3m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 9                                                 ;
; Entity Instance                           ; boardROM:u2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 76800                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; startScreenROM:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 76800                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; dice1ROM:u5|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 5625                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; dice2ROM:u6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 5625                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; dice3ROM:u7|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 5625                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; dice4ROM:u8|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 5625                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; dice5ROM:u9|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 5625                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; dice6ROM:u10|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 5625                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 9                                                 ;
;     -- NUMWORDS_A                         ; 76800                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 9                                                 ;
;     -- NUMWORDS_B                         ; 76800                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H5"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H4"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H3"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H2"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H1"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H0"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "getCoordinates:c523"                                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (9 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "getCoordinates:c4"                                                                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (9 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 206                         ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 33                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 67                          ;
;     SLD               ; 1                           ;
;     plain             ; 74                          ;
; arriav_lcell_comb     ; 1272                        ;
;     arith             ; 366                         ;
;         0 data inputs ; 49                          ;
;         1 data inputs ; 144                         ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 56                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 832                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 177                         ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 115                         ;
;         5 data inputs ; 107                         ;
;         6 data inputs ; 283                         ;
;     shared            ; 68                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 81                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 324                         ;
;                       ;                             ;
; Max LUT depth         ; 20.60                       ;
; Average LUT depth     ; 7.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 02 15:28:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SnakesAndLadders -c SnakesAndLadders
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 12 design units, including 12 entities, in source file snakesandladders.v
    Info (12023): Found entity 1: SnakesAndLadders File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 3
    Info (12023): Found entity 2: control File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 133
    Info (12023): Found entity 3: dataPath File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 310
    Info (12023): Found entity 4: dice File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 466
    Info (12023): Found entity 5: hex_decoder File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 487
    Info (12023): Found entity 6: getCoordinates File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 513
    Info (12023): Found entity 7: slowerCLOCK File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 567
    Info (12023): Found entity 8: diceCLOCK File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 591
    Info (12023): Found entity 9: diceSwitcher File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 614
    Info (12023): Found entity 10: diceDisplayCount File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 654
    Info (12023): Found entity 11: sixteeenCycleCounter File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 672
    Info (12023): Found entity 12: screenXandYcounter File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 686
Info (12021): Found 1 design units, including 1 entities, in source file startscreenrom.v
    Info (12023): Found entity 1: startScreenROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/startScreenROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file boardrom.v
    Info (12023): Found entity 1: boardROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/boardROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dice1rom.v
    Info (12023): Found entity 1: dice1ROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice1ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dice2rom.v
    Info (12023): Found entity 1: dice2ROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice2ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dice3rom.v
    Info (12023): Found entity 1: dice3ROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice3ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dice4rom.v
    Info (12023): Found entity 1: dice4ROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice4ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dice5rom.v
    Info (12023): Found entity 1: dice5ROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice5ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dice6rom.v
    Info (12023): Found entity 1: dice6ROM File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice6ROM.v Line: 39
Info (12127): Elaborating entity "SnakesAndLadders" for the top level hierarchy
Info (12128): Elaborating entity "getCoordinates" for hierarchy "getCoordinates:c4" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 31
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(529): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 529
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(530): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 530
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(539): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 539
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(540): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 540
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(549): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 549
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(550): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 550
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(559): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 559
Warning (10230): Verilog HDL assignment warning at SnakesAndLadders.v(560): truncated value with size 7 to match size of target (4) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 560
Warning (10240): Verilog HDL Always Construct warning at SnakesAndLadders.v(523): inferring latch(es) for variable "xReg", which holds its previous value in one or more paths through the always construct File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Warning (10240): Verilog HDL Always Construct warning at SnakesAndLadders.v(523): inferring latch(es) for variable "yReg", which holds its previous value in one or more paths through the always construct File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "yReg[0]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "yReg[1]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "yReg[2]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "yReg[3]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "xReg[0]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "xReg[1]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "xReg[2]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (10041): Inferred latch for "xReg[3]" at SnakesAndLadders.v(523) File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
Info (12128): Elaborating entity "slowerCLOCK" for hierarchy "slowerCLOCK:u1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 37
Info (12128): Elaborating entity "boardROM" for hierarchy "boardROM:u2" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "boardROM:u2|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/boardROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "boardROM:u2|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/boardROM.v Line: 81
Info (12133): Instantiated megafunction "boardROM:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/boardROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../board.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf
    Info (12023): Found entity 1: altsyncram_hag1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_hag1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_hag1" for hierarchy "boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|decode_g2a:rden_decode" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_hag1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "boardROM:u2|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|mux_8hb:mux2" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_hag1.tdf Line: 40
Info (12128): Elaborating entity "startScreenROM" for hierarchy "startScreenROM:u3" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "startScreenROM:u3|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/startScreenROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "startScreenROM:u3|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/startScreenROM.v Line: 81
Info (12133): Instantiated megafunction "startScreenROM:u3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/startScreenROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../startScreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvg1.tdf
    Info (12023): Found entity 1: altsyncram_nvg1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_nvg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_nvg1" for hierarchy "startScreenROM:u3|altsyncram:altsyncram_component|altsyncram_nvg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "diceDisplayCount" for hierarchy "diceDisplayCount:u4" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 48
Info (12128): Elaborating entity "dice1ROM" for hierarchy "dice1ROM:u5" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "dice1ROM:u5|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice1ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "dice1ROM:u5|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice1ROM.v Line: 81
Info (12133): Instantiated megafunction "dice1ROM:u5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice1ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dice1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6g1.tdf
    Info (12023): Found entity 1: altsyncram_o6g1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_o6g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o6g1" for hierarchy "dice1ROM:u5|altsyncram:altsyncram_component|altsyncram_o6g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dice2ROM" for hierarchy "dice2ROM:u6" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "dice2ROM:u6|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice2ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "dice2ROM:u6|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice2ROM.v Line: 81
Info (12133): Instantiated megafunction "dice2ROM:u6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice2ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dice2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf
    Info (12023): Found entity 1: altsyncram_p6g1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_p6g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p6g1" for hierarchy "dice2ROM:u6|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dice3ROM" for hierarchy "dice3ROM:u7" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "dice3ROM:u7|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice3ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "dice3ROM:u7|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice3ROM.v Line: 81
Info (12133): Instantiated megafunction "dice3ROM:u7|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice3ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dice3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6g1.tdf
    Info (12023): Found entity 1: altsyncram_q6g1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_q6g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q6g1" for hierarchy "dice3ROM:u7|altsyncram:altsyncram_component|altsyncram_q6g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dice4ROM" for hierarchy "dice4ROM:u8" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "dice4ROM:u8|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice4ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "dice4ROM:u8|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice4ROM.v Line: 81
Info (12133): Instantiated megafunction "dice4ROM:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice4ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dice4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r6g1.tdf
    Info (12023): Found entity 1: altsyncram_r6g1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_r6g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r6g1" for hierarchy "dice4ROM:u8|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dice5ROM" for hierarchy "dice5ROM:u9" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "dice5ROM:u9|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice5ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "dice5ROM:u9|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice5ROM.v Line: 81
Info (12133): Instantiated megafunction "dice5ROM:u9|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice5ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dice5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s6g1.tdf
    Info (12023): Found entity 1: altsyncram_s6g1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_s6g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s6g1" for hierarchy "dice5ROM:u9|altsyncram:altsyncram_component|altsyncram_s6g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dice6ROM" for hierarchy "dice6ROM:u10" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "dice6ROM:u10|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice6ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "dice6ROM:u10|altsyncram:altsyncram_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice6ROM.v Line: 81
Info (12133): Instantiated megafunction "dice6ROM:u10|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/dice6ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dice6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t6g1.tdf
    Info (12023): Found entity 1: altsyncram_t6g1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_t6g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t6g1" for hierarchy "dice6ROM:u10|altsyncram:altsyncram_component|altsyncram_t6g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "diceCLOCK" for hierarchy "diceCLOCK:u11" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 69
Info (12128): Elaborating entity "diceSwitcher" for hierarchy "diceSwitcher:u12" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 75
Info (12128): Elaborating entity "screenXandYcounter" for hierarchy "screenXandYcounter:u13" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 90
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 96
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "startScreen.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tm1.tdf
    Info (12023): Found entity 1: altsyncram_9tm1 File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_9tm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9tm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9tm1:auto_generated|decode_nma:decode2" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altsyncram_9tm1.tdf Line: 46
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/vga_adapter.v Line: 262
Info (12128): Elaborating entity "dice" for hierarchy "dice:d14" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 103
Info (12128): Elaborating entity "sixteeenCycleCounter" for hierarchy "sixteeenCycleCounter:u325433243" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 107
Info (12128): Elaborating entity "control" for hierarchy "control:c1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 111
Info (10264): Verilog HDL Case Statement information at SnakesAndLadders.v(213): all case item expressions in this case statement are onehot File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 213
Info (12128): Elaborating entity "dataPath" for hierarchy "dataPath:d1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 117
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 120
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "xlocP2[8]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[7]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[6]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[5]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[4]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "ylocP2[7]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[6]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[5]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[4]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "xlocP1[8]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP1[7]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP1[6]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP1[5]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP1[4]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[8]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[7]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[6]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[5]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "xlocP2[4]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 28
    Warning (12110): Net "ylocP1[7]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP1[6]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP1[5]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP1[4]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[7]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[6]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[5]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
    Warning (12110): Net "ylocP2[4]" is missing source, defaulting to GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 29
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 120
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 121
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 122
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 124
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 125
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 126
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "screenXandYcounter:u13|Mod1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 788
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "screenXandYcounter:u13|Mod0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 744
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 120
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 120
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_72m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_qse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 121
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 121
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_4am.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 122
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 122
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf
    Info (12023): Found entity 1: lpm_divide_7am File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_7am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_0te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "screenXandYcounter:u13|lpm_divide:Mod1" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 788
Info (12133): Instantiated megafunction "screenXandYcounter:u13|lpm_divide:Mod1" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 788
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_n3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_qve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "screenXandYcounter:u13|lpm_divide:Mod0" File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 744
Info (12133): Instantiated megafunction "screenXandYcounter:u13|lpm_divide:Mod0" with the following parameter: File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 744
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_t3m.tdf
    Info (12023): Found entity 1: lpm_divide_t3m File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/lpm_divide_t3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/sign_div_unsign_0mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf
    Info (12023): Found entity 1: alt_u_div_60f File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/alt_u_div_60f.tdf Line: 22
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch getCoordinates:c4|xReg[3] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|xReg[2] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|xReg[1] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[0] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|xReg[3] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|xReg[2] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|xReg[1] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[0] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|yReg[3] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|yReg[2] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|yReg[1] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|yReg[0] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|yReg[3] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|yReg[2] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|yReg[1] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|yReg[0] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[4] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c4|xReg[0] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP1[0] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13012): Latch getCoordinates:c523|xReg[0] has unsafe behavior File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 523
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dataPath:d1|positionP2[0] File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 326
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 8
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 8
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 8
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 11
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 11
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 11
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 12
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 13
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 13
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 13
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 13
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 13
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/SnakesAndLadders.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/yousi/OneDrive/Desktop/Final Project/Final/output_files/SnakesAndLadders.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/yousi/OneDrive/Desktop/Final Project/Final/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Info (21057): Implemented 1708 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 77 output pins
    Info (21061): Implemented 1302 logic cells
    Info (21064): Implemented 324 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 478 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Sun Dec 02 15:28:33 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/yousi/OneDrive/Desktop/Final Project/Final/output_files/SnakesAndLadders.map.smsg.


