
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.
WARNING:HDLCompiler:751 - "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 49: Redeclaration of ansi port hsync is not allowed
WARNING:HDLCompiler:751 - "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 50: Redeclaration of ansi port vsync is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:413 - "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 98: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 99: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/rootie/devel/vga_driver/work/planAhead/vga_driver/vga_driver.srcs/sources_1/imports/verilog/mojo_top_0.v".
        hsync_end = 10'b0001011111
        hdat_begin = 10'b0010001111
        hdat_end = 10'b1100001111
        hpixel_end = 10'b1100011111
        vsync_end = 10'b0000000001
        vdat_begin = 10'b0000100010
        vdat_end = 10'b1000000010
        vline_end = 10'b1000001100
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 1-bit register for signal <vga_clk>.
    Found 10-bit adder for signal <hcount[9]_GND_1_o_add_6_OUT> created at line 77.
    Found 10-bit adder for signal <vcount[9]_GND_1_o_add_10_OUT> created at line 87.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 33
    Found 1-bit tristate buffer for signal <avr_rx> created at line 34
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 35
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 35
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 35
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 35
    Found 10-bit comparator greater for signal <hsync> created at line 94
    Found 10-bit comparator greater for signal <vsync> created at line 95
    WARNING:Xst:2404 -  FFs/Latches <data<1:3>> (without init value) have a constant value of 0 in block <mojo_top_0>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 3
 1-bit register                                        : 1
 10-bit register                                       : 2
# Comparators                                          : 2
 10-bit comparator greater                             : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 2
 10-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
vga_clk                            | BUFG                   | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.598ns (Maximum Frequency: 217.486MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.388ns
   Maximum combinational path delay: No path found

=========================================================================
