                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Nov 27 16:39:52 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[RSPAI] Run simv switch found in command line
  Directly run simulation switch '-R' found in commmand line, and all plus 
  arguments specified will be passed to run-time.
  So the switch 'plusarg_save' will be ignored.

Parsing design file './tsk/timescale.v'
Parsing design file './rtl/fc_12.v'
Parsing design file './testbench/fc_12_tb.v'
Top Level Modules:
       fc_12_tb
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module fc_12_tb
make[1]: Entering directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
make[1]: Leaving directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
make[1]: Entering directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/app/EDA/vcs_O-2018.09-SP2/linux64/lib -L/app/EDA/vcs_O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _847_archive_1.so _prev_archive_1.so        rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a    -lvcsnew -lsimprofile -lreader_common /app/EDA/vcs_O-2018.09-SP2/linux64/lib/libBA.a -luclinative /app/EDA/vcs_O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /app/EDA/vcs_O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/ygl/code/BNN_accelerator/ic2/ic2/csrc'
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Nov 27 16:39 2024
NOTE: automatic random seed used: 247311790

 VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
out:          76
$finish called from file "./testbench/fc_12_tb.v", line 144.
$finish at simulation time             40320000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 40320000 ps
CPU Time:      0.520 seconds;       Data structure size:   0.0Mb
Wed Nov 27 16:39:58 2024
CPU time: .591 seconds to compile + .601 seconds to elab + .190 seconds to link + .571 seconds in simulation
