|==============================================================================|
|=========                       OpenRAM v1.1.4                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========    Temp dir: /tmp/openram_maurizio.martina_15770_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 04/17/2020 01:32:06
Technology: freepdk45
Total size: 32768 bits
WARNING: file globals.py: line 562: Requesting such a large memory size (32768) will have a large run-time. Consider using multiple smaller banks.

Word size: 32
Words: 1024
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only characterizing nominal corner.
Words per row: 8
Output files are: 
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.sp
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.v
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.lib
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.py
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.html
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.log
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.lef
/home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.gds
** Submodules: 43.5 seconds
** Placement: 0.0 seconds
** Routing: 6.0 seconds
** Verification: 0.0 seconds
** SRAM creation: 50.2 seconds
LEF: Writing to /home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.lef
** LEF: 189.9 seconds
GDS: Writing to /home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.gds
** GDS: 11.3 seconds
SP: Writing to /home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.sp
** Spice writing: 0.3 seconds
LIB: Characterizing... 
WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w0_720

WARNING: file lib.py: line 596: Failed to retrieve git id

** Characterization: 3.0 seconds
Config: Writing to /home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.py
** Config: 0.0 seconds
Datasheet: Writing to /home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/faculty-staff/maurizio.martina/OpenRAM/sram_32_1024_freepdk45/sram_32_1024_freepdk45.v
** Verilog: 0.0 seconds
** End: 254.8 seconds
