/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef MTK_DRM_DRV_H
#define MTK_DRM_DRV_H

#include <drm/drm_fb_helper.h>
#include <drm/mediatek_drm.h>
#include <linux/types.h>
#include <linux/io.h>
#include <drm/drm_atomic.h>
#include "mtk_drm_ddp_comp.h"
#include "mtk_drm_plane.h"
#include "mtk_drm_crtc.h"
#include "mtk_drm_ddp.h"
#include "mtk_drm_session.h"
#include "mtk_drm_helper.h"
#include "../mml/mtk-mml-drm-adaptor.h"

#define MAX_CONNECTOR 3

//#define CONFIG_MTK_DISP_NO_LK
//#define DRM_BYPASS_PQ

#define MTK_DRM_FENCE_SUPPORT
#if IS_ENABLED(CONFIG_MTK_CMDQ_MBOX_EXT)
#define MTK_DRM_CMDQ_ASYNC
#define CONFIG_MTK_DISPLAY_CMDQ
#define MTK_FILL_MIPI_IMPEDANCE
#endif


//#ifdef OPLUS_FEATURE_ONSCREENFINGERPRINT
/*
* add for fingerprint notify frigger
*/
#define MTK_ONSCREENFINGERPRINT_EVENT 20
//#endif

#if defined(CONFIG_PXLW_IRIS)
/* #define MTK_DRM_LOCKTIME_CHECK */
#else
#define MTK_DRM_LOCKTIME_CHECK
#endif

struct device;
struct device_node;
struct drm_crtc;
struct drm_device;
struct drm_property;
struct regmap;

struct mtk_atomic_state {
	struct drm_atomic_state base;
	struct list_head list;
	struct kref kref;
};

struct mtk_fake_eng_reg {
	unsigned int CG_idx;
	unsigned int CG_bit;
	bool share_port;
};

struct mtk_fake_eng_data {
	int fake_eng_num;
	const struct mtk_fake_eng_reg *fake_eng_reg;
};

struct mtk_mmsys_driver_data {
	const struct mtk_crtc_path_data *main_path_data;
	const struct mtk_crtc_path_data *ext_path_data;
	const struct mtk_crtc_path_data *ext_alter_path_data;
	const struct mtk_crtc_path_data *third_path_data;
	const struct mtk_crtc_path_data *fourth_path_data;
	enum mtk_mmsys_id mmsys_id;
	bool shadow_register;
	const struct mtk_session_mode_tb *mode_tb;
	void (*sodi_config)(struct drm_device *drm, enum mtk_ddp_comp_id id,
			struct cmdq_pkt *handle, void *data);
	const struct mtk_fake_eng_data *fake_eng_data;
	bool bypass_infra_ddr_control;
	bool has_smi_limitation;
	bool doze_ctrl_pmic;
	bool can_compress_rgb565;
};

struct mtk_drm_lyeblob_ids {
	uint32_t lye_idx;
	uint32_t frame_weight;
	uint32_t hrt_num;
	int32_t ddp_blob_id;
	int32_t ref_cnt;
	int32_t ref_cnt_mask;
	int32_t free_cnt_mask;
	int32_t lye_plane_blob_id[MAX_CRTC][OVL_LAYER_NR];
	bool hrt_valid;
	struct list_head list;
};

struct mtk_drm_private {
	struct drm_device *drm;
	struct device *dma_dev;
	struct device *mmsys_dev;
	struct device *side_mmsys_dev;

	struct drm_crtc *crtc[MAX_CRTC];
	unsigned int num_pipes;

	unsigned int session_id[MAX_SESSION_COUNT];
	unsigned int num_sessions;
	enum MTK_DRM_SESSION_MODE session_mode;
	atomic_t crtc_present[MAX_CRTC];
	atomic_t crtc_sf_present[MAX_CRTC];
	atomic_t crtc_rel_present[MAX_CRTC];

	struct device_node *mutex_node;
	struct device *mutex_dev;
	unsigned int dispsys_num;
	void __iomem *config_regs;
	resource_size_t config_regs_pa;
	void __iomem *side_config_regs;
	resource_size_t side_config_regs_pa;
	void __iomem *infra_regs;
	resource_size_t infra_regs_pa;
	const struct mtk_mmsys_reg_data *reg_data;
	struct device_node *comp_node[DDP_COMPONENT_ID_MAX];
	struct mtk_ddp_comp *ddp_comp[DDP_COMPONENT_ID_MAX];
	const struct mtk_mmsys_driver_data *data;

	struct {
		struct drm_atomic_state *state;
		struct work_struct work;
		struct mutex lock;
	} commit;

	struct drm_atomic_state *suspend_state;

	struct {
		struct work_struct work;
		struct list_head list;
		spinlock_t lock;
	} unreference;

	/* property */
	struct drm_property *crtc_property[MAX_CRTC][CRTC_PROP_MAX];

	struct mtk_ddp_fb_info fb_info;

	struct list_head lyeblob_head;
	struct mutex lyeblob_list_mutex;
	struct task_struct *fence_release_thread[MAX_CRTC-1];

	/* variable for repaint */
	struct {
		wait_queue_head_t wq;
		struct list_head job_queue;
		struct list_head job_pool;
	} repaint_data;

	struct mtk_drm_helper *helper_opt;

	atomic_t idle_need_repaint;
	atomic_t rollback_all;

	unsigned int top_clk_num;
	struct clk **top_clk;
	bool power_state;

	/* for rpo caps info */
	unsigned int rsz_in_max[2];

	struct icc_path *hrt_bw_request;

	struct pinctrl *pctrl;

#ifdef DRM_MMPATH
	int HWC_gpid; // for mmpath auto gen
#endif

	int need_vds_path_switch;
	int vds_path_switch_dirty;
	int vds_path_switch_done;
	int vds_path_enable;

	bool need_cwb_path_disconnect;
	bool cwb_is_preempted;

	bool dma_parms_allocated;

	bool already_first_config;
//#ifdef OPLUS_ADFR
	struct workqueue_struct *fakeframe_wq;
	struct hrtimer fakeframe_timer;
	struct work_struct fakeframe_work;
	/* add for mux switch control */
	struct completion switch_te_gate;
	bool vsync_switch_pending;
	bool need_vsync_switch;
	struct workqueue_struct *vsync_switch_wq;
	struct work_struct vsync_switch_work;

	/* indicate that whether the current frame backlight has been updated */
	bool oplus_adfr_backlight_updated;
	/* need qsync mode recovery after backlight status updated */
	bool osync_mode_recovery;
	/* set timer to reset qsync after the backlight is no longer updated */
	struct hrtimer osync_mode_timer;
	struct workqueue_struct *osync_mode_wq;
	struct work_struct osync_mode_work;
//endif

	struct mml_drm_ctx *mml_ctx;
	atomic_t mml_job_done;
	wait_queue_head_t signal_mml_job_done_wq;
	unsigned int *dummy_table_backup;
	unsigned int seg_id;
};

struct mtk_drm_property {
	int flags;
	char *name;
	unsigned long min;
	unsigned long max;
	unsigned long val;
};

struct repaint_job_t {
	struct list_head link;
	unsigned int type;
};

#define LCM_FPS_ARRAY_SIZE  32
struct lcm_fps_ctx_t {
	atomic_t is_inited;
	spinlock_t lock;
	atomic_t skip_update;
	unsigned int dsi_mode;
	unsigned int head_idx;
	unsigned int num;
	unsigned int fps;
	unsigned long long last_ns;
	unsigned long long array[LCM_FPS_ARRAY_SIZE];
};

#define DISP_LARB_COUNT 1
struct disp_iommu_device {
	struct platform_device *larb_pdev[DISP_LARB_COUNT];
	struct platform_device *iommu_pdev;
	unsigned int inited;
};

struct tag_videolfb {
	u64 fb_base;
	u32 islcmfound;
	u32 fps;
	u32 vram;
	char lcmname[1]; /* this is the minimum size */
};

struct mtk_drm_disp_sec_cb {
	int (*cb)(int value, struct cmdq_pkt *handle, resource_size_t dummy_larb);
};

struct mtk_drm_disp_mtee_cb {
	struct drm_device *dev;
	int (*cb)(int value, int fd, struct mtk_drm_gem_obj *mtk_gem_obj,
	struct cmdq_pkt *handle, struct mtk_ddp_comp *comp, u32 crtc_id,
	u32 regs_addr, u32 lye_addr, u32 offset, u32 size);
};

enum DISP_SEC_SIGNAL {
	DISP_SEC_START = 0,
	DISP_SEC_STOP,
	DISP_SEC_ENABLE,
	DISP_SEC_DISABLE,
	DISP_SEC_FD_TO_SEC_HDL,
};

static const struct mtk_addon_module_data addon_rsz_data[] = {
	{DISP_RSZ, ADDON_BETWEEN, DDP_COMPONENT_OVL0_2L},
};

static const struct mtk_addon_module_data addon_rsz_data_v2[] = {
	{DISP_RSZ_v2, ADDON_BETWEEN, DDP_COMPONENT_OVL0_2L},
};

static const struct mtk_addon_module_data addon_rsz_data_v3[] = {
	{DISP_RSZ_v3, ADDON_BETWEEN, DDP_COMPONENT_OVL1_2L},
};

static const struct mtk_addon_module_data addon_rsz_data_v4[] = {
	{DISP_RSZ_v4, ADDON_BETWEEN, DDP_COMPONENT_OVL2_2L},
};

static const struct mtk_addon_module_data addon_rsz_data_v5[] = {
	{DISP_RSZ_v5, ADDON_BETWEEN, DDP_COMPONENT_OVL1_2L},
};

static const struct mtk_addon_module_data addon_rsz_data_v6[] = {
	{DISP_RSZ_v6, ADDON_BETWEEN, DDP_COMPONENT_OVL3_2L},
};

static const struct mtk_addon_module_data addon_wdma0_data[] = {
	{DISP_WDMA0, ADDON_AFTER, DDP_COMPONENT_DITHER0},
};

static const struct mtk_addon_module_data addon_wdma1_data[] = {
	{DISP_WDMA1, ADDON_AFTER, DDP_COMPONENT_DITHER1},
};

struct disp_iommu_device *disp_get_iommu_dev(void);

extern struct platform_driver mtk_ddp_driver;
extern struct platform_driver mtk_disp_tdshp_driver;
extern struct platform_driver mtk_disp_color_driver;
extern struct platform_driver mtk_disp_ccorr_driver;
extern struct platform_driver mtk_disp_c3d_driver;
extern struct platform_driver mtk_disp_gamma_driver;
extern struct platform_driver mtk_disp_aal_driver;
extern struct platform_driver mtk_dmdp_aal_driver;
extern struct platform_driver mtk_disp_postmask_driver;
extern struct platform_driver mtk_disp_dither_driver;
extern struct platform_driver mtk_disp_chist_driver;
extern struct platform_driver mtk_disp_ovl_driver;
extern struct platform_driver mtk_disp_rdma_driver;
extern struct platform_driver mtk_disp_wdma_driver;
extern struct platform_driver mtk_disp_rsz_driver;
extern struct platform_driver mtk_dpi_driver;
extern struct platform_driver mtk_dsi_driver;
extern struct platform_driver mtk_mipi_tx_driver;
extern struct platform_driver mtk_lvds_driver;
extern struct platform_driver mtk_lvds_tx_driver;
extern struct platform_driver mtk_disp_dsc_driver;
extern struct platform_driver mtk_disp_cm_driver;
extern struct platform_driver mtk_disp_spr_driver;
extern struct lcm_fps_ctx_t lcm_fps_ctx[MAX_CRTC];
extern struct platform_driver mtk_disp_merge_driver;
extern struct platform_driver mtk_dp_tx_driver;
extern struct platform_driver mtk_dp_intf_driver;
extern struct platform_driver mtk_disp_y2r_driver;
extern struct platform_driver mtk_disp_dlo_async_driver;
extern struct platform_driver mtk_disp_dli_async_driver;
extern struct platform_driver mtk_disp_inlinerotate_driver;
extern struct platform_driver mtk_mmlsys_bypass_driver;
extern struct mtk_drm_disp_sec_cb disp_sec_cb;
extern struct mtk_drm_disp_mtee_cb disp_mtee_cb;

void mtk_atomic_state_put_queue(struct drm_atomic_state *state);
void mtk_drm_fence_update(unsigned int fence_idx, unsigned int index);
void drm_trigger_repaint(enum DRM_REPAINT_TYPE type,
			 struct drm_device *drm_dev);
int mtk_drm_suspend_release_fence(struct device *dev);
void mtk_drm_suspend_release_present_fence(struct device *dev,
					   unsigned int index);
void mtk_drm_suspend_release_sf_present_fence(struct device *dev,
					      unsigned int index);
void mtk_drm_top_clk_prepare_enable(struct drm_device *drm);
void mtk_drm_top_clk_disable_unprepare(struct drm_device *drm);
struct mtk_panel_params *mtk_drm_get_lcm_ext_params(struct drm_crtc *crtc);
struct mtk_panel_funcs *mtk_drm_get_lcm_ext_funcs(struct drm_crtc *crtc);
bool mtk_drm_session_mode_is_decouple_mode(struct drm_device *dev);
bool mtk_drm_session_mode_is_mirror_mode(struct drm_device *dev);
bool mtk_drm_top_clk_isr_get(char *master);
void mtk_drm_top_clk_isr_put(char *master);
int lcm_fps_ctx_init(struct drm_crtc *crtc);
int lcm_fps_ctx_reset(struct drm_crtc *crtc);
int lcm_fps_ctx_update(unsigned long long cur_ns,
		unsigned int crtc_id, unsigned int mode);
int mtk_mipi_clk_change(struct drm_crtc *crtc, unsigned int data_rate);
/*#ifdef OPLUS_FEATURE_DISPLAY*/
bool mtk_drm_lcm_is_connect(struct mtk_drm_crtc *mtk_crtc);
/*#endif*/
size_t mtk_gce_get_dummy_table(unsigned int mmsys_id, struct dummy_mapping **table);


int _parse_tag_videolfb(unsigned int *vramsize, phys_addr_t *fb_base,
	unsigned int *fps);
struct mml_drm_ctx *mtk_drm_get_mml_drm_ctx(struct drm_device *dev,
	struct drm_crtc *crtc);
void mtk_drm_wait_mml_submit_done(struct mtk_mml_cb_para *cb_para);
void **mtk_aod_scp_ipi_init(void);
void mtk_free_mml_submit(struct mml_submit *temp);
int copy_mml_submit(struct mml_submit *src, struct mml_submit *dst);
void **mtk_drm_disp_sec_cb_init(void);
void **mtk_drm_disp_mtee_cb_init(void);

#endif /* MTK_DRM_DRV_H */
