[TEST 0 - 28.json]
	MEM WRITE: a532 / (42290) => 28 / (40)
	MEM WRITE: a533 / (42291) => c6 / (198)
	MEM WRITE: a534 / (42292) => 97 / (151)
	MEM WRITE: 1a3 / (419) => 30 / (48)
	MEM WRITE: 1a4 / (420) => 94 / (148)
	MEM READ: a532 / (42290) => 28 / (40)
[OP START 42290 -> 0x28 -> plp]
	REGS:
		PC: 42290 (a532)
		SP: 163 (a3)
		A:  158 (9e)
		X:  119 (77)
		Y:  110 (6e)
		P:  173 (ad)
		|C|Z|I|D|B|X|V|N|
		|1|0|1|1|0|1|0|1|
	ADDRESSING MODE: IMPLIED
	MEM READ: 1a4 / (420) => 94 / (148)
[OP END @ 42290]
Done..
