/*
 * @Author: 苗金标
 * @Date: 2023-02-24 17:26:17
 * @LastEditors: 苗金标
 * @LastEditTime: 2023-03-27 19:57:51
 * @Description: 
 */
#include "common.h"
#include "config.h"
#include "test/test.h"
#include "component/fifo.h"
#include "component/port.h"
#include "component/memory.h"
#include "component/regfile.h"
#include "component/csrfile.h"
#include "component/csr_all.h"
#include "pipeline/fetch.h"
//#include "pipeline/fetch_decode.h"
#include "pipeline/decode.h"
//#include "pipeline/decode_rename.h"
#include "pipeline/rename.h"
//#include "pipeline/rename_readreg.h"
#include "pipeline/readreg_issue.h"
#include "pipeline/readreg.h"
#include "pipeline/issue.h"
//#include "/pipeline/issue_execute.h"
#include "pipeline/execute/alu.h"
#include "pipeline/execute/bru.h"
#include "pipeline/execute/csr.h"
#include "pipeline/execute/div.h"
#include "pipeline/execute/lsu.h"
#include "pipeline/execute/mul.h"
#include "pipeline/execute_wb.h"
#include "pipeline/wb.h"
#include "pipeline/wb_commit.h"
#include "pipeline/commit.h"

#ifdef WIN32
    #include <windows.h>
#endif

static volatile bool ctrl_c_detected = false;
static uint64_t cpu_clock_cycle = 0;

static component::fifo<pipeline::fetch_decode_pack_t> fetch_decode_fifo(16);
static component::fifo<pipeline::decode_rename_pack_t> decode_rename_fifo(16);
static pipeline::rename_readreg_pack_t default_rename_readreg_pack;
static pipeline::readreg_issue_pack_t default_readreg_issue_pack;
static pipeline::execute_wb_pack_t default_execute_wb_pack;
static pipeline::wb_commit_pack_t default_wb_commit_pack;

static component::port<pipeline::rename_readreg_pack_t> rename_readreg_port(default_rename_readreg_pack);
static component::port<pipeline::readreg_issue_pack_t> readreg_issue_port(default_readreg_issue_pack);
static component::fifo<pipeline::issue_execute_pack_t> *issue_alu_fifo[ALU_UNIT_NUM];
static component::fifo<pipeline::issue_execute_pack_t> *issue_bru_fifo[BRU_UNIT_NUM];
static component::fifo<pipeline::issue_execute_pack_t> *issue_csr_fifo[CSR_UNIT_NUM];
static component::fifo<pipeline::issue_execute_pack_t> *issue_div_fifo[DIV_UNIT_NUM];
static component::fifo<pipeline::issue_execute_pack_t> *issue_lsu_fifo[LSU_UNIT_NUM];
static component::fifo<pipeline::issue_execute_pack_t> *issue_mul_fifo[MUL_UNIT_NUM];

static component::port<pipeline::execute_wb_pack_t> *alu_wb_port[ALU_UNIT_NUM];
static component::port<pipeline::execute_wb_pack_t> *bru_wb_port[BRU_UNIT_NUM];
static component::port<pipeline::execute_wb_pack_t> *csr_wb_port[CSR_UNIT_NUM];
static component::port<pipeline::execute_wb_pack_t> *div_wb_port[DIV_UNIT_NUM];
static component::port<pipeline::execute_wb_pack_t> *lsu_wb_port[LSU_UNIT_NUM];
static component::port<pipeline::execute_wb_pack_t> *mul_wb_port[MUL_UNIT_NUM];

static component::port<pipeline::wb_commit_pack_t> wb_commit_port(default_wb_commit_pack);

static component::memory memory(0x80000000,64 * 0x1000);
static component::rat rat(PHY_REG_NUM,ARCH_REG_NUM);
static component::rob rob(16);
static component::regfile<pipeline::phy_regfile_item_t> phy_regfile(PHY_REG_NUM);
static component::csrfile csr_file;

static pipeline::fetch fetch_stage(&memory,&fetch_decode_fifo,0x80000000);
static pipeline::decode decode_stage(&fetch_decode_fifo,&decode_rename_fifo);
static pipeline::rename rename_stage(&decode_rename_fifo,&rename_readreg_port,&rat,&rob);
static pipeline::readreg readreg_stage(&rename_readreg_port,&readreg_issue_port,&phy_regfile);
static pipeline::issue issue_stage(&readreg_issue_port, issue_alu_fifo, issue_bru_fifo, issue_csr_fifo, issue_div_fifo, issue_lsu_fifo, issue_mul_fifo);
static pipeline::execute::alu *execu_alu_stage[ALU_UNIT_NUM];
static pipeline::execute::bru *execu_bru_stage[BRU_UNIT_NUM];
static pipeline::execute::csr *execu_csr_stage[CSR_UNIT_NUM];
static pipeline::execute::div *execu_div_stage[DIV_UNIT_NUM];
static pipeline::execute::lsu *execu_lsu_stage[LSU_UNIT_NUM];
static pipeline::execute::mul *execu_mul_stage[MUL_UNIT_NUM];
static pipeline::wb wb_stage(alu_wb_port,bru_wb_port,csr_wb_port,div_wb_port,lsu_wb_port,mul_wb_port,&wb_commit_port,&phy_regfile);
static pipeline::commit commit_stage(&wb_commit_port,&rat,&rob,&csr_file,&phy_regfile);

static pipeline::issue_feedback_pack_t issue_feedback_pack_t;
static pipeline::execute::bru_feedback_pack_t bru_feedback_pack;
static pipeline::wb_feedback_pack_t t_wb_feedback_pack;
static pipeline::commit_feedback_pack_t t_commit_feedback_pack;

static void init(){
    std::ifstream binfile("../testprgenv/main/test.bin",std::ios::binary);
    if(!binfile || !binfile.is_open()){
        std::cout << "test.bin Open Failed!" << std::endl;
        exit(1);
    }
    char buf[4096];
    size_t n = 0;
    while(!binfile.eof()){
        binfile.read((char *)&buf,sizeof(buf));
        for(auto i = 0; i < sizeof(buf);i++){
            memory.write8(0x80000000 + i,buf[i]);
        }
        n += sizeof(buf);
    }

    std::cout << "test.bin Read OK!Bytes(" << sizeof(buf) << "Byte-Block):" << n << std::endl;

    for(uint32_t i = 0;i < ALU_UNIT_NUM;i++){
        issue_alu_fifo[i] = new component::fifo<pipeline::issue_execute_pack_t>(16);
    }

    for(uint32_t i = 0;i < BRU_UNIT_NUM;i++){
        issue_bru_fifo[i] = new component::fifo<pipeline::issue_execute_pack_t>(16);
    }

    for(uint32_t i = 0;i < CSR_UNIT_NUM;i++){
        issue_csr_fifo[i] = new component::fifo<pipeline::issue_execute_pack_t>(16);
    }

    for(uint32_t i = 0;i < DIV_UNIT_NUM;i++){
        issue_div_fifo[i] = new component::fifo<pipeline::issue_execute_pack_t>(16);
    }

    for(uint32_t i = 0;i < LSU_UNIT_NUM;i++){
        issue_lsu_fifo[i] = new component::fifo<pipeline::issue_execute_pack_t>(16);
    }

    for(uint32_t i = 0;i < MUL_UNIT_NUM;i++){
        issue_mul_fifo[i] = new component::fifo<pipeline::issue_execute_pack_t>(16);
    }

    for(auto i = 0; i < ALU_UNIT_NUM;i++){
        alu_wb_port[i] = new component::port<pipeline::execute_wb_pack_t>(default_execute_wb_pack);
    }
    for(auto i = 0; i < BRU_UNIT_NUM;i++){
        bru_wb_port[i] = new component::port<pipeline::execute_wb_pack_t>(default_execute_wb_pack);
    }
    for(auto i = 0; i < CSR_UNIT_NUM;i++){
        csr_wb_port[i] = new component::port<pipeline::execute_wb_pack_t>(default_execute_wb_pack);
    }
    for(auto i = 0; i < DIV_UNIT_NUM;i++){
        div_wb_port[i] = new component::port<pipeline::execute_wb_pack_t>(default_execute_wb_pack);
    }
    for(auto i = 0; i < LSU_UNIT_NUM;i++){
        lsu_wb_port[i] = new component::port<pipeline::execute_wb_pack_t>(default_execute_wb_pack);
    }
    for(auto i = 0; i < MUL_UNIT_NUM;i++){
        mul_wb_port[i] = new component::port<pipeline::execute_wb_pack_t>(default_execute_wb_pack);
    }

    for(auto i = 0; i < ALU_UNIT_NUM;i++){
        execu_alu_stage[i] = new pipeline::execute::alu(issue_alu_fifo[i],alu_wb_port[i]);
    }
    for(auto i = 0; i < BRU_UNIT_NUM;i++){
        execu_bru_stage[i] = new pipeline::execute::bru(issue_bru_fifo[i],bru_wb_port[i],&csr_file);
    }
    for(auto i = 0; i < CSR_UNIT_NUM;i++){
        execu_csr_stage[i] = new pipeline::execute::csr(issue_csr_fifo[i],csr_wb_port[i],&csr_file);
    }
    for(auto i = 0; i < DIV_UNIT_NUM;i++){
        execu_div_stage[i] = new pipeline::execute::div(issue_div_fifo[i],div_wb_port[i]);
    }
    for(auto i = 0; i < LSU_UNIT_NUM;i++){
        execu_lsu_stage[i] = new pipeline::execute::lsu(issue_lsu_fifo[i],lsu_wb_port[i],&memory);
    }
    for(auto i = 0; i < MUL_UNIT_NUM;i++){
        execu_mul_stage[i] = new pipeline::execute::mul(issue_mul_fifo[i],mul_wb_port[i]);
    }
    
    std::memset(&issue_feedback_pack_t,0,sizeof(issue_feedback_pack_t));
    std::memset(&bru_feedback_pack,0,sizeof(bru_feedback_pack));
    std::memset(&t_wb_feedback_pack,0,sizeof(t_wb_feedback_pack));
    std::memset(&t_commit_feedback_pack,0,sizeof(t_commit_feedback_pack));

    rat.init_start();

    for(uint32_t i = 1;i<32;i++){
        rat.set_map(i,i);
        rat.commit_map(i);
        pipeline::phy_regfile_item_t t_item;
        t_item.valid = true;
        t_item.value = 0;
        phy_regfile.write(i,t_item);
    }

    rat.init_finish();

    csr_file.map(CSR_MVENDORID, true,std::make_shared<component::csr::mvendorid>());
    csr_file.map(CSR_MARCHID, true,std::make_shared<component::csr::marchid>());
    csr_file.map(CSR_MIMPID, true,std::make_shared<component::csr::mimpid>());
    csr_file.map(CSR_MHARTID, true,std::make_shared<component::csr::mhartid>());
    csr_file.map(CSR_MCONFIGPTR, true,std::make_shared<component::csr::mconfigptr>());
    csr_file.map(CSR_MSTATUS, false,std::make_shared<component::csr::mstatus>());
    csr_file.map(CSR_MISA, false,std::make_shared<component::csr::misa>());
    csr_file.map(CSR_MIE, false,std::make_shared<component::csr::mie>());
    csr_file.map(CSR_MTVEC, false,std::make_shared<component::csr::mtvec>());
    csr_file.map(CSR_MCOUNTEREN, false,std::make_shared<component::csr::mcounteren>());
    csr_file.map(CSR_MSTATUSH, false,std::make_shared<component::csr::mstatush>());
    csr_file.map(CSR_MSCRATCH, false,std::make_shared<component::csr::mscratch>());
    csr_file.map(CSR_MEPC, false,std::make_shared<component::csr::mepc>());
    csr_file.map(CSR_MCAUSE,false,std::make_shared<component::csr::mcause>());
    csr_file.map(CSR_MTVAL,false,std::make_shared<component::csr::mtval>());
    csr_file.map(CSR_MIP,false,std::make_shared<component::csr::mip>());

    for(auto i = 0;i < 16;i++){
        csr_file.map(0x3A0 + i,false,std::make_shared<component::csr::pmpcfg>(i));
    }

    for(auto i = 0;i < 64;i++){
        csr_file.map(0x3B0 + i,false,std::make_shared<component::csr::pmpaddr>(64));
    }
    wb_stage.init();
}

static bool pause_state = false;
static bool step_state = false;
static bool wait_commit = false;
static void cmd_quit(){
    exit(0);
}
static void cmd_continue(){
    pause_state = false;
    step_state = false;
    wait_commit = false;
}

static void cmd_step(){
    pause_state = false;
    step_state = true;
    wait_commit = false;
}

static void cmd_stepcommit(){
    pause_state = false;
    step_state = true;
    wait_commit = true;
}

static void cmd_print(){
    std::cout << "FETCH:" << std::endl;
    fetch_stage.print("\t");
    std::cout << std::endl;
    std::cout << "FETCH->DECODE:" << std::endl;
    fetch_decode_fifo.print("\t");
    std::cout << std::endl;
    std::cout << "DECODE->RENAME" << std::endl;
    decode_rename_fifo.print("\t");
    std::cout << std::endl;
    std::cout << "RENAME:" << std::endl;
    std::cout << "\tstall(from issue stage) = " << outbool(issue_feedback_pack_t.stall) << std::endl;
    std::cout << std::endl;
    std::cout << "RENAME -> READREG:" << std::endl;
    rename_readreg_port.print("\t");
    std::cout << std::endl;
    std::cout << "READREG:" << std::endl;
    std::cout << "\tstall(from issue stage) = " << outbool(issue_feedback_pack_t.stall) << std::endl;
    std::cout << std::endl;
    std::cout << "READREG -> ISSUE:" << std::endl;
    readreg_issue_port.print("\t");
    std::cout << std::endl;
    std::cout << "ISSUE:" << std::endl;
    issue_stage.print("\t");
    std::cout << std::endl;
    std::cout << "ISSUE -> EXECUTE:" << std::endl;

    for(auto i = 0;i < ALU_UNIT_NUM;i++){
        std::cout << "\tALU_UNIT[" << i << "]:" << std::endl;
        issue_alu_fifo[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < BRU_UNIT_NUM;i++){
        std::cout << "\tBRU_UNIT[" << i << "]:" << std::endl;
        issue_bru_fifo[i] -> print("\t\t");
    }
    std::cout << std::endl;

    for(auto i = 0;i < CSR_UNIT_NUM;i++){
        std::cout << "\tCSR_UNIT[" << i << "]:" << std::endl;
        issue_csr_fifo[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < DIV_UNIT_NUM;i++){
        std::cout << "\tDIV_UNIT[" << i << "]:" << std::endl;
        issue_div_fifo[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < LSU_UNIT_NUM;i++){
        std::cout << "\tLSU_UNIT[" << i << "]:" << std::endl;
        issue_lsu_fifo[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < MUL_UNIT_NUM;i++){
        std::cout << "\tMUL_UNIT[" << i << "]:" << std::endl;
        issue_mul_fifo[i] -> print("\t\t");
    }
   
    std::cout << std::endl;
    std::cout << "EXECUTE->WB:" << std::endl;
    
    for(auto i = 0;i < ALU_UNIT_NUM;i++)
    {
        std::cout << "\tALU_UNIT[" << i << "]:" << std::endl;
        alu_wb_port[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < BRU_UNIT_NUM;i++)
    {
        std::cout << "\tBRU_UNIT[" << i << "]:" << std::endl;
        bru_wb_port[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < CSR_UNIT_NUM;i++)
    {
        std::cout << "\tCSR_UNIT[" << i << "]:" << std::endl;
        csr_wb_port[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < DIV_UNIT_NUM;i++)
    {
        std::cout << "\tDIV_UNIT[" << i << "]:" << std::endl;
        div_wb_port[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < LSU_UNIT_NUM;i++)
    {
        std::cout << "\tLSU_UNIT[" << i << "]:" << std::endl;
        lsu_wb_port[i] -> print("\t\t");
    }

    std::cout << std::endl;

    for(auto i = 0;i < MUL_UNIT_NUM;i++)
    {
        std::cout << "\tMUL_UNIT[" << i << "]:" << std::endl;
        mul_wb_port[i] -> print("\t\t");
    }
   
    std::cout << std::endl;
    std::cout << "WB->COMMIT:" << std::endl;
    wb_commit_port.print("\t");
    std::cout << std::endl;
}

static void cmd_rat(){
    rat.print("");
    std::cout << std::endl;
}

static void cmd_rob(){
    rob.print("");
    std::cout << std::endl;
}

static void cmd_csr(){
    csr_file.print("");
    std::cout << std::endl;
}

static void cmd_arch(){
    std::cout << "Archtecture Register:" << std::endl;

    for(auto i = 0;i < ARCH_REG_NUM;i++){
        if(i == 0){
            std::cout << "x0 = 0x" << fillzero(8) << outhex(0) << "(0)" << std::endl;
        }else{
            uint32_t phy_id;
            rat.get_commit_phy_id(i,&phy_id);
            auto v = phy_regfile.read(phy_id);
            assert(v.valid);
            std::cout << "x" << i << " = 0x" << fillzero(8) << outhex(v.value) << "(" << v.value << ") -> " << phy_id << std::endl;
        }
    }
    std::cout << std::endl;
}

typedef void (*cmd_handler)();

typedef struct  cmd_dest_t
{
    std::string cmd_name;
    cmd_handler hanler;
}cmd_dest_t;

static cmd_dest_t cmd_list[] = {
    {"q",cmd_quit},
    {"c",cmd_continue},
    {"s",cmd_step},
    {"sc",cmd_stepcommit},
    {"p",cmd_print},
    {"rat",cmd_rat},
    {"rob",cmd_rob},
    {"csr",cmd_csr},
    {"arch",cmd_arch},
    {"",NULL}
};

static bool cmd_handle(std::string cmd){
    if(cmd == "")
        return true;
    for(auto i = 0;;i++){
        if(cmd_list[i].hanler == NULL){
            break;
        }
        if(cmd_list[i].cmd_name == cmd){
            cmd_list[i].hanler();
            return true;
        }
    }
    return false;
}

static void run(){
    init();

    std::string last_cmd = "";
    step_state = true;

    while (1)
    {
        /* code */
        if(ctrl_c_detected || (step_state && ((!wait_commit) || (wait_commit && rob.get_committed())))){
            pause_state = true;
            while(pause_state){
                std::cout << "Cycle " << cpu_clock_cycle << ":Command>";
                std::string cmd;
                std::getline(std::cin,cmd);
                if(std::cin.fail() || std::cin.eof()){
                    std::cin.clear();
                    std::cout << std::endl;
                }
                if(cmd == ""){
                    cmd = last_cmd;
                }

                last_cmd = cmd;
                if(!cmd_handle(cmd)){
                    std::cout << "Invalid Command" << std::endl;
                }
            }
            ctrl_c_detected = false;
        }
        //从后往前依次执行
        rob.set_committed(false);
        //step1.执行commit
        t_commit_feedback_pack = commit_stage.run();
        //step2.执行wb
        t_wb_feedback_pack = wb_stage.run(t_commit_feedback_pack);
        //step3.执行execu
        for(auto i = 0; i < ALU_UNIT_NUM;i++){
            execu_alu_stage[i]->run(t_commit_feedback_pack);
        }
        for(auto i = 0;i < BRU_UNIT_NUM;i++){
            execu_bru_stage[i]->run(t_commit_feedback_pack);
        }
        for(auto i = 0;i < CSR_UNIT_NUM;i++){
            execu_csr_stage[i]->run(t_commit_feedback_pack);
        }
        for(auto i = 0;i < DIV_UNIT_NUM;i++){
            execu_div_stage[i]->run(t_commit_feedback_pack);
        }
        for(auto i = 0;i < LSU_UNIT_NUM;i++){
            execu_lsu_stage[i]->run(t_commit_feedback_pack);
        }
        for(auto i = 0;i < MUL_UNIT_NUM;i++){
            execu_mul_stage[i]->run(t_commit_feedback_pack);
        }
        //step4.执行issue
        issue_feedback_pack_t = issue_stage.run(t_wb_feedback_pack,t_commit_feedback_pack);
        //step5.执行readreg
        readreg_stage.run(issue_feedback_pack_t,t_wb_feedback_pack,t_commit_feedback_pack);
        //step6.执行rename
        rename_stage.run(issue_feedback_pack_t,t_commit_feedback_pack);
        //step7.执行decode
        decode_stage.run(t_commit_feedback_pack);
        //step8.执行fetch
        fetch_stage.run(bru_feedback_pack,t_commit_feedback_pack);
        rat.sync();
        rob.sync();
        phy_regfile.sync();
        csr_file.sync();
        cpu_clock_cycle++;
    }
    
}
int main(){
    test::test();
    run();
    return 0;
}