// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_ISI_encode_HH_
#define _estimate_ISI_encode_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_ISI_encode_ISIquan_0_V.h"
#include "estimate_ISI_encode_ISIquan_4_V.h"
#include "estimate_ISI_encode_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 11,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct estimate_ISI_encode : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<4> > ap_var_for_const1;


    // Module declarations
    estimate_ISI_encode(sc_module_name name);
    SC_HAS_PROCESS(estimate_ISI_encode);

    ~estimate_ISI_encode();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_ISI_encode_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* estimate_ISI_encode_AXILiteS_s_axi_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_0_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_1_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_2_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_3_V_U;
    estimate_ISI_encode_ISIquan_4_V* ISIquan_4_V_U;
    estimate_ISI_encode_ISIquan_4_V* ISIquan_5_V_U;
    estimate_ISI_encode_ISIquan_4_V* ISIquan_6_V_U;
    estimate_ISI_encode_ISIquan_4_V* ISIquan_7_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<4> > inputs_0_address0;
    sc_signal< sc_logic > inputs_0_ce0;
    sc_signal< sc_lv<32> > inputs_0_q0;
    sc_signal< sc_lv<4> > inputs_1_address0;
    sc_signal< sc_logic > inputs_1_ce0;
    sc_signal< sc_lv<32> > inputs_1_q0;
    sc_signal< sc_lv<4> > inputs_2_address0;
    sc_signal< sc_logic > inputs_2_ce0;
    sc_signal< sc_lv<32> > inputs_2_q0;
    sc_signal< sc_lv<4> > inputs_3_address0;
    sc_signal< sc_logic > inputs_3_ce0;
    sc_signal< sc_lv<32> > inputs_3_q0;
    sc_signal< sc_lv<4> > inputs_4_address0;
    sc_signal< sc_logic > inputs_4_ce0;
    sc_signal< sc_lv<32> > inputs_4_q0;
    sc_signal< sc_lv<4> > inputs_5_address0;
    sc_signal< sc_logic > inputs_5_ce0;
    sc_signal< sc_lv<32> > inputs_5_q0;
    sc_signal< sc_lv<4> > inputs_6_address0;
    sc_signal< sc_logic > inputs_6_ce0;
    sc_signal< sc_lv<32> > inputs_6_q0;
    sc_signal< sc_lv<4> > inputs_7_address0;
    sc_signal< sc_logic > inputs_7_ce0;
    sc_signal< sc_lv<32> > inputs_7_q0;
    sc_signal< sc_lv<4> > rem_0_address0;
    sc_signal< sc_logic > rem_0_ce0;
    sc_signal< sc_logic > rem_0_we0;
    sc_signal< sc_lv<32> > rem_0_d0;
    sc_signal< sc_lv<32> > rem_0_q0;
    sc_signal< sc_lv<4> > rem_1_address0;
    sc_signal< sc_logic > rem_1_ce0;
    sc_signal< sc_logic > rem_1_we0;
    sc_signal< sc_lv<32> > rem_1_d0;
    sc_signal< sc_lv<32> > rem_1_q0;
    sc_signal< sc_lv<4> > rem_2_address0;
    sc_signal< sc_logic > rem_2_ce0;
    sc_signal< sc_logic > rem_2_we0;
    sc_signal< sc_lv<32> > rem_2_d0;
    sc_signal< sc_lv<32> > rem_2_q0;
    sc_signal< sc_lv<4> > rem_3_address0;
    sc_signal< sc_logic > rem_3_ce0;
    sc_signal< sc_logic > rem_3_we0;
    sc_signal< sc_lv<32> > rem_3_d0;
    sc_signal< sc_lv<32> > rem_3_q0;
    sc_signal< sc_lv<4> > rem_4_address0;
    sc_signal< sc_logic > rem_4_ce0;
    sc_signal< sc_logic > rem_4_we0;
    sc_signal< sc_lv<32> > rem_4_d0;
    sc_signal< sc_lv<32> > rem_4_q0;
    sc_signal< sc_lv<4> > rem_5_address0;
    sc_signal< sc_logic > rem_5_ce0;
    sc_signal< sc_logic > rem_5_we0;
    sc_signal< sc_lv<32> > rem_5_d0;
    sc_signal< sc_lv<32> > rem_5_q0;
    sc_signal< sc_lv<4> > rem_6_address0;
    sc_signal< sc_logic > rem_6_ce0;
    sc_signal< sc_logic > rem_6_we0;
    sc_signal< sc_lv<32> > rem_6_d0;
    sc_signal< sc_lv<32> > rem_6_q0;
    sc_signal< sc_lv<4> > rem_7_address0;
    sc_signal< sc_logic > rem_7_ce0;
    sc_signal< sc_logic > rem_7_we0;
    sc_signal< sc_lv<32> > rem_7_d0;
    sc_signal< sc_lv<32> > rem_7_q0;
    sc_signal< sc_lv<1> > output_0_address0;
    sc_signal< sc_logic > output_0_ce0;
    sc_signal< sc_logic > output_0_we0;
    sc_signal< sc_lv<32> > output_0_d0;
    sc_signal< sc_lv<1> > output_1_address0;
    sc_signal< sc_logic > output_1_ce0;
    sc_signal< sc_logic > output_1_we0;
    sc_signal< sc_lv<32> > output_1_d0;
    sc_signal< sc_lv<1> > output_2_address0;
    sc_signal< sc_logic > output_2_ce0;
    sc_signal< sc_logic > output_2_we0;
    sc_signal< sc_lv<32> > output_2_d0;
    sc_signal< sc_lv<1> > output_3_address0;
    sc_signal< sc_logic > output_3_ce0;
    sc_signal< sc_logic > output_3_we0;
    sc_signal< sc_lv<32> > output_3_d0;
    sc_signal< sc_lv<1> > output_4_address0;
    sc_signal< sc_logic > output_4_ce0;
    sc_signal< sc_logic > output_4_we0;
    sc_signal< sc_lv<32> > output_4_d0;
    sc_signal< sc_lv<1> > output_5_address0;
    sc_signal< sc_logic > output_5_ce0;
    sc_signal< sc_logic > output_5_we0;
    sc_signal< sc_lv<32> > output_5_d0;
    sc_signal< sc_lv<1> > output_6_address0;
    sc_signal< sc_logic > output_6_ce0;
    sc_signal< sc_logic > output_6_we0;
    sc_signal< sc_lv<32> > output_6_d0;
    sc_signal< sc_lv<1> > output_7_address0;
    sc_signal< sc_logic > output_7_ce0;
    sc_signal< sc_logic > output_7_we0;
    sc_signal< sc_lv<32> > output_7_d0;
    sc_signal< sc_lv<7> > j_0_0_reg_1534;
    sc_signal< sc_lv<1> > icmp_ln17_fu_1545_p2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_3787;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln18_fu_1561_p1;
    sc_signal< sc_lv<64> > zext_ln18_reg_3791;
    sc_signal< sc_lv<64> > zext_ln18_reg_3791_pp0_iter1_reg;
    sc_signal< sc_lv<7> > add_ln17_fu_1573_p2;
    sc_signal< sc_lv<7> > add_ln17_reg_3859;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > trunc_ln301_fu_1579_p1;
    sc_signal< sc_lv<1> > trunc_ln301_reg_3864;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > trunc_ln301_reg_3864_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_19_fu_1583_p3;
    sc_signal< sc_lv<1> > tmp_19_reg_3868;
    sc_signal< sc_lv<1> > tmp_19_reg_3868_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_16_reg_3872;
    sc_signal< sc_lv<19> > tmp_16_reg_3872_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_0_addr_reg_3877;
    sc_signal< sc_lv<4> > rem_0_addr_reg_3877_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_18_reg_3882;
    sc_signal< sc_lv<1> > trunc_ln301_1_fu_1611_p1;
    sc_signal< sc_lv<1> > trunc_ln301_1_reg_3887;
    sc_signal< sc_lv<1> > trunc_ln301_1_reg_3887_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_23_fu_1615_p3;
    sc_signal< sc_lv<1> > tmp_23_reg_3891;
    sc_signal< sc_lv<1> > tmp_23_reg_3891_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_20_reg_3895;
    sc_signal< sc_lv<19> > tmp_20_reg_3895_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_1_addr_reg_3900;
    sc_signal< sc_lv<4> > rem_1_addr_reg_3900_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_22_reg_3905;
    sc_signal< sc_lv<1> > trunc_ln301_2_fu_1643_p1;
    sc_signal< sc_lv<1> > trunc_ln301_2_reg_3910;
    sc_signal< sc_lv<1> > trunc_ln301_2_reg_3910_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_27_fu_1647_p3;
    sc_signal< sc_lv<1> > tmp_27_reg_3914;
    sc_signal< sc_lv<1> > tmp_27_reg_3914_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_24_reg_3918;
    sc_signal< sc_lv<19> > tmp_24_reg_3918_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_2_addr_reg_3923;
    sc_signal< sc_lv<4> > rem_2_addr_reg_3923_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_26_reg_3928;
    sc_signal< sc_lv<1> > trunc_ln301_3_fu_1675_p1;
    sc_signal< sc_lv<1> > trunc_ln301_3_reg_3933;
    sc_signal< sc_lv<1> > trunc_ln301_3_reg_3933_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_31_fu_1679_p3;
    sc_signal< sc_lv<1> > tmp_31_reg_3937;
    sc_signal< sc_lv<1> > tmp_31_reg_3937_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_28_reg_3941;
    sc_signal< sc_lv<19> > tmp_28_reg_3941_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_3_addr_reg_3946;
    sc_signal< sc_lv<4> > rem_3_addr_reg_3946_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_30_reg_3951;
    sc_signal< sc_lv<1> > trunc_ln301_4_fu_1707_p1;
    sc_signal< sc_lv<1> > trunc_ln301_4_reg_3956;
    sc_signal< sc_lv<1> > trunc_ln301_4_reg_3956_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_35_fu_1711_p3;
    sc_signal< sc_lv<1> > tmp_35_reg_3960;
    sc_signal< sc_lv<1> > tmp_35_reg_3960_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_32_reg_3964;
    sc_signal< sc_lv<19> > tmp_32_reg_3964_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_4_addr_reg_3969;
    sc_signal< sc_lv<4> > rem_4_addr_reg_3969_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_34_reg_3974;
    sc_signal< sc_lv<1> > trunc_ln301_5_fu_1739_p1;
    sc_signal< sc_lv<1> > trunc_ln301_5_reg_3979;
    sc_signal< sc_lv<1> > trunc_ln301_5_reg_3979_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_39_fu_1743_p3;
    sc_signal< sc_lv<1> > tmp_39_reg_3983;
    sc_signal< sc_lv<1> > tmp_39_reg_3983_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_36_reg_3987;
    sc_signal< sc_lv<19> > tmp_36_reg_3987_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_5_addr_reg_3992;
    sc_signal< sc_lv<4> > rem_5_addr_reg_3992_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_38_reg_3997;
    sc_signal< sc_lv<1> > trunc_ln301_6_fu_1771_p1;
    sc_signal< sc_lv<1> > trunc_ln301_6_reg_4002;
    sc_signal< sc_lv<1> > trunc_ln301_6_reg_4002_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_43_fu_1775_p3;
    sc_signal< sc_lv<1> > tmp_43_reg_4006;
    sc_signal< sc_lv<1> > tmp_43_reg_4006_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_40_reg_4010;
    sc_signal< sc_lv<19> > tmp_40_reg_4010_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_6_addr_reg_4015;
    sc_signal< sc_lv<4> > rem_6_addr_reg_4015_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_42_reg_4020;
    sc_signal< sc_lv<1> > trunc_ln301_7_fu_1803_p1;
    sc_signal< sc_lv<1> > trunc_ln301_7_reg_4025;
    sc_signal< sc_lv<1> > trunc_ln301_7_reg_4025_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_47_fu_1807_p3;
    sc_signal< sc_lv<1> > tmp_47_reg_4029;
    sc_signal< sc_lv<1> > tmp_47_reg_4029_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_44_reg_4033;
    sc_signal< sc_lv<19> > tmp_44_reg_4033_pp0_iter1_reg;
    sc_signal< sc_lv<4> > rem_7_addr_reg_4038;
    sc_signal< sc_lv<4> > rem_7_addr_reg_4038_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_46_reg_4043;
    sc_signal< sc_lv<12> > sub_ln731_fu_1864_p2;
    sc_signal< sc_lv<12> > sub_ln731_reg_4048;
    sc_signal< sc_lv<8> > sub_ln1193_fu_1902_p2;
    sc_signal< sc_lv<8> > sub_ln1193_reg_4053;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1916_p2;
    sc_signal< sc_lv<14> > mul_ln1118_reg_4058;
    sc_signal< sc_lv<12> > sub_ln703_1_fu_1932_p2;
    sc_signal< sc_lv<12> > sub_ln703_1_reg_4063;
    sc_signal< sc_lv<12> > sub_ln731_1_fu_1967_p2;
    sc_signal< sc_lv<12> > sub_ln731_1_reg_4068;
    sc_signal< sc_lv<8> > sub_ln1193_1_fu_2005_p2;
    sc_signal< sc_lv<8> > sub_ln1193_1_reg_4073;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_2019_p2;
    sc_signal< sc_lv<14> > mul_ln1118_1_reg_4078;
    sc_signal< sc_lv<12> > sub_ln703_3_fu_2035_p2;
    sc_signal< sc_lv<12> > sub_ln703_3_reg_4083;
    sc_signal< sc_lv<12> > sub_ln731_2_fu_2070_p2;
    sc_signal< sc_lv<12> > sub_ln731_2_reg_4088;
    sc_signal< sc_lv<8> > sub_ln1193_2_fu_2108_p2;
    sc_signal< sc_lv<8> > sub_ln1193_2_reg_4093;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_2122_p2;
    sc_signal< sc_lv<14> > mul_ln1118_2_reg_4098;
    sc_signal< sc_lv<12> > sub_ln703_5_fu_2138_p2;
    sc_signal< sc_lv<12> > sub_ln703_5_reg_4103;
    sc_signal< sc_lv<12> > sub_ln731_3_fu_2173_p2;
    sc_signal< sc_lv<12> > sub_ln731_3_reg_4108;
    sc_signal< sc_lv<8> > sub_ln1193_3_fu_2211_p2;
    sc_signal< sc_lv<8> > sub_ln1193_3_reg_4113;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_2225_p2;
    sc_signal< sc_lv<14> > mul_ln1118_3_reg_4118;
    sc_signal< sc_lv<12> > sub_ln703_7_fu_2241_p2;
    sc_signal< sc_lv<12> > sub_ln703_7_reg_4123;
    sc_signal< sc_lv<10> > tmp_33_reg_4128;
    sc_signal< sc_lv<12> > sub_ln731_4_fu_2268_p2;
    sc_signal< sc_lv<12> > sub_ln731_4_reg_4133;
    sc_signal< sc_lv<7> > trunc_ln1333_11_reg_4138;
    sc_signal< sc_lv<7> > trunc_ln1333_4_reg_4145;
    sc_signal< sc_lv<10> > tmp_37_reg_4152;
    sc_signal< sc_lv<12> > sub_ln731_5_fu_2315_p2;
    sc_signal< sc_lv<12> > sub_ln731_5_reg_4157;
    sc_signal< sc_lv<7> > trunc_ln1333_12_reg_4162;
    sc_signal< sc_lv<7> > trunc_ln1333_5_reg_4169;
    sc_signal< sc_lv<10> > tmp_41_reg_4176;
    sc_signal< sc_lv<12> > sub_ln731_6_fu_2362_p2;
    sc_signal< sc_lv<12> > sub_ln731_6_reg_4181;
    sc_signal< sc_lv<7> > trunc_ln1333_13_reg_4186;
    sc_signal< sc_lv<7> > trunc_ln1333_6_reg_4193;
    sc_signal< sc_lv<10> > tmp_45_reg_4200;
    sc_signal< sc_lv<12> > sub_ln731_7_fu_2409_p2;
    sc_signal< sc_lv<12> > sub_ln731_7_reg_4205;
    sc_signal< sc_lv<7> > trunc_ln1333_14_reg_4210;
    sc_signal< sc_lv<7> > trunc_ln1333_7_reg_4217;
    sc_signal< sc_lv<10> > tmp_1_reg_4224;
    sc_signal< sc_lv<10> > tmp_3_reg_4229;
    sc_signal< sc_lv<10> > tmp_5_reg_4234;
    sc_signal< sc_lv<10> > tmp_7_reg_4239;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_2881_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_reg_4244;
    sc_signal< sc_lv<12> > sub_ln703_9_fu_2896_p2;
    sc_signal< sc_lv<12> > sub_ln703_9_reg_4249;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_2952_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_5_reg_4254;
    sc_signal< sc_lv<12> > sub_ln703_11_fu_2967_p2;
    sc_signal< sc_lv<12> > sub_ln703_11_reg_4259;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_3023_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_6_reg_4264;
    sc_signal< sc_lv<12> > sub_ln703_13_fu_3038_p2;
    sc_signal< sc_lv<12> > sub_ln703_13_reg_4269;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_3094_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_7_reg_4274;
    sc_signal< sc_lv<12> > sub_ln703_15_fu_3109_p2;
    sc_signal< sc_lv<12> > sub_ln703_15_reg_4279;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<4> > ISIquan_0_V_address0;
    sc_signal< sc_logic > ISIquan_0_V_ce0;
    sc_signal< sc_logic > ISIquan_0_V_we0;
    sc_signal< sc_lv<4> > ISIquan_0_V_q0;
    sc_signal< sc_lv<4> > ISIquan_0_V_address1;
    sc_signal< sc_logic > ISIquan_0_V_ce1;
    sc_signal< sc_logic > ISIquan_0_V_we1;
    sc_signal< sc_lv<4> > ISIquan_0_V_d1;
    sc_signal< sc_lv<4> > ISIquan_0_V_q1;
    sc_signal< sc_lv<4> > ISIquan_1_V_address0;
    sc_signal< sc_logic > ISIquan_1_V_ce0;
    sc_signal< sc_logic > ISIquan_1_V_we0;
    sc_signal< sc_lv<4> > ISIquan_1_V_q0;
    sc_signal< sc_lv<4> > ISIquan_1_V_address1;
    sc_signal< sc_logic > ISIquan_1_V_ce1;
    sc_signal< sc_logic > ISIquan_1_V_we1;
    sc_signal< sc_lv<4> > ISIquan_1_V_d1;
    sc_signal< sc_lv<4> > ISIquan_1_V_q1;
    sc_signal< sc_lv<4> > ISIquan_2_V_address0;
    sc_signal< sc_logic > ISIquan_2_V_ce0;
    sc_signal< sc_logic > ISIquan_2_V_we0;
    sc_signal< sc_lv<4> > ISIquan_2_V_q0;
    sc_signal< sc_lv<4> > ISIquan_2_V_address1;
    sc_signal< sc_logic > ISIquan_2_V_ce1;
    sc_signal< sc_logic > ISIquan_2_V_we1;
    sc_signal< sc_lv<4> > ISIquan_2_V_d1;
    sc_signal< sc_lv<4> > ISIquan_2_V_q1;
    sc_signal< sc_lv<4> > ISIquan_3_V_address0;
    sc_signal< sc_logic > ISIquan_3_V_ce0;
    sc_signal< sc_logic > ISIquan_3_V_we0;
    sc_signal< sc_lv<4> > ISIquan_3_V_q0;
    sc_signal< sc_lv<4> > ISIquan_3_V_address1;
    sc_signal< sc_logic > ISIquan_3_V_ce1;
    sc_signal< sc_logic > ISIquan_3_V_we1;
    sc_signal< sc_lv<4> > ISIquan_3_V_d1;
    sc_signal< sc_lv<4> > ISIquan_3_V_q1;
    sc_signal< sc_lv<4> > ISIquan_4_V_address0;
    sc_signal< sc_logic > ISIquan_4_V_ce0;
    sc_signal< sc_logic > ISIquan_4_V_we0;
    sc_signal< sc_lv<4> > ISIquan_4_V_d0;
    sc_signal< sc_lv<4> > ISIquan_4_V_q0;
    sc_signal< sc_lv<4> > ISIquan_4_V_address1;
    sc_signal< sc_logic > ISIquan_4_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_4_V_q1;
    sc_signal< sc_lv<4> > ISIquan_5_V_address0;
    sc_signal< sc_logic > ISIquan_5_V_ce0;
    sc_signal< sc_logic > ISIquan_5_V_we0;
    sc_signal< sc_lv<4> > ISIquan_5_V_d0;
    sc_signal< sc_lv<4> > ISIquan_5_V_q0;
    sc_signal< sc_lv<4> > ISIquan_5_V_address1;
    sc_signal< sc_logic > ISIquan_5_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_5_V_q1;
    sc_signal< sc_lv<4> > ISIquan_6_V_address0;
    sc_signal< sc_logic > ISIquan_6_V_ce0;
    sc_signal< sc_logic > ISIquan_6_V_we0;
    sc_signal< sc_lv<4> > ISIquan_6_V_d0;
    sc_signal< sc_lv<4> > ISIquan_6_V_q0;
    sc_signal< sc_lv<4> > ISIquan_6_V_address1;
    sc_signal< sc_logic > ISIquan_6_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_6_V_q1;
    sc_signal< sc_lv<4> > ISIquan_7_V_address0;
    sc_signal< sc_logic > ISIquan_7_V_ce0;
    sc_signal< sc_logic > ISIquan_7_V_we0;
    sc_signal< sc_lv<4> > ISIquan_7_V_d0;
    sc_signal< sc_lv<4> > ISIquan_7_V_q0;
    sc_signal< sc_lv<4> > ISIquan_7_V_address1;
    sc_signal< sc_logic > ISIquan_7_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_7_V_q1;
    sc_signal< sc_lv<7> > ap_phi_mux_j_0_0_phi_fu_1538_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<4> > ISI_q_V_4_fu_3250_p3;
    sc_signal< sc_lv<4> > ISI_q_V_5_fu_3342_p3;
    sc_signal< sc_lv<4> > ISI_q_V_6_fu_3434_p3;
    sc_signal< sc_lv<4> > ISI_q_V_7_fu_3526_p3;
    sc_signal< sc_lv<32> > or_ln50_6_fu_3535_p9;
    sc_signal< sc_lv<32> > or_ln50_6_8_fu_3703_p9;
    sc_signal< sc_lv<32> > or_ln50_6_1_fu_3556_p9;
    sc_signal< sc_lv<32> > or_ln50_6_9_fu_3724_p9;
    sc_signal< sc_lv<32> > or_ln50_6_2_fu_3577_p9;
    sc_signal< sc_lv<32> > or_ln50_6_s_fu_3745_p9;
    sc_signal< sc_lv<32> > or_ln50_6_3_fu_3598_p9;
    sc_signal< sc_lv<32> > or_ln50_6_10_fu_3766_p9;
    sc_signal< sc_lv<4> > lshr_ln_fu_1551_p4;
    sc_signal< sc_lv<10> > tmp_17_fu_1835_p4;
    sc_signal< sc_lv<12> > and_ln731_1_fu_1853_p3;
    sc_signal< sc_lv<12> > trunc_ln731_fu_1860_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_8_fu_1870_p4;
    sc_signal< sc_lv<7> > trunc_ln1_fu_1884_p4;
    sc_signal< sc_lv<8> > zext_ln703_fu_1894_p1;
    sc_signal< sc_lv<8> > zext_ln703_1_fu_1898_p1;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1916_p0;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1916_p1;
    sc_signal< sc_lv<12> > and_ln_fu_1845_p3;
    sc_signal< sc_lv<12> > zext_ln1333_fu_1922_p1;
    sc_signal< sc_lv<12> > sub_ln703_fu_1926_p2;
    sc_signal< sc_lv<12> > zext_ln1333_8_fu_1880_p1;
    sc_signal< sc_lv<10> > tmp_21_fu_1938_p4;
    sc_signal< sc_lv<12> > and_ln731_3_fu_1956_p3;
    sc_signal< sc_lv<12> > trunc_ln731_1_fu_1963_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_9_fu_1973_p4;
    sc_signal< sc_lv<7> > trunc_ln1333_1_fu_1987_p4;
    sc_signal< sc_lv<8> > zext_ln703_2_fu_1997_p1;
    sc_signal< sc_lv<8> > zext_ln703_3_fu_2001_p1;
    sc_signal< sc_lv<7> > mul_ln1118_1_fu_2019_p0;
    sc_signal< sc_lv<7> > mul_ln1118_1_fu_2019_p1;
    sc_signal< sc_lv<12> > and_ln731_2_fu_1948_p3;
    sc_signal< sc_lv<12> > zext_ln1333_1_fu_2025_p1;
    sc_signal< sc_lv<12> > sub_ln703_2_fu_2029_p2;
    sc_signal< sc_lv<12> > zext_ln1333_9_fu_1983_p1;
    sc_signal< sc_lv<10> > tmp_25_fu_2041_p4;
    sc_signal< sc_lv<12> > and_ln731_5_fu_2059_p3;
    sc_signal< sc_lv<12> > trunc_ln731_2_fu_2066_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_s_fu_2076_p4;
    sc_signal< sc_lv<7> > trunc_ln1333_2_fu_2090_p4;
    sc_signal< sc_lv<8> > zext_ln703_4_fu_2100_p1;
    sc_signal< sc_lv<8> > zext_ln703_5_fu_2104_p1;
    sc_signal< sc_lv<7> > mul_ln1118_2_fu_2122_p0;
    sc_signal< sc_lv<7> > mul_ln1118_2_fu_2122_p1;
    sc_signal< sc_lv<12> > and_ln731_4_fu_2051_p3;
    sc_signal< sc_lv<12> > zext_ln1333_2_fu_2128_p1;
    sc_signal< sc_lv<12> > sub_ln703_4_fu_2132_p2;
    sc_signal< sc_lv<12> > zext_ln1333_10_fu_2086_p1;
    sc_signal< sc_lv<10> > tmp_29_fu_2144_p4;
    sc_signal< sc_lv<12> > and_ln731_7_fu_2162_p3;
    sc_signal< sc_lv<12> > trunc_ln731_3_fu_2169_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_10_fu_2179_p4;
    sc_signal< sc_lv<7> > trunc_ln1333_3_fu_2193_p4;
    sc_signal< sc_lv<8> > zext_ln703_6_fu_2203_p1;
    sc_signal< sc_lv<8> > zext_ln703_7_fu_2207_p1;
    sc_signal< sc_lv<7> > mul_ln1118_3_fu_2225_p0;
    sc_signal< sc_lv<7> > mul_ln1118_3_fu_2225_p1;
    sc_signal< sc_lv<12> > and_ln731_6_fu_2154_p3;
    sc_signal< sc_lv<12> > zext_ln1333_3_fu_2231_p1;
    sc_signal< sc_lv<12> > sub_ln703_6_fu_2235_p2;
    sc_signal< sc_lv<12> > zext_ln1333_11_fu_2189_p1;
    sc_signal< sc_lv<12> > and_ln731_9_fu_2257_p3;
    sc_signal< sc_lv<12> > trunc_ln731_4_fu_2264_p1;
    sc_signal< sc_lv<12> > and_ln731_10_fu_2304_p3;
    sc_signal< sc_lv<12> > trunc_ln731_5_fu_2311_p1;
    sc_signal< sc_lv<12> > and_ln731_12_fu_2351_p3;
    sc_signal< sc_lv<12> > trunc_ln731_6_fu_2358_p1;
    sc_signal< sc_lv<12> > and_ln731_14_fu_2398_p3;
    sc_signal< sc_lv<12> > trunc_ln731_7_fu_2405_p1;
    sc_signal< sc_lv<10> > shl_ln1_fu_2440_p3;
    sc_signal< sc_lv<15> > sext_ln1494_fu_2447_p1;
    sc_signal< sc_lv<15> > zext_ln1494_fu_2451_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_2454_p2;
    sc_signal< sc_lv<12> > shl_ln731_fu_2435_p2;
    sc_signal< sc_lv<12> > select_ln1494_fu_2460_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_2477_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_fu_2483_p2;
    sc_signal< sc_lv<1> > xor_ln1495_fu_2499_p2;
    sc_signal< sc_lv<1> > and_ln1497_fu_2505_p2;
    sc_signal< sc_lv<1> > or_ln1495_fu_2519_p2;
    sc_signal< sc_lv<4> > select_ln1495_fu_2511_p3;
    sc_signal< sc_lv<4> > trunc_ln_i_fu_2489_p4;
    sc_signal< sc_lv<10> > shl_ln728_1_fu_2539_p3;
    sc_signal< sc_lv<15> > sext_ln1494_1_fu_2546_p1;
    sc_signal< sc_lv<15> > zext_ln1494_1_fu_2550_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_2553_p2;
    sc_signal< sc_lv<12> > shl_ln731_1_fu_2534_p2;
    sc_signal< sc_lv<12> > select_ln1494_1_fu_2559_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_1_fu_2576_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_1_fu_2582_p2;
    sc_signal< sc_lv<1> > xor_ln1495_1_fu_2598_p2;
    sc_signal< sc_lv<1> > and_ln1497_1_fu_2604_p2;
    sc_signal< sc_lv<1> > or_ln1495_1_fu_2618_p2;
    sc_signal< sc_lv<4> > select_ln1495_2_fu_2610_p3;
    sc_signal< sc_lv<4> > trunc_ln_i3_fu_2588_p4;
    sc_signal< sc_lv<10> > shl_ln728_2_fu_2638_p3;
    sc_signal< sc_lv<15> > sext_ln1494_2_fu_2645_p1;
    sc_signal< sc_lv<15> > zext_ln1494_2_fu_2649_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_2652_p2;
    sc_signal< sc_lv<12> > shl_ln731_2_fu_2633_p2;
    sc_signal< sc_lv<12> > select_ln1494_2_fu_2658_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_2_fu_2675_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_2_fu_2681_p2;
    sc_signal< sc_lv<1> > xor_ln1495_2_fu_2697_p2;
    sc_signal< sc_lv<1> > and_ln1497_2_fu_2703_p2;
    sc_signal< sc_lv<1> > or_ln1495_2_fu_2717_p2;
    sc_signal< sc_lv<4> > select_ln1495_4_fu_2709_p3;
    sc_signal< sc_lv<4> > trunc_ln_i1_fu_2687_p4;
    sc_signal< sc_lv<10> > shl_ln728_3_fu_2737_p3;
    sc_signal< sc_lv<15> > sext_ln1494_3_fu_2744_p1;
    sc_signal< sc_lv<15> > zext_ln1494_3_fu_2748_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_2751_p2;
    sc_signal< sc_lv<12> > shl_ln731_3_fu_2732_p2;
    sc_signal< sc_lv<12> > select_ln1494_3_fu_2757_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_3_fu_2774_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_3_fu_2780_p2;
    sc_signal< sc_lv<1> > xor_ln1495_3_fu_2796_p2;
    sc_signal< sc_lv<1> > and_ln1497_3_fu_2802_p2;
    sc_signal< sc_lv<1> > or_ln1495_3_fu_2816_p2;
    sc_signal< sc_lv<4> > select_ln1495_6_fu_2808_p3;
    sc_signal< sc_lv<4> > trunc_ln_i2_fu_2786_p4;
    sc_signal< sc_lv<8> > zext_ln703_8_fu_2841_p1;
    sc_signal< sc_lv<8> > zext_ln703_9_fu_2844_p1;
    sc_signal< sc_lv<7> > mul_ln1118_4_fu_2859_p0;
    sc_signal< sc_lv<7> > mul_ln1118_4_fu_2859_p1;
    sc_signal< sc_lv<8> > sub_ln1193_4_fu_2847_p2;
    sc_signal< sc_lv<10> > shl_ln728_4_fu_2865_p3;
    sc_signal< sc_lv<14> > mul_ln1118_4_fu_2859_p2;
    sc_signal< sc_lv<15> > sext_ln1494_4_fu_2873_p1;
    sc_signal< sc_lv<15> > zext_ln1494_4_fu_2877_p1;
    sc_signal< sc_lv<12> > and_ln731_8_fu_2831_p3;
    sc_signal< sc_lv<12> > zext_ln1333_4_fu_2887_p1;
    sc_signal< sc_lv<12> > sub_ln703_8_fu_2890_p2;
    sc_signal< sc_lv<12> > zext_ln1333_12_fu_2838_p1;
    sc_signal< sc_lv<8> > zext_ln703_10_fu_2912_p1;
    sc_signal< sc_lv<8> > zext_ln703_11_fu_2915_p1;
    sc_signal< sc_lv<7> > mul_ln1118_5_fu_2930_p0;
    sc_signal< sc_lv<7> > mul_ln1118_5_fu_2930_p1;
    sc_signal< sc_lv<8> > sub_ln1193_5_fu_2918_p2;
    sc_signal< sc_lv<10> > shl_ln728_5_fu_2936_p3;
    sc_signal< sc_lv<14> > mul_ln1118_5_fu_2930_p2;
    sc_signal< sc_lv<15> > sext_ln1494_5_fu_2944_p1;
    sc_signal< sc_lv<15> > zext_ln1494_5_fu_2948_p1;
    sc_signal< sc_lv<12> > and_ln731_s_fu_2902_p3;
    sc_signal< sc_lv<12> > zext_ln1333_5_fu_2958_p1;
    sc_signal< sc_lv<12> > sub_ln703_10_fu_2961_p2;
    sc_signal< sc_lv<12> > zext_ln1333_13_fu_2909_p1;
    sc_signal< sc_lv<8> > zext_ln703_12_fu_2983_p1;
    sc_signal< sc_lv<8> > zext_ln703_13_fu_2986_p1;
    sc_signal< sc_lv<7> > mul_ln1118_6_fu_3001_p0;
    sc_signal< sc_lv<7> > mul_ln1118_6_fu_3001_p1;
    sc_signal< sc_lv<8> > sub_ln1193_6_fu_2989_p2;
    sc_signal< sc_lv<10> > shl_ln728_6_fu_3007_p3;
    sc_signal< sc_lv<14> > mul_ln1118_6_fu_3001_p2;
    sc_signal< sc_lv<15> > sext_ln1494_6_fu_3015_p1;
    sc_signal< sc_lv<15> > zext_ln1494_6_fu_3019_p1;
    sc_signal< sc_lv<12> > and_ln731_11_fu_2973_p3;
    sc_signal< sc_lv<12> > zext_ln1333_6_fu_3029_p1;
    sc_signal< sc_lv<12> > sub_ln703_12_fu_3032_p2;
    sc_signal< sc_lv<12> > zext_ln1333_14_fu_2980_p1;
    sc_signal< sc_lv<8> > zext_ln703_14_fu_3054_p1;
    sc_signal< sc_lv<8> > zext_ln703_15_fu_3057_p1;
    sc_signal< sc_lv<7> > mul_ln1118_7_fu_3072_p0;
    sc_signal< sc_lv<7> > mul_ln1118_7_fu_3072_p1;
    sc_signal< sc_lv<8> > sub_ln1193_7_fu_3060_p2;
    sc_signal< sc_lv<10> > shl_ln728_7_fu_3078_p3;
    sc_signal< sc_lv<14> > mul_ln1118_7_fu_3072_p2;
    sc_signal< sc_lv<15> > sext_ln1494_7_fu_3086_p1;
    sc_signal< sc_lv<15> > zext_ln1494_7_fu_3090_p1;
    sc_signal< sc_lv<12> > and_ln731_13_fu_3044_p3;
    sc_signal< sc_lv<12> > zext_ln1333_7_fu_3100_p1;
    sc_signal< sc_lv<12> > sub_ln703_14_fu_3103_p2;
    sc_signal< sc_lv<12> > zext_ln1333_15_fu_3051_p1;
    sc_signal< sc_lv<30> > tmp_2_fu_3115_p4;
    sc_signal< sc_lv<30> > tmp_4_fu_3128_p4;
    sc_signal< sc_lv<30> > tmp_6_fu_3141_p4;
    sc_signal< sc_lv<30> > tmp_8_fu_3154_p4;
    sc_signal< sc_lv<12> > shl_ln731_4_fu_3167_p2;
    sc_signal< sc_lv<12> > select_ln1494_4_fu_3172_p3;
    sc_signal< sc_lv<10> > tmp_9_fu_3178_p4;
    sc_signal< sc_lv<30> > tmp_s_fu_3188_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_4_fu_3202_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_4_fu_3208_p2;
    sc_signal< sc_lv<1> > xor_ln1495_4_fu_3224_p2;
    sc_signal< sc_lv<1> > and_ln1497_4_fu_3230_p2;
    sc_signal< sc_lv<1> > or_ln1495_4_fu_3244_p2;
    sc_signal< sc_lv<4> > select_ln1495_8_fu_3236_p3;
    sc_signal< sc_lv<4> > trunc_ln_i4_fu_3214_p4;
    sc_signal< sc_lv<12> > shl_ln731_5_fu_3259_p2;
    sc_signal< sc_lv<12> > select_ln1494_5_fu_3264_p3;
    sc_signal< sc_lv<10> > tmp_10_fu_3270_p4;
    sc_signal< sc_lv<30> > tmp_11_fu_3280_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_5_fu_3294_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_5_fu_3300_p2;
    sc_signal< sc_lv<1> > xor_ln1495_5_fu_3316_p2;
    sc_signal< sc_lv<1> > and_ln1497_5_fu_3322_p2;
    sc_signal< sc_lv<1> > or_ln1495_5_fu_3336_p2;
    sc_signal< sc_lv<4> > select_ln1495_10_fu_3328_p3;
    sc_signal< sc_lv<4> > trunc_ln_i5_fu_3306_p4;
    sc_signal< sc_lv<12> > shl_ln731_6_fu_3351_p2;
    sc_signal< sc_lv<12> > select_ln1494_6_fu_3356_p3;
    sc_signal< sc_lv<10> > tmp_12_fu_3362_p4;
    sc_signal< sc_lv<30> > tmp_13_fu_3372_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_6_fu_3386_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_6_fu_3392_p2;
    sc_signal< sc_lv<1> > xor_ln1495_6_fu_3408_p2;
    sc_signal< sc_lv<1> > and_ln1497_6_fu_3414_p2;
    sc_signal< sc_lv<1> > or_ln1495_6_fu_3428_p2;
    sc_signal< sc_lv<4> > select_ln1495_12_fu_3420_p3;
    sc_signal< sc_lv<4> > trunc_ln_i6_fu_3398_p4;
    sc_signal< sc_lv<12> > shl_ln731_7_fu_3443_p2;
    sc_signal< sc_lv<12> > select_ln1494_7_fu_3448_p3;
    sc_signal< sc_lv<10> > tmp_14_fu_3454_p4;
    sc_signal< sc_lv<30> > tmp_15_fu_3464_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_7_fu_3478_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_7_fu_3484_p2;
    sc_signal< sc_lv<1> > xor_ln1495_7_fu_3500_p2;
    sc_signal< sc_lv<1> > and_ln1497_7_fu_3506_p2;
    sc_signal< sc_lv<1> > or_ln1495_7_fu_3520_p2;
    sc_signal< sc_lv<4> > select_ln1495_14_fu_3512_p3;
    sc_signal< sc_lv<4> > trunc_ln_i7_fu_3490_p4;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_2019_p00;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_2019_p10;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_2122_p00;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_2122_p10;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_2225_p00;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_2225_p10;
    sc_signal< sc_lv<14> > mul_ln1118_4_fu_2859_p00;
    sc_signal< sc_lv<14> > mul_ln1118_4_fu_2859_p10;
    sc_signal< sc_lv<14> > mul_ln1118_5_fu_2930_p00;
    sc_signal< sc_lv<14> > mul_ln1118_5_fu_2930_p10;
    sc_signal< sc_lv<14> > mul_ln1118_6_fu_3001_p00;
    sc_signal< sc_lv<14> > mul_ln1118_6_fu_3001_p10;
    sc_signal< sc_lv<14> > mul_ln1118_7_fu_3072_p00;
    sc_signal< sc_lv<14> > mul_ln1118_7_fu_3072_p10;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1916_p00;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1916_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const sc_lv<10> ap_ST_fsm_state12;
    static const sc_lv<10> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_28;
    static const sc_lv<12> ap_const_lv12_190;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ISI_q_V_4_fu_3250_p3();
    void thread_ISI_q_V_5_fu_3342_p3();
    void thread_ISI_q_V_6_fu_3434_p3();
    void thread_ISI_q_V_7_fu_3526_p3();
    void thread_ISIquan_0_V_address0();
    void thread_ISIquan_0_V_address1();
    void thread_ISIquan_0_V_ce0();
    void thread_ISIquan_0_V_ce1();
    void thread_ISIquan_0_V_d1();
    void thread_ISIquan_0_V_we0();
    void thread_ISIquan_0_V_we1();
    void thread_ISIquan_1_V_address0();
    void thread_ISIquan_1_V_address1();
    void thread_ISIquan_1_V_ce0();
    void thread_ISIquan_1_V_ce1();
    void thread_ISIquan_1_V_d1();
    void thread_ISIquan_1_V_we0();
    void thread_ISIquan_1_V_we1();
    void thread_ISIquan_2_V_address0();
    void thread_ISIquan_2_V_address1();
    void thread_ISIquan_2_V_ce0();
    void thread_ISIquan_2_V_ce1();
    void thread_ISIquan_2_V_d1();
    void thread_ISIquan_2_V_we0();
    void thread_ISIquan_2_V_we1();
    void thread_ISIquan_3_V_address0();
    void thread_ISIquan_3_V_address1();
    void thread_ISIquan_3_V_ce0();
    void thread_ISIquan_3_V_ce1();
    void thread_ISIquan_3_V_d1();
    void thread_ISIquan_3_V_we0();
    void thread_ISIquan_3_V_we1();
    void thread_ISIquan_4_V_address0();
    void thread_ISIquan_4_V_address1();
    void thread_ISIquan_4_V_ce0();
    void thread_ISIquan_4_V_ce1();
    void thread_ISIquan_4_V_d0();
    void thread_ISIquan_4_V_we0();
    void thread_ISIquan_5_V_address0();
    void thread_ISIquan_5_V_address1();
    void thread_ISIquan_5_V_ce0();
    void thread_ISIquan_5_V_ce1();
    void thread_ISIquan_5_V_d0();
    void thread_ISIquan_5_V_we0();
    void thread_ISIquan_6_V_address0();
    void thread_ISIquan_6_V_address1();
    void thread_ISIquan_6_V_ce0();
    void thread_ISIquan_6_V_ce1();
    void thread_ISIquan_6_V_d0();
    void thread_ISIquan_6_V_we0();
    void thread_ISIquan_7_V_address0();
    void thread_ISIquan_7_V_address1();
    void thread_ISIquan_7_V_ce0();
    void thread_ISIquan_7_V_ce1();
    void thread_ISIquan_7_V_d0();
    void thread_ISIquan_7_V_we0();
    void thread_add_ln17_fu_1573_p2();
    void thread_and_ln1497_1_fu_2604_p2();
    void thread_and_ln1497_2_fu_2703_p2();
    void thread_and_ln1497_3_fu_2802_p2();
    void thread_and_ln1497_4_fu_3230_p2();
    void thread_and_ln1497_5_fu_3322_p2();
    void thread_and_ln1497_6_fu_3414_p2();
    void thread_and_ln1497_7_fu_3506_p2();
    void thread_and_ln1497_fu_2505_p2();
    void thread_and_ln731_10_fu_2304_p3();
    void thread_and_ln731_11_fu_2973_p3();
    void thread_and_ln731_12_fu_2351_p3();
    void thread_and_ln731_13_fu_3044_p3();
    void thread_and_ln731_14_fu_2398_p3();
    void thread_and_ln731_1_fu_1853_p3();
    void thread_and_ln731_2_fu_1948_p3();
    void thread_and_ln731_3_fu_1956_p3();
    void thread_and_ln731_4_fu_2051_p3();
    void thread_and_ln731_5_fu_2059_p3();
    void thread_and_ln731_6_fu_2154_p3();
    void thread_and_ln731_7_fu_2162_p3();
    void thread_and_ln731_8_fu_2831_p3();
    void thread_and_ln731_9_fu_2257_p3();
    void thread_and_ln731_s_fu_2902_p3();
    void thread_and_ln_fu_1845_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_0_0_phi_fu_1538_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_icmp_ln1494_1_fu_2553_p2();
    void thread_icmp_ln1494_2_fu_2652_p2();
    void thread_icmp_ln1494_3_fu_2751_p2();
    void thread_icmp_ln1494_4_fu_2881_p2();
    void thread_icmp_ln1494_5_fu_2952_p2();
    void thread_icmp_ln1494_6_fu_3023_p2();
    void thread_icmp_ln1494_7_fu_3094_p2();
    void thread_icmp_ln1494_fu_2454_p2();
    void thread_icmp_ln1495_1_fu_2576_p2();
    void thread_icmp_ln1495_2_fu_2675_p2();
    void thread_icmp_ln1495_3_fu_2774_p2();
    void thread_icmp_ln1495_4_fu_3202_p2();
    void thread_icmp_ln1495_5_fu_3294_p2();
    void thread_icmp_ln1495_6_fu_3386_p2();
    void thread_icmp_ln1495_7_fu_3478_p2();
    void thread_icmp_ln1495_fu_2477_p2();
    void thread_icmp_ln1497_1_fu_2582_p2();
    void thread_icmp_ln1497_2_fu_2681_p2();
    void thread_icmp_ln1497_3_fu_2780_p2();
    void thread_icmp_ln1497_4_fu_3208_p2();
    void thread_icmp_ln1497_5_fu_3300_p2();
    void thread_icmp_ln1497_6_fu_3392_p2();
    void thread_icmp_ln1497_7_fu_3484_p2();
    void thread_icmp_ln1497_fu_2483_p2();
    void thread_icmp_ln17_fu_1545_p2();
    void thread_inputs_0_address0();
    void thread_inputs_0_ce0();
    void thread_inputs_1_address0();
    void thread_inputs_1_ce0();
    void thread_inputs_2_address0();
    void thread_inputs_2_ce0();
    void thread_inputs_3_address0();
    void thread_inputs_3_ce0();
    void thread_inputs_4_address0();
    void thread_inputs_4_ce0();
    void thread_inputs_5_address0();
    void thread_inputs_5_ce0();
    void thread_inputs_6_address0();
    void thread_inputs_6_ce0();
    void thread_inputs_7_address0();
    void thread_inputs_7_ce0();
    void thread_lshr_ln_fu_1551_p4();
    void thread_mul_ln1118_1_fu_2019_p0();
    void thread_mul_ln1118_1_fu_2019_p00();
    void thread_mul_ln1118_1_fu_2019_p1();
    void thread_mul_ln1118_1_fu_2019_p10();
    void thread_mul_ln1118_1_fu_2019_p2();
    void thread_mul_ln1118_2_fu_2122_p0();
    void thread_mul_ln1118_2_fu_2122_p00();
    void thread_mul_ln1118_2_fu_2122_p1();
    void thread_mul_ln1118_2_fu_2122_p10();
    void thread_mul_ln1118_2_fu_2122_p2();
    void thread_mul_ln1118_3_fu_2225_p0();
    void thread_mul_ln1118_3_fu_2225_p00();
    void thread_mul_ln1118_3_fu_2225_p1();
    void thread_mul_ln1118_3_fu_2225_p10();
    void thread_mul_ln1118_3_fu_2225_p2();
    void thread_mul_ln1118_4_fu_2859_p0();
    void thread_mul_ln1118_4_fu_2859_p00();
    void thread_mul_ln1118_4_fu_2859_p1();
    void thread_mul_ln1118_4_fu_2859_p10();
    void thread_mul_ln1118_4_fu_2859_p2();
    void thread_mul_ln1118_5_fu_2930_p0();
    void thread_mul_ln1118_5_fu_2930_p00();
    void thread_mul_ln1118_5_fu_2930_p1();
    void thread_mul_ln1118_5_fu_2930_p10();
    void thread_mul_ln1118_5_fu_2930_p2();
    void thread_mul_ln1118_6_fu_3001_p0();
    void thread_mul_ln1118_6_fu_3001_p00();
    void thread_mul_ln1118_6_fu_3001_p1();
    void thread_mul_ln1118_6_fu_3001_p10();
    void thread_mul_ln1118_6_fu_3001_p2();
    void thread_mul_ln1118_7_fu_3072_p0();
    void thread_mul_ln1118_7_fu_3072_p00();
    void thread_mul_ln1118_7_fu_3072_p1();
    void thread_mul_ln1118_7_fu_3072_p10();
    void thread_mul_ln1118_7_fu_3072_p2();
    void thread_mul_ln1118_fu_1916_p0();
    void thread_mul_ln1118_fu_1916_p00();
    void thread_mul_ln1118_fu_1916_p1();
    void thread_mul_ln1118_fu_1916_p10();
    void thread_mul_ln1118_fu_1916_p2();
    void thread_or_ln1495_1_fu_2618_p2();
    void thread_or_ln1495_2_fu_2717_p2();
    void thread_or_ln1495_3_fu_2816_p2();
    void thread_or_ln1495_4_fu_3244_p2();
    void thread_or_ln1495_5_fu_3336_p2();
    void thread_or_ln1495_6_fu_3428_p2();
    void thread_or_ln1495_7_fu_3520_p2();
    void thread_or_ln1495_fu_2519_p2();
    void thread_or_ln50_6_10_fu_3766_p9();
    void thread_or_ln50_6_1_fu_3556_p9();
    void thread_or_ln50_6_2_fu_3577_p9();
    void thread_or_ln50_6_3_fu_3598_p9();
    void thread_or_ln50_6_8_fu_3703_p9();
    void thread_or_ln50_6_9_fu_3724_p9();
    void thread_or_ln50_6_fu_3535_p9();
    void thread_or_ln50_6_s_fu_3745_p9();
    void thread_output_0_address0();
    void thread_output_0_ce0();
    void thread_output_0_d0();
    void thread_output_0_we0();
    void thread_output_1_address0();
    void thread_output_1_ce0();
    void thread_output_1_d0();
    void thread_output_1_we0();
    void thread_output_2_address0();
    void thread_output_2_ce0();
    void thread_output_2_d0();
    void thread_output_2_we0();
    void thread_output_3_address0();
    void thread_output_3_ce0();
    void thread_output_3_d0();
    void thread_output_3_we0();
    void thread_output_4_address0();
    void thread_output_4_ce0();
    void thread_output_4_d0();
    void thread_output_4_we0();
    void thread_output_5_address0();
    void thread_output_5_ce0();
    void thread_output_5_d0();
    void thread_output_5_we0();
    void thread_output_6_address0();
    void thread_output_6_ce0();
    void thread_output_6_d0();
    void thread_output_6_we0();
    void thread_output_7_address0();
    void thread_output_7_ce0();
    void thread_output_7_d0();
    void thread_output_7_we0();
    void thread_rem_0_address0();
    void thread_rem_0_ce0();
    void thread_rem_0_d0();
    void thread_rem_0_we0();
    void thread_rem_1_address0();
    void thread_rem_1_ce0();
    void thread_rem_1_d0();
    void thread_rem_1_we0();
    void thread_rem_2_address0();
    void thread_rem_2_ce0();
    void thread_rem_2_d0();
    void thread_rem_2_we0();
    void thread_rem_3_address0();
    void thread_rem_3_ce0();
    void thread_rem_3_d0();
    void thread_rem_3_we0();
    void thread_rem_4_address0();
    void thread_rem_4_ce0();
    void thread_rem_4_d0();
    void thread_rem_4_we0();
    void thread_rem_5_address0();
    void thread_rem_5_ce0();
    void thread_rem_5_d0();
    void thread_rem_5_we0();
    void thread_rem_6_address0();
    void thread_rem_6_ce0();
    void thread_rem_6_d0();
    void thread_rem_6_we0();
    void thread_rem_7_address0();
    void thread_rem_7_ce0();
    void thread_rem_7_d0();
    void thread_rem_7_we0();
    void thread_select_ln1494_1_fu_2559_p3();
    void thread_select_ln1494_2_fu_2658_p3();
    void thread_select_ln1494_3_fu_2757_p3();
    void thread_select_ln1494_4_fu_3172_p3();
    void thread_select_ln1494_5_fu_3264_p3();
    void thread_select_ln1494_6_fu_3356_p3();
    void thread_select_ln1494_7_fu_3448_p3();
    void thread_select_ln1494_fu_2460_p3();
    void thread_select_ln1495_10_fu_3328_p3();
    void thread_select_ln1495_12_fu_3420_p3();
    void thread_select_ln1495_14_fu_3512_p3();
    void thread_select_ln1495_2_fu_2610_p3();
    void thread_select_ln1495_4_fu_2709_p3();
    void thread_select_ln1495_6_fu_2808_p3();
    void thread_select_ln1495_8_fu_3236_p3();
    void thread_select_ln1495_fu_2511_p3();
    void thread_sext_ln1494_1_fu_2546_p1();
    void thread_sext_ln1494_2_fu_2645_p1();
    void thread_sext_ln1494_3_fu_2744_p1();
    void thread_sext_ln1494_4_fu_2873_p1();
    void thread_sext_ln1494_5_fu_2944_p1();
    void thread_sext_ln1494_6_fu_3015_p1();
    void thread_sext_ln1494_7_fu_3086_p1();
    void thread_sext_ln1494_fu_2447_p1();
    void thread_shl_ln1_fu_2440_p3();
    void thread_shl_ln728_1_fu_2539_p3();
    void thread_shl_ln728_2_fu_2638_p3();
    void thread_shl_ln728_3_fu_2737_p3();
    void thread_shl_ln728_4_fu_2865_p3();
    void thread_shl_ln728_5_fu_2936_p3();
    void thread_shl_ln728_6_fu_3007_p3();
    void thread_shl_ln728_7_fu_3078_p3();
    void thread_shl_ln731_1_fu_2534_p2();
    void thread_shl_ln731_2_fu_2633_p2();
    void thread_shl_ln731_3_fu_2732_p2();
    void thread_shl_ln731_4_fu_3167_p2();
    void thread_shl_ln731_5_fu_3259_p2();
    void thread_shl_ln731_6_fu_3351_p2();
    void thread_shl_ln731_7_fu_3443_p2();
    void thread_shl_ln731_fu_2435_p2();
    void thread_sub_ln1193_1_fu_2005_p2();
    void thread_sub_ln1193_2_fu_2108_p2();
    void thread_sub_ln1193_3_fu_2211_p2();
    void thread_sub_ln1193_4_fu_2847_p2();
    void thread_sub_ln1193_5_fu_2918_p2();
    void thread_sub_ln1193_6_fu_2989_p2();
    void thread_sub_ln1193_7_fu_3060_p2();
    void thread_sub_ln1193_fu_1902_p2();
    void thread_sub_ln703_10_fu_2961_p2();
    void thread_sub_ln703_11_fu_2967_p2();
    void thread_sub_ln703_12_fu_3032_p2();
    void thread_sub_ln703_13_fu_3038_p2();
    void thread_sub_ln703_14_fu_3103_p2();
    void thread_sub_ln703_15_fu_3109_p2();
    void thread_sub_ln703_1_fu_1932_p2();
    void thread_sub_ln703_2_fu_2029_p2();
    void thread_sub_ln703_3_fu_2035_p2();
    void thread_sub_ln703_4_fu_2132_p2();
    void thread_sub_ln703_5_fu_2138_p2();
    void thread_sub_ln703_6_fu_2235_p2();
    void thread_sub_ln703_7_fu_2241_p2();
    void thread_sub_ln703_8_fu_2890_p2();
    void thread_sub_ln703_9_fu_2896_p2();
    void thread_sub_ln703_fu_1926_p2();
    void thread_sub_ln731_1_fu_1967_p2();
    void thread_sub_ln731_2_fu_2070_p2();
    void thread_sub_ln731_3_fu_2173_p2();
    void thread_sub_ln731_4_fu_2268_p2();
    void thread_sub_ln731_5_fu_2315_p2();
    void thread_sub_ln731_6_fu_2362_p2();
    void thread_sub_ln731_7_fu_2409_p2();
    void thread_sub_ln731_fu_1864_p2();
    void thread_tmp_10_fu_3270_p4();
    void thread_tmp_11_fu_3280_p4();
    void thread_tmp_12_fu_3362_p4();
    void thread_tmp_13_fu_3372_p4();
    void thread_tmp_14_fu_3454_p4();
    void thread_tmp_15_fu_3464_p4();
    void thread_tmp_17_fu_1835_p4();
    void thread_tmp_19_fu_1583_p3();
    void thread_tmp_21_fu_1938_p4();
    void thread_tmp_23_fu_1615_p3();
    void thread_tmp_25_fu_2041_p4();
    void thread_tmp_27_fu_1647_p3();
    void thread_tmp_29_fu_2144_p4();
    void thread_tmp_2_fu_3115_p4();
    void thread_tmp_31_fu_1679_p3();
    void thread_tmp_35_fu_1711_p3();
    void thread_tmp_39_fu_1743_p3();
    void thread_tmp_43_fu_1775_p3();
    void thread_tmp_47_fu_1807_p3();
    void thread_tmp_4_fu_3128_p4();
    void thread_tmp_6_fu_3141_p4();
    void thread_tmp_8_fu_3154_p4();
    void thread_tmp_9_fu_3178_p4();
    void thread_tmp_s_fu_3188_p4();
    void thread_trunc_ln1333_10_fu_2179_p4();
    void thread_trunc_ln1333_1_fu_1987_p4();
    void thread_trunc_ln1333_2_fu_2090_p4();
    void thread_trunc_ln1333_3_fu_2193_p4();
    void thread_trunc_ln1333_8_fu_1870_p4();
    void thread_trunc_ln1333_9_fu_1973_p4();
    void thread_trunc_ln1333_s_fu_2076_p4();
    void thread_trunc_ln1_fu_1884_p4();
    void thread_trunc_ln301_1_fu_1611_p1();
    void thread_trunc_ln301_2_fu_1643_p1();
    void thread_trunc_ln301_3_fu_1675_p1();
    void thread_trunc_ln301_4_fu_1707_p1();
    void thread_trunc_ln301_5_fu_1739_p1();
    void thread_trunc_ln301_6_fu_1771_p1();
    void thread_trunc_ln301_7_fu_1803_p1();
    void thread_trunc_ln301_fu_1579_p1();
    void thread_trunc_ln731_1_fu_1963_p1();
    void thread_trunc_ln731_2_fu_2066_p1();
    void thread_trunc_ln731_3_fu_2169_p1();
    void thread_trunc_ln731_4_fu_2264_p1();
    void thread_trunc_ln731_5_fu_2311_p1();
    void thread_trunc_ln731_6_fu_2358_p1();
    void thread_trunc_ln731_7_fu_2405_p1();
    void thread_trunc_ln731_fu_1860_p1();
    void thread_trunc_ln_i1_fu_2687_p4();
    void thread_trunc_ln_i2_fu_2786_p4();
    void thread_trunc_ln_i3_fu_2588_p4();
    void thread_trunc_ln_i4_fu_3214_p4();
    void thread_trunc_ln_i5_fu_3306_p4();
    void thread_trunc_ln_i6_fu_3398_p4();
    void thread_trunc_ln_i7_fu_3490_p4();
    void thread_trunc_ln_i_fu_2489_p4();
    void thread_xor_ln1495_1_fu_2598_p2();
    void thread_xor_ln1495_2_fu_2697_p2();
    void thread_xor_ln1495_3_fu_2796_p2();
    void thread_xor_ln1495_4_fu_3224_p2();
    void thread_xor_ln1495_5_fu_3316_p2();
    void thread_xor_ln1495_6_fu_3408_p2();
    void thread_xor_ln1495_7_fu_3500_p2();
    void thread_xor_ln1495_fu_2499_p2();
    void thread_zext_ln1333_10_fu_2086_p1();
    void thread_zext_ln1333_11_fu_2189_p1();
    void thread_zext_ln1333_12_fu_2838_p1();
    void thread_zext_ln1333_13_fu_2909_p1();
    void thread_zext_ln1333_14_fu_2980_p1();
    void thread_zext_ln1333_15_fu_3051_p1();
    void thread_zext_ln1333_1_fu_2025_p1();
    void thread_zext_ln1333_2_fu_2128_p1();
    void thread_zext_ln1333_3_fu_2231_p1();
    void thread_zext_ln1333_4_fu_2887_p1();
    void thread_zext_ln1333_5_fu_2958_p1();
    void thread_zext_ln1333_6_fu_3029_p1();
    void thread_zext_ln1333_7_fu_3100_p1();
    void thread_zext_ln1333_8_fu_1880_p1();
    void thread_zext_ln1333_9_fu_1983_p1();
    void thread_zext_ln1333_fu_1922_p1();
    void thread_zext_ln1494_1_fu_2550_p1();
    void thread_zext_ln1494_2_fu_2649_p1();
    void thread_zext_ln1494_3_fu_2748_p1();
    void thread_zext_ln1494_4_fu_2877_p1();
    void thread_zext_ln1494_5_fu_2948_p1();
    void thread_zext_ln1494_6_fu_3019_p1();
    void thread_zext_ln1494_7_fu_3090_p1();
    void thread_zext_ln1494_fu_2451_p1();
    void thread_zext_ln18_fu_1561_p1();
    void thread_zext_ln703_10_fu_2912_p1();
    void thread_zext_ln703_11_fu_2915_p1();
    void thread_zext_ln703_12_fu_2983_p1();
    void thread_zext_ln703_13_fu_2986_p1();
    void thread_zext_ln703_14_fu_3054_p1();
    void thread_zext_ln703_15_fu_3057_p1();
    void thread_zext_ln703_1_fu_1898_p1();
    void thread_zext_ln703_2_fu_1997_p1();
    void thread_zext_ln703_3_fu_2001_p1();
    void thread_zext_ln703_4_fu_2100_p1();
    void thread_zext_ln703_5_fu_2104_p1();
    void thread_zext_ln703_6_fu_2203_p1();
    void thread_zext_ln703_7_fu_2207_p1();
    void thread_zext_ln703_8_fu_2841_p1();
    void thread_zext_ln703_9_fu_2844_p1();
    void thread_zext_ln703_fu_1894_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
