-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_Mem_Patch_Gen is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in1 : IN STD_LOGIC_VECTOR (63 downto 0);
    in2 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_ifmap_patch_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_ifmap_patch_st_full_n : IN STD_LOGIC;
    c_ifmap_patch_st_write : OUT STD_LOGIC;
    ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl1_reg_c21_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ctrl1_reg_c21_full_n : IN STD_LOGIC;
    ctrl1_reg_c21_write : OUT STD_LOGIC;
    ctrl2_reg_c26_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg_c26_full_n : IN STD_LOGIC;
    ctrl2_reg_c26_write : OUT STD_LOGIC;
    layer1_reg_c31_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_reg_c31_full_n : IN STD_LOGIC;
    layer1_reg_c31_write : OUT STD_LOGIC );
end;


architecture behav of fwd_fft_Mem_Patch_Gen is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (27 downto 0) := "0000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (27 downto 0) := "0000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (27 downto 0) := "0000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (27 downto 0) := "0000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (27 downto 0) := "0000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (27 downto 0) := "0000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (27 downto 0) := "0001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (27 downto 0) := "0010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (27 downto 0) := "0100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv62_1 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ctrl1_reg_c21_blk_n : STD_LOGIC;
    signal ctrl2_reg_c26_blk_n : STD_LOGIC;
    signal layer1_reg_c31_blk_n : STD_LOGIC;
    signal empty_177_fu_300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_177_reg_737 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast6_fu_304_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast6_reg_743 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast3_cast_fu_314_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast3_cast_reg_751 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_fu_318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_reg_756 : STD_LOGIC_VECTOR (15 downto 0);
    signal cast2_fu_324_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub_i_i_fu_359_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_i_i_reg_787 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_cast20_cast_fu_365_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast20_cast_reg_792 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast_fu_368_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast_reg_797 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast_cast_fu_378_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast_cast_reg_803 : STD_LOGIC_VECTOR (16 downto 0);
    signal cmp_i_i121205_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i121205_reg_808 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln207_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln207_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln207_1_fu_434_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln207_1_reg_818 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln192_fu_446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln192_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_697_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bound4_reg_830 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_703_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bound24_reg_835 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1057_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_840 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1057_fu_463_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1057_reg_848 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln188_fu_477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln188_reg_853 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_12_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_14_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_14_reg_859 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln205_fu_497_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln205_reg_864 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln207_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_871 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln207_fu_522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln207_reg_875 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln207_3_fu_531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln207_3_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_13_cast_fu_541_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_cast_reg_889 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln207_1_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_reg_894 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln217_1_fu_604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln217_1_reg_908 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal tmp_14_cast_fu_614_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_14_cast_reg_913 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln217_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_reg_918 : STD_LOGIC_VECTOR (59 downto 0);
    signal rev77_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev77_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal burst_buffer1_ce0 : STD_LOGIC;
    signal burst_buffer1_we0 : STD_LOGIC;
    signal burst_buffer1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal burst_buffer2_ce0 : STD_LOGIC;
    signal burst_buffer2_we0 : STD_LOGIC;
    signal burst_buffer2_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_done : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_idle : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_ready : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_we0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_done : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_idle : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_ready : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_write : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_done : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_idle : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_ready : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_we0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal lsy_reg_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_state17_on_subcall_done : BOOLEAN;
    signal lsy_1_reg_249 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_block_state27_on_subcall_done : BOOLEAN;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_NS_fsm_state16 : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_NS_fsm_state26 : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal sext_ln210_1_fu_589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln220_1_fu_687_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pny_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal pny_6_fu_673_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal indvar_flatten27_fu_146 : STD_LOGIC_VECTOR (23 downto 0);
    signal rd_ptr1_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln207_2_fu_579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_ptr2_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln217_fu_652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_318_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bound_fu_318_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_296_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl2_reg_load_cast_cast_fu_356_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln207_fu_388_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln_fu_394_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln210_2_fu_404_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln210_fu_408_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln210_fu_412_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln207_fu_422_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln207_1_fu_426_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln207_1_fu_430_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln210_2_fu_440_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1057_13_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1057_fu_485_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln205_fu_497_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln205_fu_497_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln205_fu_502_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal chunk_size_fu_505_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal chunk_size_1_fu_510_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln214_fu_537_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_fu_552_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln210_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln210_1_fu_564_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln224_fu_610_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1_fu_625_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln220_fu_633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln220_fu_637_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ult_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_697_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_703_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_703_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_697_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_703_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal grp_fu_697_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_703_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln205_fu_497_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln210_1 : IN STD_LOGIC_VECTOR (59 downto 0);
        add_ln207_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln214_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_we0 : OUT STD_LOGIC;
        burst_buffer1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_ifmap_patch_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_ifmap_patch_st_full_n : IN STD_LOGIC;
        c_ifmap_patch_st_write : OUT STD_LOGIC;
        mul_ln205 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        bound4 : IN STD_LOGIC_VECTOR (23 downto 0);
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast3_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp_i_not_mid115 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_cast6 : IN STD_LOGIC_VECTOR (7 downto 0);
        icmp_ln1057 : IN STD_LOGIC_VECTOR (0 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_q0 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln220_1 : IN STD_LOGIC_VECTOR (59 downto 0);
        add_ln207_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln224_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_we0 : OUT STD_LOGIC;
        burst_buffer2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component fwd_fft_mul_8ns_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_mul_mul_8ns_16ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component fwd_fft_mul_mul_16ns_8ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component fwd_fft_Mem_Patch_Gen_burst_buffer1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;



begin
    burst_buffer1_U : component fwd_fft_Mem_Patch_Gen_burst_buffer1
    generic map (
        DataWidth => 128,
        AddressRange => 1984,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => burst_buffer1_address0,
        ce0 => burst_buffer1_ce0,
        we0 => burst_buffer1_we0,
        d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_d0,
        q0 => burst_buffer1_q0);

    burst_buffer2_U : component fwd_fft_Mem_Patch_Gen_burst_buffer1
    generic map (
        DataWidth => 128,
        AddressRange => 1984,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => burst_buffer2_address0,
        ce0 => burst_buffer2_ce0,
        we0 => burst_buffer2_we0,
        d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_d0,
        q0 => burst_buffer2_q0);

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260 : component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start,
        ap_done => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_done,
        ap_idle => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_idle,
        ap_ready => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_ready,
        m_axi_gmem_AWVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln210_1 => trunc_ln7_reg_894,
        add_ln207_1 => add_ln207_1_reg_818,
        zext_ln214_1 => tmp_13_cast_reg_889,
        burst_buffer1_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_address0,
        burst_buffer1_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_ce0,
        burst_buffer1_we0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_we0,
        burst_buffer1_d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_d0);

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270 : component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start,
        ap_done => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_done,
        ap_idle => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_idle,
        ap_ready => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_ready,
        c_ifmap_patch_st_din => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_din,
        c_ifmap_patch_st_full_n => c_ifmap_patch_st_full_n,
        c_ifmap_patch_st_write => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_write,
        mul_ln205 => mul_ln205_reg_864,
        p_cast => p_cast_reg_797,
        bound4 => bound4_reg_830,
        bound => bound_reg_756,
        p_cast3_cast => p_cast6_reg_743,
        cmp_i_not_mid115 => rev77_reg_924,
        p_cast6 => p_cast6_reg_743,
        icmp_ln1057 => icmp_ln1057_reg_840,
        burst_buffer1_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_address0,
        burst_buffer1_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_ce0,
        burst_buffer1_q0 => burst_buffer1_q0,
        burst_buffer2_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_address0,
        burst_buffer2_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_ce0,
        burst_buffer2_q0 => burst_buffer2_q0);

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286 : component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start,
        ap_done => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_done,
        ap_idle => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_idle,
        ap_ready => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_ready,
        m_axi_gmem_AWVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln220_1 => trunc_ln8_reg_918,
        add_ln207_1 => add_ln207_1_reg_818,
        zext_ln224_1 => tmp_14_cast_reg_913,
        burst_buffer2_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_address0,
        burst_buffer2_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_ce0,
        burst_buffer2_we0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_we0,
        burst_buffer2_d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_d0);

    mul_8ns_8ns_16_1_1_U25 : component fwd_fft_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => bound_fu_318_p0,
        din1 => bound_fu_318_p1,
        dout => bound_fu_318_p2);

    mul_8ns_8ns_16_1_1_U26 : component fwd_fft_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln205_fu_497_p0,
        din1 => mul_ln205_fu_497_p1,
        dout => mul_ln205_fu_497_p2);

    mul_mul_8ns_16ns_24_4_1_U27 : component fwd_fft_mul_mul_8ns_16ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_697_p0,
        din1 => grp_fu_697_p1,
        ce => grp_fu_697_ce,
        dout => grp_fu_697_p2);

    mul_mul_16ns_8ns_24_4_1_U28 : component fwd_fft_mul_mul_16ns_8ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_703_p0,
        din1 => grp_fu_703_p1,
        ce => grp_fu_703_ce,
        dout => grp_fu_703_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln1057_12_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state16) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state26) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln217_fu_599_p2 = ap_const_lv1_1) or (icmp_ln207_reg_871 = ap_const_lv1_0)))) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_ready = ap_const_logic_1)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten27_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten27_fu_146 <= ap_const_lv24_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln217_fu_599_p2 = ap_const_lv1_1) or (icmp_ln207_reg_871 = ap_const_lv1_0)))) then 
                indvar_flatten27_fu_146 <= add_ln1057_reg_848;
            end if; 
        end if;
    end process;

    lsy_1_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_1_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                lsy_1_reg_249 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_state27_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                lsy_1_reg_249 <= add_ln217_1_reg_908;
            end if; 
        end if;
    end process;

    lsy_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_fu_516_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                lsy_reg_238 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                lsy_reg_238 <= add_ln207_3_reg_884;
            end if; 
        end if;
    end process;

    pny_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                pny_fu_142 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln217_fu_599_p2 = ap_const_lv1_1) or (icmp_ln207_reg_871 = ap_const_lv1_0)))) then 
                pny_fu_142 <= pny_6_fu_673_p2;
            end if; 
        end if;
    end process;

    rd_ptr1_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rd_ptr1_fu_150 <= ap_const_lv32_0;
            elsif (((icmp_ln207_1_fu_526_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
                rd_ptr1_fu_150 <= add_ln207_2_fu_579_p2;
            end if; 
        end if;
    end process;

    rd_ptr2_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rd_ptr2_fu_154 <= ap_const_lv32_0;
            elsif (((icmp_ln217_fu_599_p2 = ap_const_lv1_0) and (icmp_ln207_reg_871 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
                rd_ptr2_fu_154 <= add_ln217_fu_652_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln1057_reg_848 <= add_ln1057_fu_463_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln207_1_reg_818 <= add_ln207_1_fu_434_p2;
                bound24_reg_835 <= grp_fu_703_p2;
                bound4_reg_830 <= grp_fu_697_p2;
                cmp_i_i121205_reg_808 <= cmp_i_i121205_fu_382_p2;
                icmp_ln1057_reg_840 <= icmp_ln1057_fu_450_p2;
                    p_cast20_cast_reg_792(7 downto 0) <= p_cast20_cast_fu_365_p1(7 downto 0);
                    p_cast_cast_reg_803(15 downto 0) <= p_cast_cast_fu_378_p1(15 downto 0);
                p_cast_reg_797 <= layer2_reg(31 downto 16);
                sext_ln192_reg_824 <= sext_ln192_fu_446_p1;
                sub_i_i_reg_787 <= sub_i_i_fu_359_p2;
                    zext_ln207_reg_812(29 downto 0) <= zext_ln207_fu_418_p1(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln207_3_reg_884 <= add_ln207_3_fu_531_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_reg_871 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                add_ln217_1_reg_908 <= add_ln217_1_fu_604_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bound_reg_756 <= bound_fu_318_p2;
                empty_177_reg_737 <= empty_177_fu_300_p1;
                    p_cast3_cast_reg_751(7 downto 0) <= p_cast3_cast_fu_314_p1(7 downto 0);
                p_cast6_reg_743 <= ctrl1_reg(31 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_12_fu_458_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln1057_14_reg_859 <= icmp_ln1057_14_fu_489_p2;
                select_ln188_reg_853 <= select_ln188_fu_477_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln207_reg_871 <= icmp_ln207_fu_516_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_ln205_reg_864 <= mul_ln205_fu_497_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln217_fu_599_p2 = ap_const_lv1_1) or (icmp_ln207_reg_871 = ap_const_lv1_0)))) then
                rev77_reg_924 <= rev77_fu_666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_1_fu_526_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    tmp_13_cast_reg_889(10 downto 5) <= tmp_13_cast_fu_541_p3(10 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln217_fu_599_p2 = ap_const_lv1_0) and (icmp_ln207_reg_871 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    tmp_14_cast_reg_913(10 downto 5) <= tmp_14_cast_fu_614_p3(10 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_fu_516_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                trunc_ln207_reg_875 <= trunc_ln207_fu_522_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_1_fu_526_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then
                trunc_ln7_reg_894 <= add_ln210_1_fu_564_p2(63 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln217_fu_599_p2 = ap_const_lv1_0) and (icmp_ln207_reg_871 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then
                trunc_ln8_reg_918 <= add_ln220_fu_637_p2(63 downto 4);
            end if;
        end if;
    end process;
    p_cast3_cast_reg_751(15 downto 8) <= "00000000";
    p_cast20_cast_reg_792(16 downto 8) <= "000000000";
    p_cast_cast_reg_803(16) <= '0';
    zext_ln207_reg_812(31 downto 30) <= "00";
    tmp_13_cast_reg_889(4 downto 0) <= "00000";
    tmp_14_cast_reg_913(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n, ap_CS_fsm_state9, ap_CS_fsm_state19, cmp_i_i121205_reg_808, ap_CS_fsm_state5, icmp_ln1057_12_fu_458_p2, icmp_ln207_fu_516_p2, icmp_ln207_reg_871, ap_CS_fsm_state7, ap_CS_fsm_state8, icmp_ln207_1_fu_526_p2, ap_CS_fsm_state18, icmp_ln217_fu_599_p2, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_done, ap_CS_fsm_state17, ap_block_state17_on_subcall_done, ap_CS_fsm_state27, ap_block_state27_on_subcall_done, ap_CS_fsm_state28)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln1057_12_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln207_fu_516_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln207_1_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                elsif (((icmp_ln207_1_fu_526_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8) and (cmp_i_i121205_reg_808 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln217_fu_599_p2 = ap_const_lv1_1) or (icmp_ln207_reg_871 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                elsif (((icmp_ln217_fu_599_p2 = ap_const_lv1_0) and (icmp_ln207_reg_871 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18) and (cmp_i_i121205_reg_808 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((ap_const_boolean_0 = ap_block_state27_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1057_fu_463_p2 <= std_logic_vector(unsigned(indvar_flatten27_fu_146) + unsigned(ap_const_lv24_1));
    add_ln207_1_fu_434_p2 <= std_logic_vector(unsigned(zext_ln207_1_fu_426_p1) + unsigned(ap_const_lv62_1));
    add_ln207_2_fu_579_p2 <= std_logic_vector(unsigned(rd_ptr1_fu_150) + unsigned(zext_ln207_reg_812));
    add_ln207_3_fu_531_p2 <= std_logic_vector(unsigned(lsy_reg_238) + unsigned(ap_const_lv16_1));
    add_ln207_fu_388_p2 <= std_logic_vector(unsigned(p_cast_cast_fu_378_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln210_1_fu_564_p2 <= std_logic_vector(signed(sext_ln210_fu_560_p1) + signed(in1));
    add_ln210_2_fu_440_p2 <= std_logic_vector(signed(sext_ln207_1_fu_430_p1) + signed(ap_const_lv15_1));
    add_ln210_fu_412_p2 <= std_logic_vector(unsigned(zext_ln210_fu_408_p1) + unsigned(ap_const_lv30_1));
    add_ln217_1_fu_604_p2 <= std_logic_vector(unsigned(lsy_1_reg_249) + unsigned(ap_const_lv16_1));
    add_ln217_fu_652_p2 <= std_logic_vector(unsigned(rd_ptr2_fu_154) + unsigned(zext_ln207_reg_812));
    add_ln220_fu_637_p2 <= std_logic_vector(signed(sext_ln220_fu_633_p1) + signed(in2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state16 <= ap_NS_fsm(15);
    ap_NS_fsm_state26 <= ap_NS_fsm(25);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(ap_block_state17_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state17_on_subcall_done)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(ap_block_state27_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state27_on_subcall_done)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state28_blk_assign_proc : process(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_done)
    begin
        if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0));
    end process;


    ap_block_state17_on_subcall_done_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_done)
    begin
                ap_block_state17_on_subcall_done <= ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_done = ap_const_logic_0) and (cmp_i_i121205_reg_808 = ap_const_lv1_1));
    end process;


    ap_block_state27_on_subcall_done_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_done)
    begin
                ap_block_state27_on_subcall_done <= ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_done = ap_const_logic_0) and (cmp_i_i121205_reg_808 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln1057_12_fu_458_p2)
    begin
        if (((icmp_ln1057_12_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    bound_fu_318_p0 <= p_cast3_cast_fu_314_p1(8 - 1 downto 0);
    bound_fu_318_p1 <= p_cast3_cast_fu_314_p1(8 - 1 downto 0);

    burst_buffer1_address0_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_address0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_address0, ap_CS_fsm_state17, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            burst_buffer1_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
            burst_buffer1_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_address0;
        else 
            burst_buffer1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    burst_buffer1_ce0_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_ce0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_ce0, ap_CS_fsm_state17, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            burst_buffer1_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
            burst_buffer1_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_ce0;
        else 
            burst_buffer1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer1_we0_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_we0, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
            burst_buffer1_we0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_burst_buffer1_we0;
        else 
            burst_buffer1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer2_address0_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_address0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_address0, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
            burst_buffer2_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            burst_buffer2_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_address0;
        else 
            burst_buffer2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    burst_buffer2_ce0_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_ce0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_ce0, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
            burst_buffer2_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            burst_buffer2_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_burst_buffer2_ce0;
        else 
            burst_buffer2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer2_we0_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_we0, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1))) then 
            burst_buffer2_we0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_burst_buffer2_we0;
        else 
            burst_buffer2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_ifmap_patch_st_din <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_din;

    c_ifmap_patch_st_write_assign_proc : process(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_write, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            c_ifmap_patch_st_write <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_c_ifmap_patch_st_write;
        else 
            c_ifmap_patch_st_write <= ap_const_logic_0;
        end if; 
    end process;

    cast2_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_177_fu_300_p1),24));
    chunk_size_1_fu_510_p3 <= 
        p_cast20_cast_reg_792 when (icmp_ln1057_14_reg_859(0) = '1') else 
        chunk_size_fu_505_p2;
    chunk_size_fu_505_p2 <= std_logic_vector(unsigned(p_cast_cast_reg_803) - unsigned(zext_ln205_fu_502_p1));
    cmp_i_i121205_fu_382_p2 <= "0" when (p_cast_fu_368_p4 = ap_const_lv16_0) else "1";

    ctrl1_reg_c21_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c21_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl1_reg_c21_blk_n <= ctrl1_reg_c21_full_n;
        else 
            ctrl1_reg_c21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ctrl1_reg_c21_din <= ctrl1_reg;

    ctrl1_reg_c21_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl1_reg_c21_write <= ap_const_logic_1;
        else 
            ctrl1_reg_c21_write <= ap_const_logic_0;
        end if; 
    end process;


    ctrl2_reg_c26_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl2_reg_c26_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl2_reg_c26_blk_n <= ctrl2_reg_c26_full_n;
        else 
            ctrl2_reg_c26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ctrl2_reg_c26_din <= ctrl2_reg;

    ctrl2_reg_c26_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl2_reg_c26_write <= ap_const_logic_1;
        else 
            ctrl2_reg_c26_write <= ap_const_logic_0;
        end if; 
    end process;

    ctrl2_reg_load_cast_cast_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_177_reg_737),9));
    empty_177_fu_300_p1 <= ctrl2_reg(8 - 1 downto 0);
    empty_fu_296_p1 <= layer1_reg(16 - 1 downto 0);

    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg;
    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg;
    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg;

    grp_fu_697_ce_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_697_ce <= ap_const_logic_1;
        else 
            grp_fu_697_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_697_p0 <= cast2_fu_324_p1(8 - 1 downto 0);
    grp_fu_697_p1 <= grp_fu_697_p10(16 - 1 downto 0);
    grp_fu_697_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_318_p2),24));

    grp_fu_703_ce_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_703_ce <= ap_const_logic_1;
        else 
            grp_fu_703_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_703_p0 <= grp_fu_703_p00(16 - 1 downto 0);
    grp_fu_703_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_296_p1),24));
    grp_fu_703_p1 <= cast2_fu_324_p1(8 - 1 downto 0);
    icmp_ln1057_12_fu_458_p2 <= "1" when (indvar_flatten27_fu_146 = bound24_reg_835) else "0";
    icmp_ln1057_13_fu_472_p2 <= "1" when (pny_fu_142 = empty_177_reg_737) else "0";
    icmp_ln1057_14_fu_489_p2 <= "1" when (signed(zext_ln1057_fu_485_p1) < signed(sub_i_i_reg_787)) else "0";
    icmp_ln1057_fu_450_p2 <= "1" when (p_cast6_reg_743 = ap_const_lv8_0) else "0";
    icmp_ln207_1_fu_526_p2 <= "1" when (lsy_reg_238 = trunc_ln207_reg_875) else "0";
    icmp_ln207_fu_516_p2 <= "1" when (signed(chunk_size_1_fu_510_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln217_fu_599_p2 <= "1" when (lsy_1_reg_249 = trunc_ln207_reg_875) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln1057_12_fu_458_p2)
    begin
        if (((icmp_ln1057_12_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer1_reg_c31_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, layer1_reg_c31_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer1_reg_c31_blk_n <= layer1_reg_c31_full_n;
        else 
            layer1_reg_c31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer1_reg_c31_din <= layer1_reg;

    layer1_reg_c31_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c21_full_n, ctrl2_reg_c26_full_n, layer1_reg_c31_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c31_full_n = ap_const_logic_0) or (ctrl2_reg_c26_full_n = ap_const_logic_0) or (ctrl1_reg_c21_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer1_reg_c31_write <= ap_const_logic_1;
        else 
            layer1_reg_c31_write <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_ARADDR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state19, cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARADDR, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARADDR, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26, sext_ln210_1_fu_589_p1, sext_ln220_1_fu_687_p1)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_gmem_ARADDR <= sext_ln220_1_fu_687_p1;
        elsif (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARADDR <= sext_ln210_1_fu_589_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARADDR <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARADDR <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARBURST, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARBURST, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARBURST <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARBURST <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARCACHE, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARCACHE, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARCACHE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARCACHE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARID, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARID, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state19, cmp_i_i121205_reg_808, sext_ln192_reg_824, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLEN, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLEN, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if ((((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            m_axi_gmem_ARLEN <= sext_ln192_reg_824;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARLEN <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARLEN <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLOCK, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLOCK, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARLOCK <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARLOCK <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARPROT, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARPROT, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARPROT <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARPROT <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARQOS, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARQOS, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARQOS <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARQOS <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARREGION, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARREGION, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARREGION <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARREGION <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARSIZE, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARSIZE, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARSIZE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARSIZE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARUSER, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARUSER, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARUSER <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARUSER <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state19, cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARVALID, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARVALID, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if ((((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARVALID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARVALID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(cmp_i_i121205_reg_808, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_RREADY, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_RREADY, ap_CS_fsm_state17, ap_CS_fsm_state27, ap_CS_fsm_state16, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_RREADY <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp_i_i121205_reg_808 = ap_const_lv1_1)))) then 
            m_axi_gmem_RREADY <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv128_lc_1;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv16_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    mul_ln205_fu_497_p0 <= mul_ln205_fu_497_p00(8 - 1 downto 0);
    mul_ln205_fu_497_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln188_reg_853),16));
    mul_ln205_fu_497_p1 <= p_cast3_cast_reg_751(8 - 1 downto 0);
    p_cast20_cast_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast6_reg_743),17));
    p_cast3_cast_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast6_fu_304_p4),16));
    p_cast6_fu_304_p4 <= ctrl1_reg(31 downto 24);
    p_cast_cast_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast_fu_368_p4),17));
    p_cast_fu_368_p4 <= layer2_reg(31 downto 16);
    pny_6_fu_673_p2 <= std_logic_vector(unsigned(select_ln188_reg_853) + unsigned(ap_const_lv8_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev77_fu_666_p2 <= (ult_fu_662_p2 xor ap_const_lv1_1);
    select_ln188_fu_477_p3 <= 
        ap_const_lv8_0 when (icmp_ln1057_13_fu_472_p2(0) = '1') else 
        pny_fu_142;
        sext_ln192_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln210_2_fu_440_p2),32));

        sext_ln207_1_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_394_p4),15));

        sext_ln207_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_394_p4),61));

        sext_ln210_1_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_reg_894),64));

        sext_ln210_2_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_394_p4),29));

        sext_ln210_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_552_p3),64));

        sext_ln220_1_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_reg_918),64));

        sext_ln220_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_625_p3),64));

    shl_ln1_fu_625_p3 <= (rd_ptr2_fu_154 & ap_const_lv4_0);
    shl_ln_fu_552_p3 <= (rd_ptr1_fu_150 & ap_const_lv4_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_i_i_fu_359_p2 <= std_logic_vector(unsigned(ctrl2_reg_load_cast_cast_fu_356_p1) + unsigned(ap_const_lv9_1FF));
    tmp_13_cast_fu_541_p3 <= (trunc_ln214_fu_537_p1 & ap_const_lv5_0);
    tmp_14_cast_fu_614_p3 <= (trunc_ln224_fu_610_p1 & ap_const_lv5_0);
    trunc_ln207_fu_522_p1 <= chunk_size_1_fu_510_p3(16 - 1 downto 0);
    trunc_ln214_fu_537_p1 <= lsy_reg_238(6 - 1 downto 0);
    trunc_ln224_fu_610_p1 <= lsy_1_reg_249(6 - 1 downto 0);
    trunc_ln_fu_394_p4 <= add_ln207_fu_388_p2(16 downto 3);
    ult_fu_662_p2 <= "1" when (unsigned(mul_ln205_reg_864) < unsigned(p_cast_reg_797)) else "0";
    zext_ln1057_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln188_fu_477_p3),9));
    zext_ln205_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln205_reg_864),17));
    zext_ln207_1_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln207_fu_422_p1),62));
    zext_ln207_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln210_fu_412_p2),32));
    zext_ln210_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln210_2_fu_404_p1),30));
end behav;
