INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Bcd_adder/Bcd_adder.srcs/sources_1/new/bcd_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_adder
INFO: [VRFC 10-311] analyzing module four_bits_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Bcd_adder/Bcd_adder.srcs/sim_1/new/bcd_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Bcd_adder/Bcd_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
