--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ripple_led.twx ripple_led.ncd -o ripple_led.twr
ripple_led.pcf -ucf ripple_led.ucf

Design file:              ripple_led.ncd
Physical constraint file: ripple_led.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21656 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.224ns.
--------------------------------------------------------------------------------

Paths for end point led1 (SLICE_X46Y91.CE), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.224ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X22Y76.G2      net (fanout=2)        0.502   counter<1>
    SLICE_X22Y76.COUT    Topcyg                1.131   old_counter_1_add0000<0>
                                                       counter<1>_rt.1
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.Y       Tciny                 0.883   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_xor<23>
    SLICE_X23Y81.F1      net (fanout=1)        0.948   old_counter_1_add0000<23>
    SLICE_X23Y81.COUT    Topcyf                1.162   counter_cmp_eq00001_wg_cy<1>
                                                       counter_cmp_eq00001_wg_lut<0>
                                                       counter_cmp_eq00001_wg_cy<0>
                                                       counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<3>
                                                       counter_cmp_eq00001_wg_cy<2>
                                                       counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<5>
                                                       counter_cmp_eq00001_wg_cy<4>
                                                       counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_cy<6>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X46Y91.CE      net (fanout=24)       3.802   counter_cmp_eq0000
    SLICE_X46Y91.CLK     Tceck                 0.555   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                     11.224ns (5.972ns logic, 5.252ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          led1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X22Y76.F4      net (fanout=2)        0.441   counter<0>
    SLICE_X22Y76.COUT    Topcyf                1.162   old_counter_1_add0000<0>
                                                       Madd_old_counter_1_add0000_lut<0>_INV_0
                                                       Madd_old_counter_1_add0000_cy<0>
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.Y       Tciny                 0.883   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_xor<23>
    SLICE_X23Y81.F1      net (fanout=1)        0.948   old_counter_1_add0000<23>
    SLICE_X23Y81.COUT    Topcyf                1.162   counter_cmp_eq00001_wg_cy<1>
                                                       counter_cmp_eq00001_wg_lut<0>
                                                       counter_cmp_eq00001_wg_cy<0>
                                                       counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<3>
                                                       counter_cmp_eq00001_wg_cy<2>
                                                       counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<5>
                                                       counter_cmp_eq00001_wg_cy<4>
                                                       counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_cy<6>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X46Y91.CE      net (fanout=24)       3.802   counter_cmp_eq0000
    SLICE_X46Y91.CLK     Tceck                 0.555   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (6.007ns logic, 5.191ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.153ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X22Y76.G2      net (fanout=2)        0.502   counter<1>
    SLICE_X22Y76.COUT    Topcyg                1.131   old_counter_1_add0000<0>
                                                       counter<1>_rt.1
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.COUT    Tbyp                  0.130   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X22Y88.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X22Y88.COUT    Tbyp                  0.130   old_counter_1_add0000<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X22Y89.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X22Y89.COUT    Tbyp                  0.130   old_counter_1_add0000<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X22Y90.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X22Y90.COUT    Tbyp                  0.130   old_counter_1_add0000<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_cy<29>
    SLICE_X22Y91.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<29>
    SLICE_X22Y91.Y       Tciny                 0.883   old_counter_1_add0000<30>
                                                       Madd_old_counter_1_add0000_cy<30>
                                                       Madd_old_counter_1_add0000_xor<31>
    SLICE_X23Y84.G3      net (fanout=1)        0.872   old_counter_1_add0000<31>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_lut<7>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X46Y91.CE      net (fanout=24)       3.802   counter_cmp_eq0000
    SLICE_X46Y91.CLK     Tceck                 0.555   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                     11.153ns (5.977ns logic, 5.176ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X46Y90.CE), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.224ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X22Y76.G2      net (fanout=2)        0.502   counter<1>
    SLICE_X22Y76.COUT    Topcyg                1.131   old_counter_1_add0000<0>
                                                       counter<1>_rt.1
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.Y       Tciny                 0.883   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_xor<23>
    SLICE_X23Y81.F1      net (fanout=1)        0.948   old_counter_1_add0000<23>
    SLICE_X23Y81.COUT    Topcyf                1.162   counter_cmp_eq00001_wg_cy<1>
                                                       counter_cmp_eq00001_wg_lut<0>
                                                       counter_cmp_eq00001_wg_cy<0>
                                                       counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<3>
                                                       counter_cmp_eq00001_wg_cy<2>
                                                       counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<5>
                                                       counter_cmp_eq00001_wg_cy<4>
                                                       counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_cy<6>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X46Y90.CE      net (fanout=24)       3.802   counter_cmp_eq0000
    SLICE_X46Y90.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                     11.224ns (5.972ns logic, 5.252ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X22Y76.F4      net (fanout=2)        0.441   counter<0>
    SLICE_X22Y76.COUT    Topcyf                1.162   old_counter_1_add0000<0>
                                                       Madd_old_counter_1_add0000_lut<0>_INV_0
                                                       Madd_old_counter_1_add0000_cy<0>
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.Y       Tciny                 0.883   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_xor<23>
    SLICE_X23Y81.F1      net (fanout=1)        0.948   old_counter_1_add0000<23>
    SLICE_X23Y81.COUT    Topcyf                1.162   counter_cmp_eq00001_wg_cy<1>
                                                       counter_cmp_eq00001_wg_lut<0>
                                                       counter_cmp_eq00001_wg_cy<0>
                                                       counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<3>
                                                       counter_cmp_eq00001_wg_cy<2>
                                                       counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<5>
                                                       counter_cmp_eq00001_wg_cy<4>
                                                       counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_cy<6>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X46Y90.CE      net (fanout=24)       3.802   counter_cmp_eq0000
    SLICE_X46Y90.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (6.007ns logic, 5.191ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.153ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X22Y76.G2      net (fanout=2)        0.502   counter<1>
    SLICE_X22Y76.COUT    Topcyg                1.131   old_counter_1_add0000<0>
                                                       counter<1>_rt.1
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.COUT    Tbyp                  0.130   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X22Y88.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X22Y88.COUT    Tbyp                  0.130   old_counter_1_add0000<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X22Y89.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X22Y89.COUT    Tbyp                  0.130   old_counter_1_add0000<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X22Y90.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X22Y90.COUT    Tbyp                  0.130   old_counter_1_add0000<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_cy<29>
    SLICE_X22Y91.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<29>
    SLICE_X22Y91.Y       Tciny                 0.883   old_counter_1_add0000<30>
                                                       Madd_old_counter_1_add0000_cy<30>
                                                       Madd_old_counter_1_add0000_xor<31>
    SLICE_X23Y84.G3      net (fanout=1)        0.872   old_counter_1_add0000<31>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_lut<7>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X46Y90.CE      net (fanout=24)       3.802   counter_cmp_eq0000
    SLICE_X46Y90.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                     11.153ns (5.977ns logic, 5.176ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point led0 (SLICE_X44Y91.CE), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.947ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X22Y76.G2      net (fanout=2)        0.502   counter<1>
    SLICE_X22Y76.COUT    Topcyg                1.131   old_counter_1_add0000<0>
                                                       counter<1>_rt.1
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.Y       Tciny                 0.883   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_xor<23>
    SLICE_X23Y81.F1      net (fanout=1)        0.948   old_counter_1_add0000<23>
    SLICE_X23Y81.COUT    Topcyf                1.162   counter_cmp_eq00001_wg_cy<1>
                                                       counter_cmp_eq00001_wg_lut<0>
                                                       counter_cmp_eq00001_wg_cy<0>
                                                       counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<3>
                                                       counter_cmp_eq00001_wg_cy<2>
                                                       counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<5>
                                                       counter_cmp_eq00001_wg_cy<4>
                                                       counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_cy<6>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X44Y91.CE      net (fanout=24)       3.525   counter_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led0_OBUF
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                     10.947ns (5.972ns logic, 4.975ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          led0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.921ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X22Y76.F4      net (fanout=2)        0.441   counter<0>
    SLICE_X22Y76.COUT    Topcyf                1.162   old_counter_1_add0000<0>
                                                       Madd_old_counter_1_add0000_lut<0>_INV_0
                                                       Madd_old_counter_1_add0000_cy<0>
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.Y       Tciny                 0.883   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_xor<23>
    SLICE_X23Y81.F1      net (fanout=1)        0.948   old_counter_1_add0000<23>
    SLICE_X23Y81.COUT    Topcyf                1.162   counter_cmp_eq00001_wg_cy<1>
                                                       counter_cmp_eq00001_wg_lut<0>
                                                       counter_cmp_eq00001_wg_cy<0>
                                                       counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<1>
    SLICE_X23Y82.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<3>
                                                       counter_cmp_eq00001_wg_cy<2>
                                                       counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<3>
    SLICE_X23Y83.COUT    Tbyp                  0.118   counter_cmp_eq00001_wg_cy<5>
                                                       counter_cmp_eq00001_wg_cy<4>
                                                       counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq00001_wg_cy<5>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_cy<6>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X44Y91.CE      net (fanout=24)       3.525   counter_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led0_OBUF
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                     10.921ns (6.007ns logic, 4.914ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.876ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X22Y76.G2      net (fanout=2)        0.502   counter<1>
    SLICE_X22Y76.COUT    Topcyg                1.131   old_counter_1_add0000<0>
                                                       counter<1>_rt.1
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X22Y77.COUT    Tbyp                  0.130   old_counter_1_add0000<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X22Y78.COUT    Tbyp                  0.130   old_counter_1_add0000<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X22Y79.COUT    Tbyp                  0.130   old_counter_1_add0000<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X22Y80.COUT    Tbyp                  0.130   old_counter_1_add0000<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X22Y81.COUT    Tbyp                  0.130   old_counter_1_add0000<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.130   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X22Y83.COUT    Tbyp                  0.130   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X22Y84.COUT    Tbyp                  0.130   old_counter_1_add0000<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X22Y85.COUT    Tbyp                  0.130   old_counter_1_add0000<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X22Y86.COUT    Tbyp                  0.130   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X22Y87.COUT    Tbyp                  0.130   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X22Y88.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X22Y88.COUT    Tbyp                  0.130   old_counter_1_add0000<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X22Y89.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X22Y89.COUT    Tbyp                  0.130   old_counter_1_add0000<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X22Y90.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X22Y90.COUT    Tbyp                  0.130   old_counter_1_add0000<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_cy<29>
    SLICE_X22Y91.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<29>
    SLICE_X22Y91.Y       Tciny                 0.883   old_counter_1_add0000<30>
                                                       Madd_old_counter_1_add0000_cy<30>
                                                       Madd_old_counter_1_add0000_xor<31>
    SLICE_X23Y84.G3      net (fanout=1)        0.872   old_counter_1_add0000<31>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq00001_wg_lut<7>
                                                       counter_cmp_eq00001_wg_cy<7>
    SLICE_X44Y91.CE      net (fanout=24)       3.525   counter_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led0_OBUF
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                     10.876ns (5.977ns logic, 4.899ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led4 (SLICE_X42Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led3 (FF)
  Destination:          led4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.042 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led3 to led4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.YQ      Tcko                  0.522   led3_OBUF
                                                       led3
    SLICE_X42Y90.BY      net (fanout=2)        0.420   led3_OBUF
    SLICE_X42Y90.CLK     Tckdi       (-Th)    -0.152   led4_OBUF
                                                       led4
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.674ns logic, 0.420ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X46Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led1 (FF)
  Destination:          led2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y91.YQ      Tcko                  0.522   led1_OBUF
                                                       led1
    SLICE_X46Y90.BY      net (fanout=2)        0.428   led1_OBUF
    SLICE_X46Y90.CLK     Tckdi       (-Th)    -0.152   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.674ns logic, 0.428ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point led1 (SLICE_X46Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.103ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.028 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y91.YQ      Tcko                  0.522   led0_OBUF
                                                       led0
    SLICE_X46Y91.BY      net (fanout=2)        0.429   led0_OBUF
    SLICE_X46Y91.CLK     Tckdi       (-Th)    -0.152   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.674ns logic, 0.429ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led0_OBUF/CLK
  Logical resource: led0/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led0_OBUF/CLK
  Logical resource: led0/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led0_OBUF/CLK
  Logical resource: led0/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.224|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21656 paths, 0 nets, and 186 connections

Design statistics:
   Minimum period:  11.224ns{1}   (Maximum frequency:  89.095MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb  7 16:53:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



