{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v " "Source file: /home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521566281555 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521566281555 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v " "Source file: /home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521566281565 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521566281565 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v " "Source file: /home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521566281574 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521566281574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521566282609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521566282610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 14:18:02 2018 " "Processing started: Tue Mar 20 14:18:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521566282610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566282610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566282610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521566282807 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(24) " "Verilog HDL Expression warning at ALU.v(24): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521566296634 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(38) " "Verilog HDL Expression warning at ALU.v(38): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521566296634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566296636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521566296693 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataC ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): variable \"dataC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521566296694 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(24) " "Verilog HDL assignment warning at ALU.v(24): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521566296694 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521566296694 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(38) " "Verilog HDL assignment warning at ALU.v(38): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521566296694 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521566296695 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(46) " "Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521566296695 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(19) " "Verilog HDL Case Statement warning at ALU.v(19): incomplete case statement has no default case item" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521566296695 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(79) " "Verilog HDL assignment warning at ALU.v(79): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521566296697 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521566296697 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521566296697 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521566296697 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(16) " "Inferred latch for \"overflow\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296699 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(16) " "Inferred latch for \"dataC\[0\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(16) " "Inferred latch for \"dataC\[1\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(16) " "Inferred latch for \"dataC\[2\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(16) " "Inferred latch for \"dataC\[3\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(16) " "Inferred latch for \"dataC\[4\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(16) " "Inferred latch for \"dataC\[5\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(16) " "Inferred latch for \"dataC\[6\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(16) " "Inferred latch for \"dataC\[7\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(16) " "Inferred latch for \"dataC\[8\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(16) " "Inferred latch for \"dataC\[9\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(16) " "Inferred latch for \"dataC\[10\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296700 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(16) " "Inferred latch for \"dataC\[11\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(16) " "Inferred latch for \"dataC\[12\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(16) " "Inferred latch for \"dataC\[13\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(16) " "Inferred latch for \"dataC\[14\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(16) " "Inferred latch for \"dataC\[15\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(16) " "Inferred latch for \"dataC\[16\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(16) " "Inferred latch for \"dataC\[17\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(16) " "Inferred latch for \"dataC\[18\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(16) " "Inferred latch for \"dataC\[19\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(16) " "Inferred latch for \"dataC\[20\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(16) " "Inferred latch for \"dataC\[21\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(16) " "Inferred latch for \"dataC\[22\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296701 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(16) " "Inferred latch for \"dataC\[23\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(16) " "Inferred latch for \"dataC\[24\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(16) " "Inferred latch for \"dataC\[25\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(16) " "Inferred latch for \"dataC\[26\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(16) " "Inferred latch for \"dataC\[27\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(16) " "Inferred latch for \"dataC\[28\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(16) " "Inferred latch for \"dataC\[29\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(16) " "Inferred latch for \"dataC\[30\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(16) " "Inferred latch for \"dataC\[31\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566296702 "|ALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU/ALU.v" "Mult0" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521566297160 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521566297160 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ALU/ALU.v" "Mod0" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521566297160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1521566297160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521566297203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297203 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521566297203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521566297261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297261 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521566297261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521566297478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521566297478 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521566297478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521566297518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566297518 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1521566298085 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1521566298085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[0\]\$latch " "Latch dataC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298096 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[15\]\$latch " "Latch dataC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298096 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[16\]\$latch " "Latch dataC\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298096 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[1\]\$latch " "Latch dataC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298096 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[14\]\$latch " "Latch dataC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[13\]\$latch " "Latch dataC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[12\]\$latch " "Latch dataC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[11\]\$latch " "Latch dataC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[10\]\$latch " "Latch dataC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[9\]\$latch " "Latch dataC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[8\]\$latch " "Latch dataC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[7\]\$latch " "Latch dataC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[6\]\$latch " "Latch dataC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[5\]\$latch " "Latch dataC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[4\]\$latch " "Latch dataC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[3\]\$latch " "Latch dataC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298097 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[2\]\$latch " "Latch dataC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[17\]\$latch " "Latch dataC\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[18\]\$latch " "Latch dataC\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[19\]\$latch " "Latch dataC\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[20\]\$latch " "Latch dataC\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[21\]\$latch " "Latch dataC\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[22\]\$latch " "Latch dataC\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[23\]\$latch " "Latch dataC\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[24\]\$latch " "Latch dataC\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[25\]\$latch " "Latch dataC\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[26\]\$latch " "Latch dataC\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[27\]\$latch " "Latch dataC\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298098 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[28\]\$latch " "Latch dataC\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298099 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[29\]\$latch " "Latch dataC\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298099 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[30\]\$latch " "Latch dataC\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298099 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[31\]\$latch " "Latch dataC\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521566298099 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521566298099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521566304539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521566309218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521566309218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3248 " "Implemented 3248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521566309427 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521566309427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3136 " "Implemented 3136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521566309427 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1521566309427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521566309427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521566309441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 14:18:29 2018 " "Processing ended: Tue Mar 20 14:18:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521566309441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521566309441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521566309441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521566309441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1521566310360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521566310361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 14:18:29 2018 " "Processing started: Tue Mar 20 14:18:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521566310361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521566310361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521566310361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1521566310400 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1521566310401 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1521566310401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1521566310484 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "main EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design main" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1521566310698 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1521566310698 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1521566310756 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1521566310756 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521566310911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521566310916 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521566311016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521566311016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521566311016 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521566311016 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 7255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521566311027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 7257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521566311027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 7259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521566311027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 7261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521566311027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leonardo/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 7263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521566311027 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521566311027 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521566311031 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "104 104 " "No exact pin location assignment(s) for 104 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1521566311465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1521566312068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521566312071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521566312072 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1521566312099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1521566312100 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521566312101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux32~0  " "Automatically promoted node Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521566312377 ""}  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 7072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521566312377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521566312862 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521566312862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521566312863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521566312865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521566312866 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521566312867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521566312867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1521566312868 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521566312868 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "104 unused 2.5V 69 35 0 " "Number of I/O pins in group: 104 (unused VREF, 2.5V VCCIO, 69 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1521566312874 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1521566312874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521566312874 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1521566312875 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1521566312875 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521566312875 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521566313023 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521566313030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521566313838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521566314597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521566314624 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521566324878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521566324878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521566325630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.3% " "3e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1521566327196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/leonardo/Documents/college/Lab AOC/CoreBassier/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1521566327812 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521566327812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1521566331676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521566331676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521566331678 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1521566331883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521566331917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521566332677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521566332679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521566333587 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521566335225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/output_files/main.fit.smsg " "Generated suppressed messages file /home/leonardo/Documents/college/Lab AOC/CoreBassier/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521566335958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521566336685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 14:18:56 2018 " "Processing ended: Tue Mar 20 14:18:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521566336685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521566336685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521566336685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521566336685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521566338219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521566338220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 14:18:58 2018 " "Processing started: Tue Mar 20 14:18:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521566338220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521566338220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521566338220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521566339082 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521566339102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521566339218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 14:18:59 2018 " "Processing ended: Tue Mar 20 14:18:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521566339218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521566339218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521566339218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521566339218 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1521566339389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521566340172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521566340173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 14:18:59 2018 " "Processing started: Tue Mar 20 14:18:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521566340173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340173 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1521566340221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340373 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340439 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340439 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340783 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340783 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opCode\[0\] opCode\[0\] " "create_clock -period 1.000 -name opCode\[0\] opCode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521566340795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opCode\[1\] opCode\[1\] " "create_clock -period 1.000 -name opCode\[1\] opCode\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521566340795 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340806 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1521566340807 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521566340816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521566340848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.228 " "Worst-case setup slack is -3.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.228             -89.714 opCode\[1\]  " "   -3.228             -89.714 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.140             -83.758 opCode\[0\]  " "   -3.140             -83.758 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.259 " "Worst-case hold slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.259 opCode\[0\]  " "   -0.259              -0.259 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.185 opCode\[1\]  " "   -0.185              -0.185 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opCode\[0\]  " "   -3.000              -3.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opCode\[1\]  " "   -3.000              -3.000 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566340855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340855 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521566340910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566340941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566341939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521566342110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.865 " "Worst-case setup slack is -2.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -79.116 opCode\[1\]  " "   -2.865             -79.116 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.786             -74.027 opCode\[0\]  " "   -2.786             -74.027 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 opCode\[0\]  " "   -0.187              -0.187 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.124 opCode\[1\]  " "   -0.124              -0.124 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opCode\[0\]  " "   -3.000              -3.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opCode\[1\]  " "   -3.000              -3.000 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521566342192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521566342354 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.896 " "Worst-case setup slack is -1.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896             -54.413 opCode\[1\]  " "   -1.896             -54.413 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.823             -51.914 opCode\[0\]  " "   -1.823             -51.914 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.270 " "Worst-case hold slack is -0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.270 opCode\[0\]  " "   -0.270              -0.270 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -0.255 opCode\[1\]  " "   -0.255              -0.255 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.130 opCode\[1\]  " "   -3.000              -3.130 opCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opCode\[0\]  " "   -3.000              -3.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521566342373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566342949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566343035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521566343136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 14:19:03 2018 " "Processing ended: Tue Mar 20 14:19:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521566343136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521566343136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521566343136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566343136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521566344388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521566344389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 14:19:04 2018 " "Processing started: Tue Mar 20 14:19:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521566344389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521566344389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521566344389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_85c_slow.vo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_85c_slow.vo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566345763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_0c_slow.vo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_0c_slow.vo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566346539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566347257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main.vo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566347934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_85c_v_slow.sdo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_85c_v_slow.sdo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566348238 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_0c_v_slow.sdo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_0c_v_slow.sdo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566348553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_v_fast.sdo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_v_fast.sdo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566348824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_v.sdo /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_v.sdo in folder \"/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521566349104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521566349174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 14:19:09 2018 " "Processing ended: Tue Mar 20 14:19:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521566349174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521566349174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521566349174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521566349174 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521566349396 ""}
