{
  "design": {
    "design_info": {
      "boundary_crc": "0xD52CF3E4AB804362",
      "device": "xc7z020clg484-2",
      "gen_directory": "../../../../camera.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "rst_ps7_0_50M": "",
      "sensor_0": "",
      "evf_0": "",
      "clk_wiz_0": "",
      "peripherals_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "axi_interconnect_1": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        }
      },
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "FPGA_GPIO_OUT": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "FPGA_GPIO_OUT_tri_o",
            "direction": "O",
            "left": "24",
            "right": "0"
          }
        }
      },
      "PSS_PMC_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "PSS_PMC_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "PSS_PMC_UART_txd",
            "direction": "O"
          }
        }
      },
      "FPGA_GPIO_IN": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "FPGA_GPIO_IN_tri_i",
            "direction": "I",
            "left": "9",
            "right": "0"
          }
        }
      },
      "ESP_PSS_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "ESP_PSS_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "ESP_PSS_UART_txd",
            "direction": "O"
          }
        }
      },
      "SDIO_1_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sdio:1.0",
        "vlnv": "xilinx.com:interface:sdio_rtl:1.0",
        "port_maps": {
          "CDN": {
            "physical_name": "SDIO_1_0_cdn",
            "direction": "I"
          },
          "WP": {
            "physical_name": "SDIO_1_0_wp",
            "direction": "I"
          }
        }
      },
      "mipi_evf_out_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0",
        "port_maps": {
          "CLK_HS_N": {
            "physical_name": "mipi_evf_out_0_clk_hs_n",
            "direction": "O"
          },
          "CLK_HS_P": {
            "physical_name": "mipi_evf_out_0_clk_hs_p",
            "direction": "O"
          },
          "CLK_LP_N": {
            "physical_name": "mipi_evf_out_0_clk_lp_n",
            "direction": "O"
          },
          "CLK_LP_P": {
            "physical_name": "mipi_evf_out_0_clk_lp_p",
            "direction": "O"
          },
          "DATA_HS_N": {
            "physical_name": "mipi_evf_out_0_data_hs_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_HS_P": {
            "physical_name": "mipi_evf_out_0_data_hs_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_LP_N": {
            "physical_name": "mipi_evf_out_0_data_lp_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_LP_P": {
            "physical_name": "mipi_evf_out_0_data_lp_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "disp_spi_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "disp_spi_0_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "disp_spi_0_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "disp_spi_0_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "disp_spi_0_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "disp_spi_0_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "disp_spi_0_io1_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "disp_spi_0_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "disp_spi_0_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "disp_spi_0_sck_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "disp_spi_0_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "disp_spi_0_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "disp_spi_0_ss_t",
            "direction": "O"
          }
        }
      },
      "badc_spi_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "badc_spi_0_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "badc_spi_0_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "badc_spi_0_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "badc_spi_0_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "badc_spi_0_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "badc_spi_0_io1_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "badc_spi_0_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "badc_spi_0_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "badc_spi_0_sck_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "badc_spi_0_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "badc_spi_0_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "badc_spi_0_ss_t",
            "direction": "O"
          }
        }
      },
      "evf_i2c_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "ETH_CLK25M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "USB_REFCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "USB_NRST": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "ETH_NRST": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "SENSOR_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ddr_clk_p_i_0_0": {
        "direction": "I"
      },
      "ddr_clk_n_i_0_0": {
        "direction": "I"
      },
      "ddr_data_p_i_0_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ddr_data_n_i_0_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "top_processing_system7_0_0",
        "xci_path": "ip/top_processing_system7_0_0/top_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "766.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "767"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_ENET1_ENET1_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_ENET1_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET1_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "1"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "12"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 26 .. 27"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "127.777779"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#unassigned#unassigned#SD 1#SD 1#SD 1#SD 1#SD 1#SD",
              "1#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#unassigned#unassigned#I2C 0#I2C 0#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet",
              "1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#Enet 1#Enet 1"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#unassigned#unassigned#data[0]#cmd#clk#data[1]#data[2]#data[3]#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#unassigned#unassigned#scl#sda#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#mdc#mdio"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD1_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD1_GRP_CD_IO": {
            "value": "EMIO"
          },
          "PCW_SD1_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD1_GRP_WP_IO": {
            "value": "EMIO"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD1_SD1_IO": {
            "value": "MIO 10 .. 15"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 22 .. 23"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.22"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.22"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "11"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "2048 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "14"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1600K"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "40"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "35"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "48.75"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "11"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "11"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB1_USB1_IO": {
            "value": "MIO 40 .. 51"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "top_rst_ps7_0_50M_0",
        "xci_path": "ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      },
      "sensor_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "sensor.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "sensor.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "sensor.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "sensor.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "31",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "const_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "user_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI_0_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI_0_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI_0_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI_0_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI_0_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI_0_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI_0_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI_0_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_0_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_0_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI_0_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI_0_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_0_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_0_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI_0_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI_0_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_0_wvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ACLK_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI_0",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "ARESETN_0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "ARESETN_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "ref_clk_i_0": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "ddr_clk_p_i_0": {
            "direction": "I"
          },
          "ddr_clk_n_i_0": {
            "direction": "I"
          },
          "ddr_data_p_i_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ddr_data_n_i_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        },
        "post_compiled_compname": "sensor_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "sensor.bd": {
            "scoped_diagram": "sensor_inst_0.bd",
            "design_checksum": "0x6D18FAC7",
            "ref_name": "sensor",
            "ref_subinst_path": "top_sensor_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "evf_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "evf.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "evf.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "evf.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "evf.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "mipi_evf_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0",
            "port_maps": {
              "CLK_HS_N": {
                "physical_name": "mipi_evf_out_clk_hs_n",
                "direction": "O"
              },
              "CLK_HS_P": {
                "physical_name": "mipi_evf_out_clk_hs_p",
                "direction": "O"
              },
              "CLK_LP_N": {
                "physical_name": "mipi_evf_out_clk_lp_n",
                "direction": "O"
              },
              "CLK_LP_P": {
                "physical_name": "mipi_evf_out_clk_lp_p",
                "direction": "O"
              },
              "DATA_HS_N": {
                "physical_name": "mipi_evf_out_data_hs_n",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DATA_HS_P": {
                "physical_name": "mipi_evf_out_data_hs_p",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DATA_LP_N": {
                "physical_name": "mipi_evf_out_data_lp_n",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DATA_LP_P": {
                "physical_name": "mipi_evf_out_data_lp_p",
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "S00_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "const_prop"
              },
              "ID_WIDTH": {
                "value": "12",
                "value_src": "ip_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "ip_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S00_AXI_0_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "S00_AXI_0_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "S00_AXI_0_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "S00_AXI_0_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "S00_AXI_0_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "S00_AXI_0_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S00_AXI_0_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "S00_AXI_0_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S00_AXI_0_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S00_AXI_0_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "S00_AXI_0_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S00_AXI_0_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "S00_AXI_0_wlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S00_AXI_0_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S00_AXI_0_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S00_AXI_0_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S00_AXI_0_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "S00_AXI_0_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S00_AXI_0_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "S00_AXI_0_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "S00_AXI_0_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "S00_AXI_0_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "S00_AXI_0_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "S00_AXI_0_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S00_AXI_0_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "S00_AXI_0_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S00_AXI_0_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S00_AXI_0_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S00_AXI_0_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S00_AXI_0_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "S00_AXI_0_rlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S00_AXI_0_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S00_AXI_0_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "S00_AXI_0_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "S00_AXI_0_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARID": {
                "physical_name": "S00_AXI_0_arid_1",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWID": {
                "physical_name": "S00_AXI_0_awid_1",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "BID": {
                "physical_name": "S00_AXI_0_bid_1",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "RID": {
                "physical_name": "S00_AXI_0_rid_1",
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          },
          "vdma_axi_mm": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "auto_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "default"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "const_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "default"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "auto_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_ONLY",
                "value_src": "auto_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            },
            "port_maps": {
              "ARADDR": {
                "physical_name": "vdma_axi_mm_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "vdma_axi_mm_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "vdma_axi_mm_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "vdma_axi_mm_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "vdma_axi_mm_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "vdma_axi_mm_arready",
                "direction": "I"
              },
              "ARSIZE": {
                "physical_name": "vdma_axi_mm_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "vdma_axi_mm_arvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "vdma_axi_mm_rdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "vdma_axi_mm_rlast",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "vdma_axi_mm_rready",
                "direction": "O"
              },
              "RRESP": {
                "physical_name": "vdma_axi_mm_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "vdma_axi_mm_rvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ACLK_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI_0:vdma_axi_mm",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "ARESETN_0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "ARESETN_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "vmda_int": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "strong"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "dsi_int": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "strong"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          }
        },
        "post_compiled_compname": "evf_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "evf.bd": {
            "scoped_diagram": "evf_inst_0.bd",
            "design_checksum": "0x54268560",
            "ref_name": "evf",
            "ref_subinst_path": "top_evf_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "top_clk_wiz_0_1",
        "xci_path": "ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "120.598"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "159.475"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "211.763"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "12"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "183.467"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "delay_clk"
          },
          "CLK_OUT3_PORT": {
            "value": "usb_clk"
          },
          "CLK_OUT4_PORT": {
            "value": "eth_clk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "18"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "75"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "36"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "peripherals_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "peripherals.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "peripherals.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "peripherals.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "peripherals.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "ESP_PSS_UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0",
            "port_maps": {
              "RxD": {
                "physical_name": "ESP_PSS_UART_rxd",
                "direction": "I"
              },
              "TxD": {
                "physical_name": "ESP_PSS_UART_txd",
                "direction": "O"
              }
            }
          },
          "FPGA_GPIO_IN": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
            "port_maps": {
              "TRI_I": {
                "physical_name": "FPGA_GPIO_IN_tri_i",
                "direction": "I",
                "left": "9",
                "right": "0"
              }
            }
          },
          "FPGA_GPIO_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
            "port_maps": {
              "TRI_O": {
                "physical_name": "FPGA_GPIO_OUT_tri_o",
                "direction": "O",
                "left": "24",
                "right": "0"
              }
            }
          },
          "PSS_PMC_UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0",
            "port_maps": {
              "RxD": {
                "physical_name": "PSS_PMC_UART_rxd",
                "direction": "I"
              },
              "TxD": {
                "physical_name": "PSS_PMC_UART_txd",
                "direction": "O"
              }
            }
          },
          "disp_spi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "IO0_I": {
                "physical_name": "disp_spi_io0_i",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "disp_spi_io0_o",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "disp_spi_io0_t",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "disp_spi_io1_i",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "disp_spi_io1_o",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "disp_spi_io1_t",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "disp_spi_sck_i",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "disp_spi_sck_o",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "disp_spi_sck_t",
                "direction": "O"
              },
              "SS_I": {
                "physical_name": "disp_spi_ss_i",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "SS_O": {
                "physical_name": "disp_spi_ss_o",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "SS_T": {
                "physical_name": "disp_spi_ss_t",
                "direction": "O"
              }
            }
          },
          "badc_spi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "IO0_I": {
                "physical_name": "badc_spi_io0_i",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "badc_spi_io0_o",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "badc_spi_io0_t",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "badc_spi_io1_i",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "badc_spi_io1_o",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "badc_spi_io1_t",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "badc_spi_sck_i",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "badc_spi_sck_o",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "badc_spi_sck_t",
                "direction": "O"
              },
              "SS_I": {
                "physical_name": "badc_spi_ss_i",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "SS_O": {
                "physical_name": "badc_spi_ss_o",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "SS_T": {
                "physical_name": "badc_spi_ss_t",
                "direction": "O"
              }
            }
          },
          "S00_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "const_prop"
              },
              "ID_WIDTH": {
                "value": "12",
                "value_src": "ip_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "ip_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S00_AXI_0_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "S00_AXI_0_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "S00_AXI_0_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "S00_AXI_0_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "S00_AXI_0_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "S00_AXI_0_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S00_AXI_0_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "S00_AXI_0_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S00_AXI_0_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S00_AXI_0_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "S00_AXI_0_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S00_AXI_0_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "S00_AXI_0_wlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S00_AXI_0_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S00_AXI_0_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S00_AXI_0_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S00_AXI_0_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "S00_AXI_0_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S00_AXI_0_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "S00_AXI_0_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "S00_AXI_0_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "S00_AXI_0_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "S00_AXI_0_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "S00_AXI_0_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S00_AXI_0_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "S00_AXI_0_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S00_AXI_0_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S00_AXI_0_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S00_AXI_0_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S00_AXI_0_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "S00_AXI_0_rlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S00_AXI_0_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S00_AXI_0_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "S00_AXI_0_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "S00_AXI_0_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARID": {
                "physical_name": "S00_AXI_0_arid_1",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWID": {
                "physical_name": "S00_AXI_0_awid_1",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "BID": {
                "physical_name": "S00_AXI_0_bid_1",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "RID": {
                "physical_name": "S00_AXI_0_rid_1",
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          },
          "evf_i2c": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "ports": {
          "ACLK_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI_0",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "ARESETN_0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "ARESETN_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "interrupts": {
            "direction": "O",
            "left": "3",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              },
              "PortWidth": {
                "value": "4",
                "value_src": "ip_prop"
              },
              "SENSITIVITY": {
                "value": "EDGE_RISING:EDGE_RISING:EDGE_RISING:EDGE_RISING",
                "value_src": "ip_prop"
              }
            }
          }
        },
        "post_compiled_compname": "peripherals_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "peripherals.bd": {
            "scoped_diagram": "peripherals_inst_0.bd",
            "design_checksum": "0x1EB1FE21",
            "ref_name": "peripherals",
            "ref_subinst_path": "top_peripherals_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/top_axi_interconnect_0_0/top_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "top_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "29",
                "xci_name": "top_auto_ds_0",
                "xci_path": "ip/top_auto_ds_0/top_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_ds",
                "parameters": {
                  "MAX_SPLIT_BEATS": {
                    "value": "16"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "top_auto_pc_0",
                "xci_path": "ip/top_auto_pc_0/top_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "TRANSLATION_MODE": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/top_axi_interconnect_1_0/top_axi_interconnect_1_0.xci",
        "inst_hier_path": "axi_interconnect_1",
        "xci_name": "top_axi_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "top_xbar_2",
            "xci_path": "ip/top_xbar_2/top_xbar_2.xci",
            "inst_hier_path": "axi_interconnect_1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "top_auto_pc_2",
                "xci_path": "ip/top_auto_pc_2/top_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_1/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "top_auto_pc_1",
                "xci_path": "ip/top_auto_pc_1/top_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_1/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "top_xlconcat_0_1",
        "xci_path": "ip/top_xlconcat_0_1/top_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_1/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "peripherals_0/S00_AXI_0"
        ]
      },
      "axi_interconnect_1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M01_AXI",
          "evf_0/S00_AXI_0"
        ]
      },
      "axi_interconnect_1_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M02_AXI",
          "sensor_0/S_AXI_0"
        ]
      },
      "evf_0_mipi_evf_out": {
        "interface_ports": [
          "mipi_evf_out_0",
          "evf_0/mipi_evf_out"
        ]
      },
      "evf_0_vdma_axi_mm": {
        "interface_ports": [
          "evf_0/vdma_axi_mm",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "peripherals_0_ESP_PSS_UART": {
        "interface_ports": [
          "ESP_PSS_UART",
          "peripherals_0/ESP_PSS_UART"
        ]
      },
      "peripherals_0_FPGA_GPIO_IN": {
        "interface_ports": [
          "FPGA_GPIO_IN",
          "peripherals_0/FPGA_GPIO_IN"
        ]
      },
      "peripherals_0_FPGA_GPIO_OUT": {
        "interface_ports": [
          "FPGA_GPIO_OUT",
          "peripherals_0/FPGA_GPIO_OUT"
        ]
      },
      "peripherals_0_PSS_PMC_UART": {
        "interface_ports": [
          "PSS_PMC_UART",
          "peripherals_0/PSS_PMC_UART"
        ]
      },
      "peripherals_0_badc_spi": {
        "interface_ports": [
          "badc_spi_0",
          "peripherals_0/badc_spi"
        ]
      },
      "peripherals_0_disp_spi": {
        "interface_ports": [
          "disp_spi_0",
          "peripherals_0/disp_spi"
        ]
      },
      "peripherals_0_evf_i2c": {
        "interface_ports": [
          "evf_i2c_0",
          "peripherals_0/evf_i2c"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_SDIO_1": {
        "interface_ports": [
          "SDIO_1_0",
          "processing_system7_0/SDIO_1"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_delay_clk": {
        "ports": [
          "clk_wiz_0/delay_clk",
          "sensor_0/ref_clk_i_0"
        ]
      },
      "clk_wiz_0_sensor_clk": {
        "ports": [
          "clk_wiz_0/sensor_clk",
          "SENSOR_CLK"
        ]
      },
      "ddr_clk_n_i_0_0_1": {
        "ports": [
          "ddr_clk_n_i_0_0",
          "sensor_0/ddr_clk_n_i_0"
        ]
      },
      "ddr_clk_p_i_0_0_1": {
        "ports": [
          "ddr_clk_p_i_0_0",
          "sensor_0/ddr_clk_p_i_0"
        ]
      },
      "ddr_data_n_i_0_0_1": {
        "ports": [
          "ddr_data_n_i_0_0",
          "sensor_0/ddr_data_n_i_0"
        ]
      },
      "ddr_data_p_i_0_0_1": {
        "ports": [
          "ddr_data_p_i_0_0",
          "sensor_0/ddr_data_p_i_0"
        ]
      },
      "evf_0_dsi_int": {
        "ports": [
          "evf_0/dsi_int",
          "xlconcat_0/In2"
        ]
      },
      "evf_0_vmda_int": {
        "ports": [
          "evf_0/vmda_int",
          "xlconcat_0/In1"
        ]
      },
      "peripherals_0_ETH_CLK25M": {
        "ports": [
          "clk_wiz_0/eth_clk",
          "ETH_CLK25M"
        ]
      },
      "peripherals_0_USB_REFCLK": {
        "ports": [
          "clk_wiz_0/usb_clk",
          "USB_REFCLK"
        ]
      },
      "peripherals_0_interrupts": {
        "ports": [
          "peripherals_0/interrupts",
          "xlconcat_0/In0"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "sensor_0/ACLK_0",
          "evf_0/ACLK_0",
          "clk_wiz_0/clk_in1",
          "peripherals_0/ACLK_0",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/M00_ACLK",
          "axi_interconnect_1/M01_ACLK",
          "axi_interconnect_1/M02_ACLK",
          "axi_interconnect_1/S00_ACLK"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "USB_NRST",
          "ETH_NRST",
          "sensor_0/ARESETN_0",
          "evf_0/ARESETN_0",
          "clk_wiz_0/resetn",
          "peripherals_0/ARESETN_0",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_1/M01_ARESETN",
          "axi_interconnect_1/M02_ARESETN",
          "axi_interconnect_1/S00_ARESETN"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/peripherals_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg_1": {
                "address_block": "/sensor_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/peripherals_0/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/peripherals_0/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x41E10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/peripherals_0/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x42C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_1_Reg": {
                "address_block": "/peripherals_0/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x42C10000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/evf_0/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_mipi_dsi_tx_subsystem_0_Reg": {
                "address_block": "/evf_0/mipi_dsi_tx_subsystem_0/s_axi/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/evf_0/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/peripherals_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/peripherals_0/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/peripherals_0/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x44A20000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/peripherals_0/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_uartlite_1_Reg": {
                "address_block": "/peripherals_0/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x40610000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_vdma_axi_mm_Reg": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "2M"
              }
            }
          }
        }
      }
    }
  }
}