/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 232 208)
	(text "Controlador" (rect 5 0 71 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 176 25 188)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "OpCode[5..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "OpCode[5..0]" (rect 21 27 95 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 216 32)
		(output)
		(text "WriteMem" (rect 0 0 55 14)(font "Arial" (font_size 8)))
		(text "WriteMem" (rect 140 27 195 41)(font "Arial" (font_size 8)))
		(line (pt 216 32)(pt 200 32))
	)
	(port
		(pt 216 48)
		(output)
		(text "ReadMem" (rect 0 0 55 14)(font "Arial" (font_size 8)))
		(text "ReadMem" (rect 140 43 195 57)(font "Arial" (font_size 8)))
		(line (pt 216 48)(pt 200 48))
	)
	(port
		(pt 216 64)
		(output)
		(text "Branch[1..0]" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "Branch[1..0]" (rect 126 59 195 73)(font "Arial" (font_size 8)))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "RegDST[1..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "RegDST[1..0]" (rect 121 75 195 89)(font "Arial" (font_size 8)))
		(line (pt 216 80)(pt 200 80)(line_width 3))
	)
	(port
		(pt 216 96)
		(output)
		(text "ALUSrc[1..0]" (rect 0 0 73 14)(font "Arial" (font_size 8)))
		(text "ALUSrc[1..0]" (rect 122 91 195 105)(font "Arial" (font_size 8)))
		(line (pt 216 96)(pt 200 96)(line_width 3))
	)
	(port
		(pt 216 112)
		(output)
		(text "RegWrite" (rect 0 0 51 14)(font "Arial" (font_size 8)))
		(text "RegWrite" (rect 144 107 195 121)(font "Arial" (font_size 8)))
		(line (pt 216 112)(pt 200 112))
	)
	(port
		(pt 216 128)
		(output)
		(text "OpALU[2..0]" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "OpALU[2..0]" (rect 126 123 195 137)(font "Arial" (font_size 8)))
		(line (pt 216 128)(pt 200 128)(line_width 3))
	)
	(port
		(pt 216 144)
		(output)
		(text "MemToReg[1..0]" (rect 0 0 90 14)(font "Arial" (font_size 8)))
		(text "MemToReg[1..0]" (rect 105 139 195 153)(font "Arial" (font_size 8)))
		(line (pt 216 144)(pt 200 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 176))
	)
)
