;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV <-0, -800
	ADD #270, <1
	ADD #270, <1
	JMN -0, 4
	SUB 300, 90
	JMZ 0, 908
	ADD #270, <1
	CMP 207, <-120
	JMZ 0, 908
	SLT 20, @12
	SLT 20, @12
	SUB @-127, 100
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 108
	SUB @121, 103
	SLT -1, <-20
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 187
	JMP -207, @-120
	CMP #662, @200
	SUB #662, @200
	ADD #270, <1
	SUB #662, @200
	JMN -0, #402
	JMP <415, 21
	SUB @121, 106
	SUB @121, 103
	DAT #-1, #-20
	JMN -90, #402
	SUB @121, 103
	JMN @12, #201
	SPL 0, <402
	SLT 50, 939
	DJN 0, -40
	SPL 0, <402
	ADD #270, <1
	ADD #270, <1
	SLT 51, @539
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
