INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sender_tb
