# compile vhdl design source files
vhdl xil_defaultlib  \
"D:/axel9/Downloads/X7segb.vhd" \
"D:/axel9/Downloads/X7segb_tb.vhd" \

# Do not sort compile order
nosort
