digraph "CFG for '_Z12ppcg_calc_uriiiPKdS0_S0_PdS1_' function" {
	label="CFG for '_Z12ppcg_calc_uriiiPKdS0_S0_PdS1_' function";

	Node0x57eec40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = add i32 %16, %9\l  %18 = mul nsw i32 %1, %0\l  %19 = icmp slt i32 %17, %18\l  br i1 %19, label %20, label %80\l|{<s0>T|<s1>F}}"];
	Node0x57eec40:s0 -> Node0x57f0c40;
	Node0x57eec40:s1 -> Node0x57f0cd0;
	Node0x57f0c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = shl nsw i32 %2, 1\l  %22 = add nsw i32 %21, %0\l  %23 = freeze i32 %17\l  %24 = freeze i32 %0\l  %25 = sdiv i32 %23, %24\l  %26 = mul i32 %25, %24\l  %27 = sub i32 %23, %26\l  %28 = add nsw i32 %22, 1\l  %29 = mul nsw i32 %28, %2\l  %30 = add nsw i32 %27, %29\l  %31 = mul nsw i32 %25, %22\l  %32 = add nsw i32 %30, %31\l  %33 = add nsw i32 %32, 1\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds double, double addrspace(1)* %3, i64 %34\l  %36 = load double, double addrspace(1)* %35, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = sext i32 %32 to i64\l  %38 = getelementptr inbounds double, double addrspace(1)* %3, i64 %37\l  %39 = load double, double addrspace(1)* %38, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %40 = fadd contract double %36, %39\l  %41 = fadd contract double %40, 1.000000e+00\l  %42 = add nsw i32 %32, %22\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds double, double addrspace(1)* %4, i64 %43\l  %45 = load double, double addrspace(1)* %44, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %46 = getelementptr inbounds double, double addrspace(1)* %4, i64 %37\l  %47 = load double, double addrspace(1)* %46, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %48 = fadd contract double %45, %47\l  %49 = fadd contract double %41, %48\l  %50 = getelementptr inbounds double, double addrspace(1)* %5, i64 %37\l  %51 = load double, double addrspace(1)* %50, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %52 = fmul contract double %51, %49\l  %53 = getelementptr inbounds double, double addrspace(1)* %5, i64 %34\l  %54 = load double, double addrspace(1)* %53, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %55 = fmul contract double %36, %54\l  %56 = add nsw i32 %32, -1\l  %57 = sext i32 %56 to i64\l  %58 = getelementptr inbounds double, double addrspace(1)* %5, i64 %57\l  %59 = load double, double addrspace(1)* %58, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %60 = fmul contract double %39, %59\l  %61 = fadd contract double %55, %60\l  %62 = fsub contract double %52, %61\l  %63 = getelementptr inbounds double, double addrspace(1)* %5, i64 %43\l  %64 = load double, double addrspace(1)* %63, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %65 = fmul contract double %45, %64\l  %66 = sub nsw i32 %32, %22\l  %67 = sext i32 %66 to i64\l  %68 = getelementptr inbounds double, double addrspace(1)* %5, i64 %67\l  %69 = load double, double addrspace(1)* %68, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %70 = fmul contract double %47, %69\l  %71 = fadd contract double %65, %70\l  %72 = fsub contract double %62, %71\l  %73 = getelementptr inbounds double, double addrspace(1)* %7, i64 %37\l  %74 = load double, double addrspace(1)* %73, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %75 = fsub contract double %74, %72\l  store double %75, double addrspace(1)* %73, align 8, !tbaa !7\l  %76 = load double, double addrspace(1)* %50, align 8, !tbaa !7\l  %77 = getelementptr inbounds double, double addrspace(1)* %6, i64 %37\l  %78 = load double, double addrspace(1)* %77, align 8, !tbaa !7\l  %79 = fadd contract double %76, %78\l  store double %79, double addrspace(1)* %77, align 8, !tbaa !7\l  br label %80\l}"];
	Node0x57f0c40 -> Node0x57f0cd0;
	Node0x57f0cd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  ret void\l}"];
}
