{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd " "Source file: C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1712116168769 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1712116168769 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd " "Source file: C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1712116168804 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1712116168804 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd " "Source file: C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1712116168839 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1712116168839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712116169120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712116169120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:49:29 2024 " "Processing started: Tue Apr 02 23:49:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712116169120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116169120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NES -c NES " "Command: quartus_map --read_settings_files=on --write_settings_files=off NES -c NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116169120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712116169408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712116169408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.tdf 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDriver " "Found entity 1: HEXDriver" {  } { { "HEXDriver.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/HEXDriver.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGa_ADAPTER-behav " "Found design unit 1: VGa_ADAPTER-behav" {  } { { "VGA_adapter.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/VGA_adapter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174519 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_ADAPTER " "Found entity 1: VGA_ADAPTER" {  } { { "VGA_adapter.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/VGA_adapter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rom_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMS " "Found design unit 1: ROMS" {  } { { "ROM_INIT.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ROM_INIT.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ppu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PPU-behav " "Found design unit 1: PPU-behav" {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174565 ""} { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcode_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcode_constants.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/opcode_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_6502.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_6502.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6502-RTL " "Found design unit 1: CPU_6502-RTL" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174568 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6502 " "Found entity 1: CPU_6502" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-rtl " "Found design unit 1: CLKDIV-rtl" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CLKDIV.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174569 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CLKDIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 4 1 " "Found 4 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PPU_CONTROL_REGS " "Found design unit 1: PPU_CONTROL_REGS" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174571 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OTHER_CONTROL_REGS " "Found design unit 2: OTHER_CONTROL_REGS" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174571 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MemoryController-rtl " "Found design unit 3: MemoryController-rtl" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174571 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vidor50pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vidor50pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vidor50pll-SYN " "Found design unit 1: vidor50pll-SYN" {  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor50PLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174572 ""} { "Info" "ISGN_ENTITY_NAME" "1 vidor50PLL " "Found entity 1: vidor50PLL" {  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor50PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vidor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vidor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vidor_clock " "Found entity 1: vidor_clock" {  } { { "vidor_clock.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NES " "Found entity 1: NES" {  } { { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/system_pll/system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/system_pll/system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/SYSTEM_PLL/SYSTEM_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dvi_out/tmds_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dvi_out/tmds_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMDS_ENCODE " "Found entity 1: TMDS_ENCODE" {  } { { "ip/DVI_OUT/TMDS_ENCODE.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/TMDS_ENCODE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174577 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "ALTERA_ATTRIBUTE DVI_OUT.v(34) " "Verilog HDL Attribute warning at DVI_OUT.v(34): overriding existing value for attribute \"ALTERA_ATTRIBUTE\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/DVI_OUT.v" 34 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dvi_out/dvi_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dvi_out/dvi_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_OUT " "Found entity 1: DVI_OUT" {  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/DVI_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/tmds_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/tmds_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_channel " "Found entity 1: tmds_channel" {  } { { "ip/HDMI/tmds_channel.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/tmds_channel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VENDOR_NAME vendor_name source_product_description_info_frame.sv(7) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(7): object \"VENDOR_NAME\" differs only in case from object \"vendor_name\" in the same scope" {  } { { "ip/HDMI/source_product_description_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/source_product_description_info_frame.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712116174580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PRODUCT_DESCRIPTION product_description source_product_description_info_frame.sv(8) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(8): object \"PRODUCT_DESCRIPTION\" differs only in case from object \"product_description\" in the same scope" {  } { { "ip/HDMI/source_product_description_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/source_product_description_info_frame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712116174580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/source_product_description_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/source_product_description_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 source_product_description_info_frame " "Found entity 1: source_product_description_info_frame" {  } { { "ip/HDMI/source_product_description_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/source_product_description_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/serializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/serializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "ip/HDMI/serializer.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/serializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(42) " "Verilog HDL warning at packet_picker.sv(42): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(43) " "Verilog HDL warning at packet_picker.sv(43): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(44) " "Verilog HDL warning at packet_picker.sv(44): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(45) " "Verilog HDL warning at packet_picker.sv(45): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(46) " "Verilog HDL warning at packet_picker.sv(46): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174582 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "packet_picker.sv(118) " "Verilog HDL information at packet_picker.sv(118): always construct contains both blocking and non-blocking assignments" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712116174583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(161) " "Verilog HDL warning at packet_picker.sv(161): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/packet_picker.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/packet_picker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_picker " "Found entity 1: packet_picker" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_picker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/packet_assembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/packet_assembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_assembler " "Found entity 1: packet_assembler" {  } { { "ip/HDMI/packet_assembler.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/packet_assembler.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174584 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hdmi.sv(321) " "Verilog HDL information at hdmi.sv(321): always construct contains both blocking and non-blocking assignments" {  } { { "ip/HDMI/hdmi.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/hdmi.sv" 321 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712116174585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/hdmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/hdmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "ip/HDMI/hdmi.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/hdmi.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/auxiliary_video_information_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/auxiliary_video_information_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auxiliary_video_information_info_frame " "Found entity 1: auxiliary_video_information_info_frame" {  } { { "ip/HDMI/auxiliary_video_information_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/auxiliary_video_information_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174586 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_sample_packet.sv(103) " "Verilog HDL warning at audio_sample_packet.sv(103): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/audio_sample_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/audio_sample_packet.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/audio_sample_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/audio_sample_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_packet " "Found entity 1: audio_sample_packet" {  } { { "ip/HDMI/audio_sample_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/audio_sample_packet.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/audio_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/audio_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_info_frame " "Found entity 1: audio_info_frame" {  } { { "ip/HDMI/audio_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/audio_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174589 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_clock_regeneration_packet.sv(61) " "Verilog HDL warning at audio_clock_regeneration_packet.sv(61): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/audio_clock_regeneration_packet.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712116174590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/audio_clock_regeneration_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/audio_clock_regeneration_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_regeneration_packet " "Found entity 1: audio_clock_regeneration_packet" {  } { { "ip/HDMI/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/HDMI/audio_clock_regeneration_packet.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_impedance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file high_impedance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HIGH_IMPEDANCE-rtl " "Found design unit 1: HIGH_IMPEDANCE-rtl" {  } { { "HIGH_IMPEDANCE.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/HIGH_IMPEDANCE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174591 ""} { "Info" "ISGN_ENTITY_NAME" "1 HIGH_IMPEDANCE " "Found entity 1: HIGH_IMPEDANCE" {  } { { "HIGH_IMPEDANCE.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/HIGH_IMPEDANCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NES " "Elaborating entity \"NES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712116174864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI_OUT DVI_OUT:inst1 " "Elaborating entity \"DVI_OUT\" for hierarchy \"DVI_OUT:inst1\"" {  } { { "NES.bdf" "inst1" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 576 896 1120 752 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_ENCODE DVI_OUT:inst1\|TMDS_ENCODE:blu_inst " "Elaborating entity \"TMDS_ENCODE\" for hierarchy \"DVI_OUT:inst1\|TMDS_ENCODE:blu_inst\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "blu_inst" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/DVI_OUT.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TMDS_ENCODE.v(70) " "Verilog HDL assignment warning at TMDS_ENCODE.v(70): truncated value with size 32 to match size of target (4)" {  } { { "ip/DVI_OUT/TMDS_ENCODE.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/TMDS_ENCODE.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712116174867 "|NES|DVI_OUT:inst1|TMDS_ENCODE:blu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TMDS_ENCODE.v(91) " "Verilog HDL assignment warning at TMDS_ENCODE.v(91): truncated value with size 32 to match size of target (4)" {  } { { "ip/DVI_OUT/TMDS_ENCODE.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/TMDS_ENCODE.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712116174867 "|NES|DVI_OUT:inst1|TMDS_ENCODE:blu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DVI_OUT:inst1\|altddio_out:ddio_inst " "Elaborating entity \"altddio_out\" for hierarchy \"DVI_OUT:inst1\|altddio_out:ddio_inst\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "ddio_inst" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/DVI_OUT.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_OUT:inst1\|altddio_out:ddio_inst " "Elaborated megafunction instantiation \"DVI_OUT:inst1\|altddio_out:ddio_inst\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/DVI_OUT.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_OUT:inst1\|altddio_out:ddio_inst " "Instantiated megafunction \"DVI_OUT:inst1\|altddio_out:ddio_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116174886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116174886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116174886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116174886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116174886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116174886 ""}  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/ip/DVI_OUT/DVI_OUT.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116174886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_46d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_46d " "Found entity 1: ddio_out_46d" {  } { { "db/ddio_out_46d.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/ddio_out_46d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116174915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116174915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_46d DVI_OUT:inst1\|altddio_out:ddio_inst\|ddio_out_46d:auto_generated " "Elaborating entity \"ddio_out_46d\" for hierarchy \"DVI_OUT:inst1\|altddio_out:ddio_inst\|ddio_out_46d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU PPU:inst9 " "Elaborating entity \"PPU\" for hierarchy \"PPU:inst9\"" {  } { { "NES.bdf" "inst9" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 552 368 688 792 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116174916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PPU_DATA_OUT PPU.vhd(40) " "VHDL Signal Declaration warning at PPU.vhd(40): used implicit default value for signal \"PPU_DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712116175134 "|NES|PPU:inst9"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "PPU_STATUS_OUT\[4..0\] PPU.vhd(39) " "Using initial value X (don't care) for net \"PPU_STATUS_OUT\[4..0\]\" at PPU.vhd(39)" {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116175237 "|NES|PPU:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidor50PLL vidor50PLL:inst6 " "Elaborating entity \"vidor50PLL\" for hierarchy \"vidor50PLL:inst6\"" {  } { { "NES.bdf" "inst6" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { -32 440 712 152 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vidor50PLL:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vidor50PLL:inst6\|altpll:altpll_component\"" {  } { { "vidor50PLL.vhd" "altpll_component" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor50PLL.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vidor50PLL:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"vidor50PLL:inst6\|altpll:altpll_component\"" {  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor50PLL.vhd" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vidor50PLL:inst6\|altpll:altpll_component " "Instantiated megafunction \"vidor50PLL:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 24 " "Parameter \"clk0_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 48 " "Parameter \"clk1_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 125 " "Parameter \"clk1_multiply_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 14151 " "Parameter \"clk2_divide_by\" = \"14151\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 13 " "Parameter \"clk2_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vidor50PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vidor50PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175586 ""}  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor50PLL.vhd" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116175586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vidor50pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vidor50pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vidor50PLL_altpll " "Found entity 1: vidor50PLL_altpll" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116175617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116175617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidor50PLL_altpll vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated " "Elaborating entity \"vidor50PLL_altpll\" for hierarchy \"vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:inst4 " "Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:inst4\"" {  } { { "NES.bdf" "inst4" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { -16 1016 1200 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst5\"" {  } { { "NES.bdf" "inst5" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 40 848 960 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst5\"" {  } { { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 40 848 960 88 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst5 " "Instantiated megafunction \"LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 13 " "Parameter \"LPM_CVALUE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116175630 ""}  } { { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 40 848 960 88 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116175630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:inst8 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:inst8\"" {  } { { "NES.bdf" "inst8" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 192 688 1024 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175630 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PPU_CHR_OFFSET MemoryController.vhd(53) " "VHDL Signal Declaration warning at MemoryController.vhd(53): used explicit default value for signal \"PPU_CHR_OFFSET\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1712116175634 "|NES|MemoryController:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_MEM MemoryController.vhd(309) " "VHDL Process Statement warning at MemoryController.vhd(309): signal \"CPU_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712116175634 "|NES|MemoryController:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PPU_STATUS_in MemoryController.vhd(316) " "VHDL Process Statement warning at MemoryController.vhd(316): signal \"PPU_STATUS_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712116175634 "|NES|MemoryController:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PPU_READ_FRONT_BUFFER MemoryController.vhd(320) " "VHDL Process Statement warning at MemoryController.vhd(320): signal \"PPU_READ_FRONT_BUFFER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712116175634 "|NES|MemoryController:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_6502 CPU_6502:inst " "Elaborating entity \"CPU_6502\" for hierarchy \"CPU_6502:inst\"" {  } { { "NES.bdf" "inst" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 240 328 568 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HIGH_IMPEDANCE HIGH_IMPEDANCE:inst3 " "Elaborating entity \"HIGH_IMPEDANCE\" for hierarchy \"HIGH_IMPEDANCE:inst3\"" {  } { { "NES.bdf" "inst3" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 104 1048 1216 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116175659 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MemoryController:inst8\|CPU_MEM_rtl_0 " "Inferred RAM node \"MemoryController:inst8\|CPU_MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712116178632 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MemoryController:inst8\|MEM_rtl_0 " "Inferred RAM node \"MemoryController:inst8\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712116178729 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PPU:inst9\|PALETTE_ROM " "RAM logic \"PPU:inst9\|PALETTE_ROM\" is uninferred due to asynchronous read logic" {  } { { "PPU.vhd" "PALETTE_ROM" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 105 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1712116178730 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712116178730 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController:inst8\|CPU_MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController:inst8\|CPU_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NES.ram0_MemoryController_6c6eecc2.hdl.mif " "Parameter INIT_FILE set to db/NES.ram0_MemoryController_6c6eecc2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController:inst8\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController:inst8\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE games/Ms Pac Man.mif " "Parameter INIT_FILE set to games/Ms Pac Man.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:inst9\|NAME_TBL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|NAME_TBL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3840 " "Parameter NUMWORDS_A set to 3840" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3840 " "Parameter NUMWORDS_B set to 3840" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NES.ram0_PPU_14356.hdl.mif " "Parameter INIT_FILE set to db/NES.ram0_PPU_14356.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:inst9\|ATR_TBL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|ATR_TBL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NES.ram1_PPU_14356.hdl.mif " "Parameter INIT_FILE set to db/NES.ram1_PPU_14356.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712116190452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712116190452 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712116190452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0 " "Elaborated megafunction instantiation \"MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116190487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0 " "Instantiated megafunction \"MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NES.ram0_MemoryController_6c6eecc2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NES.ram0_MemoryController_6c6eecc2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190487 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116190487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsh1 " "Found entity 1: altsyncram_qsh1" {  } { { "db/altsyncram_qsh1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_qsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController:inst8\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"MemoryController:inst8\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116190523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController:inst8\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"MemoryController:inst8\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE games/Ms Pac Man.mif " "Parameter \"INIT_FILE\" = \"games/Ms Pac Man.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190524 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116190524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjf1 " "Found entity 1: altsyncram_bjf1" {  } { { "db/altsyncram_bjf1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_bjf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fsa " "Found entity 1: decode_fsa" {  } { { "db/decode_fsa.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/decode_fsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_88a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_88a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_88a " "Found entity 1: decode_88a" {  } { { "db/decode_88a.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/decode_88a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:NAME_TBL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116190643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:NAME_TBL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3840 " "Parameter \"NUMWORDS_A\" = \"3840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3840 " "Parameter \"NUMWORDS_B\" = \"3840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NES.ram0_PPU_14356.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NES.ram0_PPU_14356.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190643 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116190643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgn1 " "Found entity 1: altsyncram_cgn1" {  } { { "db/altsyncram_cgn1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_cgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:ATR_TBL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116190677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:ATR_TBL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NES.ram1_PPU_14356.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NES.ram1_PPU_14356.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712116190677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712116190677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jan1 " "Found entity 1: altsyncram_jan1" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712116190706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116190706 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PPU:inst9\|OAM_REGS\[255\]\[0\] " "Inserted always-enabled tri-state buffer between \"PPU:inst9\|OAM_REGS\[255\]\[0\]\" and its non-tri-state driver." {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 612 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712116192158 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712116192158 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CLKDIV:inst4\|CLK_OUT PPU:inst9\|OAM_REGS\[255\]\[0\] " "Converted the fan-out from the tri-state buffer \"CLKDIV:inst4\|CLK_OUT\" to the node \"PPU:inst9\|OAM_REGS\[255\]\[0\]\" into an OR gate" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CLKDIV.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[0\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[0\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[1\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[1\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[2\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[2\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[13\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[13\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[14\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[14\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[15\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[15\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[3\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[3\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[4\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[4\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[5\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[5\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[6\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[6\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[7\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[7\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[8\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[8\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[9\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[9\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[10\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[10\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[11\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[11\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[12\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[12\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712116192174 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1712116192174 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712116192198 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712116192199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712116199091 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_6502:inst\|NMI_STATE High " "Register CPU_6502:inst\|NMI_STATE will power up to High" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CPU_6502.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712116199382 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712116199382 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712116231203 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\|altsyncram_qsh1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\|altsyncram_qsh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_qsh1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_qsh1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 192 688 1024 400 "inst8" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116231228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Desktop/EmptyVidorProject/NES/output_files/NES.map.smsg " "Generated suppressed messages file C:/Users/danie/Desktop/EmptyVidorProject/NES/output_files/NES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116231390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712116231705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712116231705 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/vidor50PLL.vhd" 157 0 0 } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { -32 440 712 152 "inst6" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1712116231827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14770 " "Implemented 14770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712116232117 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712116232117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14694 " "Implemented 14694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712116232117 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712116232117 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712116232117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712116232117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5093 " "Peak virtual memory: 5093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712116232145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:50:32 2024 " "Processing ended: Tue Apr 02 23:50:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712116232145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712116232145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712116232145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712116232145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712116233115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712116233115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:50:32 2024 " "Processing started: Tue Apr 02 23:50:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712116233115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712116233115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NES -c NES " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NES -c NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712116233116 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712116233181 ""}
{ "Info" "0" "" "Project  = NES" {  } {  } 0 0 "Project  = NES" 0 0 "Fitter" 0 0 1712116233182 ""}
{ "Info" "0" "" "Revision = NES" {  } {  } 0 0 "Revision = NES" 0 0 "Fitter" 0 0 1712116233182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712116233301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712116233302 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NES 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"NES\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712116233348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712116233375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712116233375 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 25 24 0 0 " "Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712116233403 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 125 48 0 0 " "Implementing clock multiplication of 125, clock division of 48, and phase shift of 0 degrees (0 ps) for vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712116233403 ""}  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712116233403 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1712116233492 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712116233497 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712116233643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712116233643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712116233643 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712116233643 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 18658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712116233655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 18660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712116233655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 18662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712116233655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 18664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712116233655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 18666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712116233655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712116233655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712116233658 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712116233881 ""}
{ "Info" "ISTA_SDC_FOUND" "NES.sdc " "Reading SDC File: 'NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712116235053 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Rise) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Rise) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116235129 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Fall) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Fall) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116235129 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1712116235129 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712116235153 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 CLKDIV:inst4\|CLK_OUT~reg0 " "  40.000 CLKDIV:inst4\|CLK_OUT~reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        CLOCK " "  20.833        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  19.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   7.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MemoryController:inst8\|DMA_WRITE " "  40.000 MemoryController:inst8\|DMA_WRITE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PPU:inst9\|clk_out " "  40.000 PPU:inst9\|clk_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PPU:inst9\|VGA_CLK " "  40.000 PPU:inst9\|VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712116235153 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712116235153 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712116235917 ""}  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712116235917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712116235917 ""}  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/vidor50pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712116235917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKDIV:inst4\|CLK_OUT~reg0  " "Automatically promoted node CLKDIV:inst4\|CLK_OUT~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712116235917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKDIV:inst4\|CLK_OUT~0 " "Destination node CLKDIV:inst4\|CLK_OUT~0" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CLKDIV.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 14065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712116235917 ""}  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/CLKDIV.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712116235917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PPU:inst9\|VGA_CLK  " "Automatically promoted node PPU:inst9\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a0 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a1 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a2 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 99 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a3 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 129 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a4 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 159 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a5 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a6 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 219 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a7 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_jan1.tdf" 249 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a0 " "Destination node PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_cgn1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_cgn1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a1 " "Destination node PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_cgn1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/db/altsyncram_cgn1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 4344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712116235918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1712116235918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712116235918 ""}  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712116235918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PPU:inst9\|clk_out  " "Automatically promoted node PPU:inst9\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712116235918 ""}  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/NES/PPU.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 3599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712116235918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712116236661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712116236667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712116236668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712116236676 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON  " "Wildcard assignment \"Fast Output Register=ON\" to \"\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1712116236688 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1712116236688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712116236688 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712116236700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712116236700 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712116236706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712116236708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712116236714 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712116236714 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712116237001 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712116237012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712116237900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712116239231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712116239288 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712116252201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712116252201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712116253345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.1% " "5e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1712116256627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712116258797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712116258797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712116275088 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.91 " "Total time spent on timing analysis during the Fitter is 4.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712116275342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712116275384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712116276086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712116276090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712116277102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712116278359 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712116278853 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone 10 LP " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL E2 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 24 272 440 40 "CLOCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[0\] 3.3-V LVTTL G1 " "Pin DOUT\[0\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[0\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[1\] 3.3-V LVTTL N3 " "Pin DOUT\[1\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[1\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[2\] 3.3-V LVTTL P3 " "Pin DOUT\[2\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[2\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[3\] 3.3-V LVTTL R3 " "Pin DOUT\[3\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[3\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[4\] 3.3-V LVTTL T3 " "Pin DOUT\[4\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[4\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[5\] 3.3-V LVTTL T2 " "Pin DOUT\[5\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[5\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[6\] 3.3-V LVTTL G16 " "Pin DOUT\[6\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[6\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[7\] 3.3-V LVTTL C6 " "Pin DOUT\[7\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[7\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/EmptyVidorProject/NES/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712116278870 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712116278870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Desktop/EmptyVidorProject/NES/output_files/NES.fit.smsg " "Generated suppressed messages file C:/Users/danie/Desktop/EmptyVidorProject/NES/output_files/NES.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712116279263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6344 " "Peak virtual memory: 6344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712116280828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:51:20 2024 " "Processing ended: Tue Apr 02 23:51:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712116280828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712116280828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712116280828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712116280828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712116281723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712116281724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:51:21 2024 " "Processing started: Tue Apr 02 23:51:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712116281724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712116281724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NES -c NES " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NES -c NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712116281724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712116282029 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712116282558 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712116282578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712116282852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:51:22 2024 " "Processing ended: Tue Apr 02 23:51:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712116282852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712116282852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712116282852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712116282852 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712116283450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712116283808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712116283808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:51:23 2024 " "Processing started: Tue Apr 02 23:51:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712116283808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712116283808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NES -c NES " "Command: quartus_sta NES -c NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712116283808 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712116283877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712116284132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712116284132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284157 ""}
{ "Info" "ISTA_SDC_FOUND" "NES.sdc " "Reading SDC File: 'NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712116284674 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Rise) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Rise) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116284761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Fall) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Fall) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116284761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712116284761 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712116284793 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712116284805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712116284837 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712116284837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.501 " "Worst-case setup slack is -24.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.501            -436.608 PPU:inst9\|VGA_CLK  " "  -24.501            -436.608 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.487           -1495.955 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.487           -1495.955 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833            -114.771 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.833            -114.771 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.804               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    1.804               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.022               0.000 PPU:inst9\|clk_out  " "   31.022               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.090 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.058              -0.090 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    0.454               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 PPU:inst9\|VGA_CLK  " "    0.454               0.000 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.511               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 PPU:inst9\|clk_out  " "    0.518               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.198 " "Worst-case recovery slack is 35.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.198               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   35.198               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.067 " "Worst-case removal slack is 4.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.067               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    4.067               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.518 " "Worst-case minimum pulse width slack is 3.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.518               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.518               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.618               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.264               0.000 CLOCK  " "   10.264               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.609               0.000 PPU:inst9\|VGA_CLK  " "   19.609               0.000 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.657               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   19.657               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 PPU:inst9\|clk_out  " "   19.703               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116284873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116284873 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116285158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116285158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116285158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116285158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.924 ns " "Worst Case Available Settling Time: 56.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116285158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116285158 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712116285158 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712116285162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712116285203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712116286257 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Rise) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Rise) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116286791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Fall) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Fall) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116286791 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712116286791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712116286847 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712116286847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.388 " "Worst-case setup slack is -23.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.388            -415.801 PPU:inst9\|VGA_CLK  " "  -23.388            -415.801 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.723           -1355.902 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.723           -1355.902 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.337             -99.928 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.337             -99.928 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.986               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    2.986               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.597               0.000 PPU:inst9\|clk_out  " "   31.597               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116286850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.353 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.191              -0.353 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    0.402               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 PPU:inst9\|VGA_CLK  " "    0.403               0.000 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 PPU:inst9\|clk_out  " "    0.476               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.478               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116286861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.446 " "Worst-case recovery slack is 35.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.446               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   35.446               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116286869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.704 " "Worst-case removal slack is 3.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.704               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    3.704               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116286877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.518 " "Worst-case minimum pulse width slack is 3.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.518               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.518               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.598               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.264               0.000 CLOCK  " "   10.264               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.554               0.000 PPU:inst9\|VGA_CLK  " "   19.554               0.000 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.668               0.000 PPU:inst9\|clk_out  " "   19.668               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.694               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   19.694               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116286886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116286886 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 57.147 ns " "Worst Case Available Settling Time: 57.147 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287192 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712116287192 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712116287198 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Rise) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Rise) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116287552 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Fall) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Fall) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712116287552 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712116287552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712116287587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712116287587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.421 " "Worst-case setup slack is -10.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.421            -186.336 PPU:inst9\|VGA_CLK  " "  -10.421            -186.336 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.868            -734.953 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.868            -734.953 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940             -58.068 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.940             -58.068 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.048               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   12.048               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.913               0.000 PPU:inst9\|clk_out  " "   35.913               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116287593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.077               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    0.184               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 PPU:inst9\|VGA_CLK  " "    0.186               0.000 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.199               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 PPU:inst9\|clk_out  " "    0.213               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116287603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.774 " "Worst-case recovery slack is 37.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.774               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   37.774               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116287611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.709 " "Worst-case removal slack is 1.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "    1.709               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116287618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.762 " "Worst-case minimum pulse width slack is 3.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.762               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.762               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.717               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.717               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.832               0.000 CLOCK  " "    9.832               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.685               0.000 CLKDIV:inst4\|CLK_OUT~reg0  " "   19.685               0.000 CLKDIV:inst4\|CLK_OUT~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.706               0.000 PPU:inst9\|VGA_CLK  " "   19.706               0.000 PPU:inst9\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732               0.000 PPU:inst9\|clk_out  " "   19.732               0.000 PPU:inst9\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712116287629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712116287629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 58.562 ns " "Worst Case Available Settling Time: 58.562 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712116287941 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712116287941 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712116288186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712116288186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712116288316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:51:28 2024 " "Processing ended: Tue Apr 02 23:51:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712116288316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712116288316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712116288316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712116288316 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712116288994 ""}
