set a(0-915) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1207 {}}} SUCCS {{66 0 0 0-918 {}} {258 0 0 0-909 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-916) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1204 {}}} SUCCS {{66 0 0 0-918 {}} {130 0 0 0-909 {}} {256 0 0 0-1204 {}}} CYCLES {}}
set a(0-917) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-909 {}}} CYCLES {}}
set a(0-918) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-916 {}} {66 0 0 0-915 {}}} SUCCS {{66 0 0 0-1198 {}} {66 0 0 0-1201 {}} {66 0 0 0-1204 {}} {66 0 0 0-1207 {}} {66 0 0 0-1210 {}}} CYCLES {}}
set a(0-919) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-920 {}} {130 0 0 0-909 {}}} CYCLES {}}
set a(0-920) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-919 {}}} SUCCS {{131 0 0 0-921 {}} {130 0 0 0-909 {}} {130 0 0 0-1194 {}} {130 0 0 0-1195 {}} {146 0 0 0-1196 {}}} CYCLES {}}
set a(0-921) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-920 {}} {772 0 0 0-909 {}}} SUCCS {{259 0 0 0-909 {}}} CYCLES {}}
set a(0-922) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-27 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-1193 {}}} SUCCS {{259 0 0 0-923 {}} {130 0 0 0-910 {}} {256 0 0 0-1193 {}}} CYCLES {}}
set a(0-923) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-28 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-922 {}}} SUCCS {{258 0 0 0-910 {}}} CYCLES {}}
set a(0-924) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-910 {}}} SUCCS {{258 0 0 0-910 {}}} CYCLES {}}
set a(0-925) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-910 {}}} SUCCS {{259 0 0 0-910 {}}} CYCLES {}}
set a(0-926) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1184 {}}} SUCCS {{259 0 0 0-927 {}} {256 0 0 0-1184 {}}} CYCLES {}}
set a(0-927) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-32 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-926 {}}} SUCCS {{128 0 0 0-939 {}} {64 0 0 0-911 {}}} CYCLES {}}
set a(0-928) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-33 LOC {0 1.0 1 0.18315555 1 0.18315555 1 0.18315555 1 0.1879825} PREDS {} SUCCS {{259 0 0 0-929 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-929) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-34 LOC {0 1.0 1 0.18315555 1 0.18315555 1 0.1879825} PREDS {{259 0 0 0-928 {}}} SUCCS {{259 0 0 0-930 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-930) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-35 LOC {1 0.0 1 0.18315555 1 0.18315555 1 0.301280425 1 0.306107375} PREDS {{259 0 0 0-929 {}}} SUCCS {{259 0 0 0-931 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-931) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-36 LOC {1 0.118125 1 0.30128055 1 0.30128055 1 0.370030425 1 0.374857375} PREDS {{259 0 0 0-930 {}}} SUCCS {{258 0 0 0-934 {}} {130 0 0 0-911 {}} {258 0 0 0-999 {}} {258 0 0 0-1059 {}} {258 0 0 0-1126 {}}} CYCLES {}}
set a(0-932) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.3748575} PREDS {{774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-933 {}} {130 0 0 0-911 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-933) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-38 LOC {0 1.0 1 0.0 1 0.0 1 0.3748575} PREDS {{259 0 0 0-932 {}}} SUCCS {{259 0 0 0-934 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-934) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(9,0,10,0,11) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.75 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-39 LOC {1 0.18687499999999999 1 0.3748575 1 0.3748575 1 0.8437499025 1 0.8437499025} PREDS {{259 0 0 0-933 {}} {258 0 0 0-931 {}}} SUCCS {{259 0 0 0-935 {}} {258 0 0 0-937 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-935) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-40 LOC {1 0.6557675 1 0.84375 1 0.84375 1 0.84375} PREDS {{259 0 0 0-934 {}}} SUCCS {{259 0 0.750 0-936 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-41 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-935 {}}} SUCCS {{258 0 0 0-911 {}}} CYCLES {}}
set a(0-937) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-42 LOC {1 0.6557675 1 0.84375 1 0.84375 1 0.84375} PREDS {{258 0 0 0-934 {}}} SUCCS {{259 0 0.750 0-938 {}} {130 0 0 0-911 {}}} CYCLES {}}
set a(0-938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-43 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-937 {}}} SUCCS {{258 0 0 0-911 {}}} CYCLES {}}
set a(0-939) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-44 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-927 {}} {772 0 0 0-911 {}}} SUCCS {{259 0 0 0-911 {}}} CYCLES {}}
set a(0-940) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-45 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-985 {}}} SUCCS {{259 0 0 0-941 {}} {130 0 0 0-984 {}} {256 0 0 0-985 {}}} CYCLES {}}
set a(0-941) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(11-2) TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-46 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-940 {}}} SUCCS {{258 0 0 0-943 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-942) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-47 LOC {0 1.0 1 0.620625 1 0.620625 1 0.620625 1 0.620625} PREDS {} SUCCS {{259 0 0 0-943 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-943) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.03 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-48 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-942 {}} {258 0 0 0-941 {}}} SUCCS {{258 0 0 0-946 {}} {258 0 0 0-963 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-944) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-985 {}}} SUCCS {{259 0 0 0-945 {}} {130 0 0 0-984 {}} {256 0 0 0-985 {}}} CYCLES {}}
set a(0-945) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(1-0)#1 TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-50 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-944 {}}} SUCCS {{259 0 0 0-946 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-946) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-51 LOC {1 0.129375 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-945 {}} {258 0 0 0-943 {}}} SUCCS {{259 0 1.500 0-947 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-52 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-946 {}} {774 0 1.500 0-977 {}} {774 0 1.500 0-964 {}}} SUCCS {{258 0 0 0-956 {}} {256 0 0 0-964 {}} {258 0 0 0-966 {}} {256 0 0 0-977 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-948) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-53 LOC {0 1.0 1 0.485625 1 0.485625 1 0.485625 1 0.485625} PREDS {} SUCCS {{259 0 0 0-949 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-949) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-54 LOC {0 1.0 1 0.485625 1 0.485625 1 0.485625} PREDS {{259 0 0 0-948 {}}} SUCCS {{258 0 0 0-951 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-950) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-55 LOC {0 1.0 1 0.485625 1 0.485625 1 0.485625} PREDS {} SUCCS {{259 0 0 0-951 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-951) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.05 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-56 LOC {1 0.0 1 0.485625 1 0.485625 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-950 {}} {258 0 0 0-949 {}}} SUCCS {{258 0 0 0-954 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-952) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-985 {}}} SUCCS {{259 0 0 0-953 {}} {130 0 0 0-984 {}} {256 0 0 0-985 {}}} CYCLES {}}
set a(0-953) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-58 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-952 {}}} SUCCS {{259 0 0 0-954 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-954) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-59 LOC {1 0.13125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-953 {}} {258 0 0 0-951 {}}} SUCCS {{259 0 1.500 0-955 {}} {258 0 1.500 0-977 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-955) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-60 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-954 {}} {774 0 1.500 0-977 {}} {774 0 1.500 0-964 {}}} SUCCS {{259 0 0 0-956 {}} {256 0 0 0-964 {}} {258 0 0 0-965 {}} {256 0 0 0-977 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-956) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-61 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-955 {}} {258 0 0 0-947 {}}} SUCCS {{259 0 0 0-957 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-957) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-62 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-956 {}} {128 0 0 0-959 {}}} SUCCS {{258 0 0 0-959 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-958) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-63 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-959 {}}} SUCCS {{259 0 0 0-959 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-959) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-64 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-958 {}} {258 0 0 0-957 {}}} SUCCS {{128 0 0 0-957 {}} {128 0 0 0-958 {}} {259 0 0 0-960 {}}} CYCLES {}}
set a(0-960) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-65 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-959 {}}} SUCCS {{258 0 1.500 0-964 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-961) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-66 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-985 {}}} SUCCS {{259 0 0 0-962 {}} {130 0 0 0-984 {}} {256 0 0 0-985 {}}} CYCLES {}}
set a(0-962) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(1-0) TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-67 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-961 {}}} SUCCS {{259 0 0 0-963 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-963) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-68 LOC {1 0.129375 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-962 {}} {258 0 0 0-943 {}}} SUCCS {{259 0 1.500 0-964 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-69 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-964 {}} {259 0 1.500 0-963 {}} {258 0 1.500 0-960 {}} {256 0 0 0-955 {}} {256 0 0 0-947 {}} {774 0 0 0-977 {}}} SUCCS {{774 0 1.500 0-947 {}} {774 0 1.500 0-955 {}} {774 0 0 0-964 {}} {258 0 0 0-977 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-965) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-70 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-955 {}}} SUCCS {{259 0 0 0-966 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-966) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-71 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-965 {}} {258 0 0 0-947 {}}} SUCCS {{259 0 0 0-967 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-967) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-72 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-966 {}} {128 0 0 0-969 {}}} SUCCS {{258 0 0 0-969 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-968) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-73 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-969 {}}} SUCCS {{259 0 0 0-969 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-969) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-74 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-968 {}} {258 0 0 0-967 {}}} SUCCS {{128 0 0 0-967 {}} {128 0 0 0-968 {}} {259 0 0 0-970 {}}} CYCLES {}}
set a(0-970) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-75 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-969 {}}} SUCCS {{259 0 0 0-971 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-971) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-76 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-970 {}} {128 0 0 0-975 {}}} SUCCS {{258 0 0 0-975 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-972) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-77 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-975 {}}} SUCCS {{258 0 0 0-975 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-973) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-78 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-975 {}}} SUCCS {{258 0 0 0-975 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-974) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-79 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-975 {}}} SUCCS {{259 0 0 0-975 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-975) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-80 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-974 {}} {258 0 0 0-973 {}} {258 0 0 0-972 {}} {258 0 0 0-971 {}}} SUCCS {{128 0 0 0-971 {}} {128 0 0 0-972 {}} {128 0 0 0-973 {}} {128 0 0 0-974 {}} {259 0 0 0-976 {}}} CYCLES {}}
set a(0-976) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-81 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-975 {}}} SUCCS {{259 0 1.500 0-977 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-977) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-82 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-977 {}} {259 0 1.500 0-976 {}} {258 0 0 0-964 {}} {256 0 0 0-955 {}} {258 0 1.500 0-954 {}} {256 0 0 0-947 {}}} SUCCS {{774 0 1.500 0-947 {}} {774 0 1.500 0-955 {}} {774 0 0 0-964 {}} {774 0 0 0-977 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-978) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-83 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-985 {}}} SUCCS {{259 0 0 0-979 {}} {130 0 0 0-984 {}} {256 0 0 0-985 {}}} CYCLES {}}
set a(0-979) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-84 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-978 {}}} SUCCS {{259 0 0 0-980 {}} {130 0 0 0-984 {}} {258 0 0 0-985 {}}} CYCLES {}}
set a(0-980) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-85 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-979 {}}} SUCCS {{259 0 0 0-981 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-981) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-86 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-980 {}}} SUCCS {{259 0 0 0-982 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-982) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-87 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-981 {}}} SUCCS {{259 0 0 0-983 {}} {130 0 0 0-984 {}}} CYCLES {}}
set a(0-983) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-88 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-982 {}}} SUCCS {{259 0 0 0-984 {}}} CYCLES {}}
set a(0-984) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-911 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-89 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-983 {}} {130 0 0 0-982 {}} {130 0 0 0-981 {}} {130 0 0 0-980 {}} {130 0 0 0-979 {}} {130 0 0 0-978 {}} {130 0 0 0-977 {}} {130 0 0 0-976 {}} {130 0 0 0-974 {}} {130 0 0 0-973 {}} {130 0 0 0-972 {}} {130 0 0 0-971 {}} {130 0 0 0-970 {}} {130 0 0 0-968 {}} {130 0 0 0-967 {}} {130 0 0 0-966 {}} {130 0 0 0-965 {}} {130 0 0 0-964 {}} {130 0 0 0-963 {}} {130 0 0 0-962 {}} {130 0 0 0-961 {}} {130 0 0 0-960 {}} {130 0 0 0-958 {}} {130 0 0 0-957 {}} {130 0 0 0-956 {}} {130 0 0 0-955 {}} {130 0 0 0-954 {}} {130 0 0 0-953 {}} {130 0 0 0-952 {}} {130 0 0 0-951 {}} {130 0 0 0-950 {}} {130 0 0 0-949 {}} {130 0 0 0-948 {}} {130 0 0 0-947 {}} {130 0 0 0-946 {}} {130 0 0 0-945 {}} {130 0 0 0-944 {}} {130 0 0 0-943 {}} {130 0 0 0-942 {}} {130 0 0 0-941 {}} {130 0 0 0-940 {}}} SUCCS {{129 0 0 0-985 {}}} CYCLES {}}
set a(0-985) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-911 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-985 {}} {129 0 0 0-984 {}} {258 0 0 0-979 {}} {256 0 0 0-978 {}} {256 0 0 0-961 {}} {256 0 0 0-952 {}} {256 0 0 0-944 {}} {256 0 0 0-940 {}}} SUCCS {{774 0 0 0-940 {}} {774 0 0 0-944 {}} {774 0 0 0-952 {}} {774 0 0 0-961 {}} {774 0 0 0-978 {}} {772 0 0 0-985 {}}} CYCLES {}}
set a(0-911) {CHI {0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-90 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-939 {}} {258 0 0 0-938 {}} {130 0 0 0-937 {}} {258 0 0 0-936 {}} {130 0 0 0-935 {}} {130 0 0 0-934 {}} {130 0 0 0-933 {}} {130 0 0 0-932 {}} {130 0 0 0-931 {}} {130 0 0 0-930 {}} {130 0 0 0-929 {}} {130 0 0 0-928 {}} {64 0 0 0-927 {}} {774 0 0 0-1176 {}}} SUCCS {{772 0 0 0-939 {}} {131 0 0 0-986 {}} {130 0 0 0-987 {}} {130 0 0 0-988 {}} {130 0 0 0-989 {}} {130 0 0 0-990 {}} {130 0 0 0-991 {}} {130 0 0 0-992 {}} {130 0 0 0-993 {}} {130 0 0 0-994 {}} {130 0 0 0-995 {}} {64 0 0 0-912 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-986) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-91 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-911 {}}} SUCCS {{259 0 0 0-987 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-987) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-92 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-986 {}} {130 0 0 0-911 {}}} SUCCS {{259 0 0 0-988 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-988) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-93 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-987 {}} {130 0 0 0-911 {}}} SUCCS {{258 0 0 0-992 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-989) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-94 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-911 {}} {774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-990 {}} {130 0 0 0-995 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-990) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#2 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-95 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-989 {}} {130 0 0 0-911 {}}} SUCCS {{259 0 0 0-991 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-991) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-96 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-990 {}} {130 0 0 0-911 {}}} SUCCS {{259 0 0 0-992 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-992) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-97 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-991 {}} {258 0 0 0-988 {}} {130 0 0 0-911 {}}} SUCCS {{259 0 0 0-993 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-993) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-98 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-992 {}} {130 0 0 0-911 {}}} SUCCS {{259 0 0 0-994 {}} {130 0 0 0-995 {}}} CYCLES {}}
set a(0-994) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-99 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-993 {}} {130 0 0 0-911 {}}} SUCCS {{259 0 0 0-995 {}}} CYCLES {}}
set a(0-995) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-100 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-994 {}} {130 0 0 0-993 {}} {130 0 0 0-992 {}} {130 0 0 0-991 {}} {130 0 0 0-990 {}} {130 0 0 0-989 {}} {130 0 0 0-988 {}} {130 0 0 0-987 {}} {130 0 0 0-986 {}} {130 0 0 0-911 {}}} SUCCS {{128 0 0 0-1002 {}} {64 0 0 0-912 {}}} CYCLES {}}
set a(0-996) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-101 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37003054999999996} PREDS {{774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-997 {}} {130 0 0 0-912 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-997) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#3 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-102 LOC {0 1.0 1 0.0 1 0.0 2 0.37003054999999996} PREDS {{259 0 0 0-996 {}}} SUCCS {{259 0 0 0-998 {}} {130 0 0 0-912 {}}} CYCLES {}}
set a(0-998) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-103 LOC {0 1.0 1 0.37003054999999996 1 0.37003054999999996 2 0.37003054999999996} PREDS {{259 0 0 0-997 {}}} SUCCS {{259 0 0 0-999 {}} {130 0 0 0-912 {}}} CYCLES {}}
set a(0-999) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-104 LOC {1 0.18687499999999999 1 0.37003054999999996 1 0.37003054999999996 1 0.8437498775 2 0.8437498775} PREDS {{259 0 0 0-998 {}} {258 0 0 0-931 {}}} SUCCS {{259 0 0.750 0-1000 {}} {258 0 0.750 0-1001 {}} {130 0 0 0-912 {}}} CYCLES {}}
set a(0-1000) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-105 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 0.750 0-999 {}}} SUCCS {{258 0 0 0-912 {}}} CYCLES {}}
set a(0-1001) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-106 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 0.750 0-999 {}}} SUCCS {{258 0 0 0-912 {}}} CYCLES {}}
set a(0-1002) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-107 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-995 {}} {772 0 0 0-912 {}}} SUCCS {{259 0 0 0-912 {}}} CYCLES {}}
set a(0-1003) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-108 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1004 {}} {130 0 0 0-1044 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1004) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:j)(11-0) TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-109 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1003 {}}} SUCCS {{258 0 0 0-1008 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1005) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {} SUCCS {{259 0 0 0-1006 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1006) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#4 TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-111 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1005 {}}} SUCCS {{259 0 0 0-1007 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1007) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-112 LOC {0 1.0 1 0.616875 1 0.616875 1 0.616875} PREDS {{259 0 0 0-1006 {}}} SUCCS {{259 0 0 0-1008 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1008) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-113 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-1007 {}} {258 0 0 0-1004 {}}} SUCCS {{259 0 1.500 0-1009 {}} {258 0 1.500 0-1024 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1009) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-114 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1008 {}} {774 0 1.500 0-1037 {}} {774 0 1.500 0-1024 {}}} SUCCS {{258 0 0 0-1019 {}} {256 0 0 0-1024 {}} {258 0 0 0-1026 {}} {256 0 0 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1010) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4875} PREDS {} SUCCS {{259 0 0 0-1011 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1011) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#5 TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-116 LOC {0 1.0 1 0.0 1 0.0 1 0.4875} PREDS {{259 0 0 0-1010 {}}} SUCCS {{259 0 0 0-1012 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1012) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-117 LOC {0 1.0 1 0.4875 1 0.4875 1 0.4875} PREDS {{259 0 0 0-1011 {}}} SUCCS {{258 0 0 0-1014 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1013) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-118 LOC {0 1.0 1 0.4875 1 0.4875 1 0.4875} PREDS {} SUCCS {{259 0 0 0-1014 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1014) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.03 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-119 LOC {1 0.0 1 0.4875 1 0.4875 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-1013 {}} {258 0 0 0-1012 {}}} SUCCS {{258 0 0 0-1017 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1015) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1016 {}} {130 0 0 0-1044 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1016) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-121 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1015 {}}} SUCCS {{259 0 0 0-1017 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1017) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-122 LOC {1 0.129375 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-1016 {}} {258 0 0 0-1014 {}}} SUCCS {{259 0 1.500 0-1018 {}} {258 0 1.500 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-123 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1017 {}} {774 0 1.500 0-1037 {}} {774 0 1.500 0-1024 {}}} SUCCS {{259 0 0 0-1019 {}} {256 0 0 0-1024 {}} {258 0 0 0-1025 {}} {256 0 0 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1019) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-124 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1018 {}} {258 0 0 0-1009 {}}} SUCCS {{259 0 0 0-1020 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1020) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-125 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1019 {}} {128 0 0 0-1022 {}}} SUCCS {{258 0 0 0-1022 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-126 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1022 {}}} SUCCS {{259 0 0 0-1022 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-127 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1021 {}} {258 0 0 0-1020 {}}} SUCCS {{128 0 0 0-1020 {}} {128 0 0 0-1021 {}} {259 0 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-128 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-1022 {}}} SUCCS {{259 0 1.500 0-1024 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-129 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1024 {}} {259 0 1.500 0-1023 {}} {256 0 0 0-1018 {}} {256 0 0 0-1009 {}} {258 0 1.500 0-1008 {}} {774 0 0 0-1037 {}}} SUCCS {{774 0 1.500 0-1009 {}} {774 0 1.500 0-1018 {}} {774 0 0 0-1024 {}} {258 0 0 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-130 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1026 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-131 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1025 {}} {258 0 0 0-1009 {}}} SUCCS {{259 0 0 0-1027 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-132 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1026 {}} {128 0 0 0-1029 {}}} SUCCS {{258 0 0 0-1029 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-133 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1029 {}}} SUCCS {{259 0 0 0-1029 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-134 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1028 {}} {258 0 0 0-1027 {}}} SUCCS {{128 0 0 0-1027 {}} {128 0 0 0-1028 {}} {259 0 0 0-1030 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-135 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1029 {}}} SUCCS {{259 0 0 0-1031 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-136 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1030 {}} {128 0 0 0-1035 {}}} SUCCS {{258 0 0 0-1035 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-137 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1035 {}}} SUCCS {{258 0 0 0-1035 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-138 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1035 {}}} SUCCS {{258 0 0 0-1035 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-139 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1035 {}}} SUCCS {{259 0 0 0-1035 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-140 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1034 {}} {258 0 0 0-1033 {}} {258 0 0 0-1032 {}} {258 0 0 0-1031 {}}} SUCCS {{128 0 0 0-1031 {}} {128 0 0 0-1032 {}} {128 0 0 0-1033 {}} {128 0 0 0-1034 {}} {259 0 0 0-1036 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-141 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-1035 {}}} SUCCS {{259 0 1.500 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-142 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1037 {}} {259 0 1.500 0-1036 {}} {258 0 0 0-1024 {}} {256 0 0 0-1018 {}} {258 0 1.500 0-1017 {}} {256 0 0 0-1009 {}}} SUCCS {{774 0 1.500 0-1009 {}} {774 0 1.500 0-1018 {}} {774 0 0 0-1024 {}} {774 0 0 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-143 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1039 {}} {130 0 0 0-1044 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-144 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-1038 {}}} SUCCS {{259 0 0 0-1040 {}} {130 0 0 0-1044 {}} {258 0 0 0-1045 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-145 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-1039 {}}} SUCCS {{259 0 0 0-1041 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-2:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-146 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-1040 {}}} SUCCS {{259 0 0 0-1042 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-147 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-1041 {}}} SUCCS {{259 0 0 0-1043 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not TYPE NOT PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-148 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1042 {}}} SUCCS {{259 0 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-912 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-149 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1043 {}} {130 0 0 0-1042 {}} {130 0 0 0-1041 {}} {130 0 0 0-1040 {}} {130 0 0 0-1039 {}} {130 0 0 0-1038 {}} {130 0 0 0-1037 {}} {130 0 0 0-1036 {}} {130 0 0 0-1034 {}} {130 0 0 0-1033 {}} {130 0 0 0-1032 {}} {130 0 0 0-1031 {}} {130 0 0 0-1030 {}} {130 0 0 0-1028 {}} {130 0 0 0-1027 {}} {130 0 0 0-1026 {}} {130 0 0 0-1025 {}} {130 0 0 0-1024 {}} {130 0 0 0-1023 {}} {130 0 0 0-1021 {}} {130 0 0 0-1020 {}} {130 0 0 0-1019 {}} {130 0 0 0-1018 {}} {130 0 0 0-1017 {}} {130 0 0 0-1016 {}} {130 0 0 0-1015 {}} {130 0 0 0-1014 {}} {130 0 0 0-1013 {}} {130 0 0 0-1012 {}} {130 0 0 0-1011 {}} {130 0 0 0-1010 {}} {130 0 0 0-1009 {}} {130 0 0 0-1008 {}} {130 0 0 0-1007 {}} {130 0 0 0-1006 {}} {130 0 0 0-1005 {}} {130 0 0 0-1004 {}} {130 0 0 0-1003 {}}} SUCCS {{129 0 0 0-1045 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-912 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1045 {}} {129 0 0 0-1044 {}} {258 0 0 0-1039 {}} {256 0 0 0-1038 {}} {256 0 0 0-1015 {}} {256 0 0 0-1003 {}}} SUCCS {{774 0 0 0-1003 {}} {774 0 0 0-1015 {}} {774 0 0 0-1038 {}} {772 0 0 0-1045 {}}} CYCLES {}}
set a(0-912) {CHI {0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-150 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1002 {}} {258 0 0 0-1001 {}} {258 0 0 0-1000 {}} {130 0 0 0-999 {}} {130 0 0 0-998 {}} {130 0 0 0-997 {}} {130 0 0 0-996 {}} {64 0 0 0-995 {}} {64 0 0 0-911 {}} {774 0 0 0-1176 {}}} SUCCS {{772 0 0 0-1002 {}} {131 0 0 0-1046 {}} {130 0 0 0-1047 {}} {130 0 0 0-1048 {}} {130 0 0 0-1049 {}} {130 0 0 0-1050 {}} {130 0 0 0-1051 {}} {130 0 0 0-1052 {}} {130 0 0 0-1053 {}} {130 0 0 0-1054 {}} {130 0 0 0-1055 {}} {64 0 0 0-913 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-151 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-912 {}}} SUCCS {{259 0 0 0-1047 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-152 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1046 {}} {130 0 0 0-912 {}}} SUCCS {{259 0 0 0-1048 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-153 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1047 {}} {130 0 0 0-912 {}}} SUCCS {{258 0 0 0-1052 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-154 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-912 {}} {774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-1050 {}} {130 0 0 0-1055 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#6 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-155 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-1049 {}} {130 0 0 0-912 {}}} SUCCS {{259 0 0 0-1051 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-156 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1050 {}} {130 0 0 0-912 {}}} SUCCS {{259 0 0 0-1052 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-157 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-1051 {}} {258 0 0 0-1048 {}} {130 0 0 0-912 {}}} SUCCS {{259 0 0 0-1053 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-158 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1052 {}} {130 0 0 0-912 {}}} SUCCS {{259 0 0 0-1054 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-159 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1053 {}} {130 0 0 0-912 {}}} SUCCS {{259 0 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-160 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1054 {}} {130 0 0 0-1053 {}} {130 0 0 0-1052 {}} {130 0 0 0-1051 {}} {130 0 0 0-1050 {}} {130 0 0 0-1049 {}} {130 0 0 0-1048 {}} {130 0 0 0-1047 {}} {130 0 0 0-1046 {}} {130 0 0 0-912 {}}} SUCCS {{128 0 0 0-1064 {}} {64 0 0 0-913 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-161 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.37003054999999996} PREDS {{774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-1057 {}} {130 0 0 0-913 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#7 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-162 LOC {0 1.0 2 0.0 2 0.0 3 0.37003054999999996} PREDS {{259 0 0 0-1056 {}}} SUCCS {{259 0 0 0-1058 {}} {130 0 0 0-913 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-163 LOC {0 1.0 2 0.37003054999999996 2 0.37003054999999996 3 0.37003054999999996} PREDS {{259 0 0 0-1057 {}}} SUCCS {{259 0 0 0-1059 {}} {130 0 0 0-913 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-164 LOC {1 0.18687499999999999 2 0.37003054999999996 2 0.37003054999999996 2 0.8437498775 3 0.8437498775} PREDS {{259 0 0 0-1058 {}} {258 0 0 0-931 {}}} SUCCS {{259 0 0 0-1060 {}} {258 0 0 0-1062 {}} {130 0 0 0-913 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-165 LOC {1 0.6605944499999999 2 0.84375 2 0.84375 3 0.84375} PREDS {{259 0 0 0-1059 {}}} SUCCS {{259 0 0.750 0-1061 {}} {130 0 0 0-913 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-166 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-1060 {}}} SUCCS {{258 0 0 0-913 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-167 LOC {1 0.6605944499999999 2 0.84375 2 0.84375 3 0.84375} PREDS {{258 0 0 0-1059 {}}} SUCCS {{259 0 0.750 0-1063 {}} {130 0 0 0-913 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-168 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-1062 {}}} SUCCS {{258 0 0 0-913 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-169 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-1055 {}} {772 0 0 0-913 {}}} SUCCS {{259 0 0 0-913 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.61875} PREDS {{774 0 0 0-1113 {}}} SUCCS {{259 0 0 0-1066 {}} {130 0 0 0-1112 {}} {256 0 0 0-1113 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#3)(11-1) TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-171 LOC {0 1.0 1 0.0 1 0.0 1 0.61875} PREDS {{259 0 0 0-1065 {}}} SUCCS {{258 0 0 0-1070 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.61875} PREDS {} SUCCS {{259 0 0 0-1068 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#8 TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-173 LOC {0 1.0 1 0.0 1 0.0 1 0.61875} PREDS {{259 0 0 0-1067 {}}} SUCCS {{259 0 0 0-1069 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-174 LOC {0 1.0 1 0.61875 1 0.61875 1 0.61875} PREDS {{259 0 0 0-1068 {}}} SUCCS {{259 0 0 0-1070 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-175 LOC {1 0.0 1 0.61875 1 0.61875 1 0.7499998750000001 1 0.7499998750000001} PREDS {{259 0 0 0-1069 {}} {258 0 0 0-1066 {}}} SUCCS {{258 0 0 0-1073 {}} {258 0 0 0-1091 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-1113 {}}} SUCCS {{259 0 0 0-1072 {}} {130 0 0 0-1112 {}} {256 0 0 0-1113 {}}} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#3)(0)#1 TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-177 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-1071 {}}} SUCCS {{259 0 0 0-1073 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-178 LOC {1 0.13125 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-1072 {}} {258 0 0 0-1070 {}}} SUCCS {{259 0 1.500 0-1074 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-179 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1073 {}} {774 0 1.500 0-1105 {}} {774 0 1.500 0-1092 {}}} SUCCS {{258 0 0 0-1084 {}} {256 0 0 0-1092 {}} {258 0 0 0-1094 {}} {256 0 0 0-1105 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1075) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4875} PREDS {} SUCCS {{259 0 0 0-1076 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#9 TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-181 LOC {0 1.0 1 0.0 1 0.0 1 0.4875} PREDS {{259 0 0 0-1075 {}}} SUCCS {{259 0 0 0-1077 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-182 LOC {0 1.0 1 0.4875 1 0.4875 1 0.4875} PREDS {{259 0 0 0-1076 {}}} SUCCS {{258 0 0 0-1079 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-183 LOC {0 1.0 1 0.4875 1 0.4875 1 0.4875} PREDS {} SUCCS {{259 0 0 0-1079 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-184 LOC {1 0.0 1 0.4875 1 0.4875 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-1078 {}} {258 0 0 0-1077 {}}} SUCCS {{258 0 0 0-1082 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-1113 {}}} SUCCS {{259 0 0 0-1081 {}} {130 0 0 0-1112 {}} {256 0 0 0-1113 {}}} CYCLES {}}
set a(0-1081) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-186 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1080 {}}} SUCCS {{259 0 0 0-1082 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-187 LOC {1 0.129375 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-1081 {}} {258 0 0 0-1079 {}}} SUCCS {{259 0 1.500 0-1083 {}} {258 0 1.500 0-1105 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-188 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1082 {}} {774 0 1.500 0-1105 {}} {774 0 1.500 0-1092 {}}} SUCCS {{259 0 0 0-1084 {}} {256 0 0 0-1092 {}} {258 0 0 0-1093 {}} {256 0 0 0-1105 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1084) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-189 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1083 {}} {258 0 0 0-1074 {}}} SUCCS {{259 0 0 0-1085 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1085) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-190 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1084 {}} {128 0 0 0-1087 {}}} SUCCS {{258 0 0 0-1087 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1086) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-191 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1087 {}}} SUCCS {{259 0 0 0-1087 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1087) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-192 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1086 {}} {258 0 0 0-1085 {}}} SUCCS {{128 0 0 0-1085 {}} {128 0 0 0-1086 {}} {259 0 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-193 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-1087 {}}} SUCCS {{258 0 1.500 0-1092 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1089) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-1113 {}}} SUCCS {{259 0 0 0-1090 {}} {130 0 0 0-1112 {}} {256 0 0 0-1113 {}}} CYCLES {}}
set a(0-1090) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#3)(0) TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-195 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-1089 {}}} SUCCS {{259 0 0 0-1091 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1091) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-196 LOC {1 0.13125 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-1090 {}} {258 0 0 0-1070 {}}} SUCCS {{259 0 1.500 0-1092 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1092) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-197 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1092 {}} {259 0 1.500 0-1091 {}} {258 0 1.500 0-1088 {}} {256 0 0 0-1083 {}} {256 0 0 0-1074 {}} {774 0 0 0-1105 {}}} SUCCS {{774 0 1.500 0-1074 {}} {774 0 1.500 0-1083 {}} {774 0 0 0-1092 {}} {258 0 0 0-1105 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1093) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-198 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1083 {}}} SUCCS {{259 0 0 0-1094 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1094) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-199 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1093 {}} {258 0 0 0-1074 {}}} SUCCS {{259 0 0 0-1095 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1095) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-200 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1094 {}} {128 0 0 0-1097 {}}} SUCCS {{258 0 0 0-1097 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1096) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-201 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1097 {}}} SUCCS {{259 0 0 0-1097 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1097) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-202 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1096 {}} {258 0 0 0-1095 {}}} SUCCS {{128 0 0 0-1095 {}} {128 0 0 0-1096 {}} {259 0 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-203 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1097 {}}} SUCCS {{259 0 0 0-1099 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1099) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-204 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1098 {}} {128 0 0 0-1103 {}}} SUCCS {{258 0 0 0-1103 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1100) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-205 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1103 {}}} SUCCS {{258 0 0 0-1103 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1101) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-206 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1103 {}}} SUCCS {{258 0 0 0-1103 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1102) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-207 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1103 {}}} SUCCS {{259 0 0 0-1103 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1103) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-208 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1102 {}} {258 0 0 0-1101 {}} {258 0 0 0-1100 {}} {258 0 0 0-1099 {}}} SUCCS {{128 0 0 0-1099 {}} {128 0 0 0-1100 {}} {128 0 0 0-1101 {}} {128 0 0 0-1102 {}} {259 0 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-209 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-1103 {}}} SUCCS {{259 0 1.500 0-1105 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-210 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1105 {}} {259 0 1.500 0-1104 {}} {258 0 0 0-1092 {}} {256 0 0 0-1083 {}} {258 0 1.500 0-1082 {}} {256 0 0 0-1074 {}}} SUCCS {{774 0 1.500 0-1074 {}} {774 0 1.500 0-1083 {}} {774 0 0 0-1092 {}} {774 0 0 0-1105 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1106) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-211 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-1113 {}}} SUCCS {{259 0 0 0-1107 {}} {130 0 0 0-1112 {}} {256 0 0 0-1113 {}}} CYCLES {}}
set a(0-1107) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-212 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-1106 {}}} SUCCS {{259 0 0 0-1108 {}} {130 0 0 0-1112 {}} {258 0 0 0-1113 {}}} CYCLES {}}
set a(0-1108) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-213 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-1107 {}}} SUCCS {{259 0 0 0-1109 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1109) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-3:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-214 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-1108 {}}} SUCCS {{259 0 0 0-1110 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1110) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-215 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-1109 {}}} SUCCS {{259 0 0 0-1111 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1111) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not TYPE NOT PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-216 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1110 {}}} SUCCS {{259 0 0 0-1112 {}}} CYCLES {}}
set a(0-1112) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-913 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-217 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1111 {}} {130 0 0 0-1110 {}} {130 0 0 0-1109 {}} {130 0 0 0-1108 {}} {130 0 0 0-1107 {}} {130 0 0 0-1106 {}} {130 0 0 0-1105 {}} {130 0 0 0-1104 {}} {130 0 0 0-1102 {}} {130 0 0 0-1101 {}} {130 0 0 0-1100 {}} {130 0 0 0-1099 {}} {130 0 0 0-1098 {}} {130 0 0 0-1096 {}} {130 0 0 0-1095 {}} {130 0 0 0-1094 {}} {130 0 0 0-1093 {}} {130 0 0 0-1092 {}} {130 0 0 0-1091 {}} {130 0 0 0-1090 {}} {130 0 0 0-1089 {}} {130 0 0 0-1088 {}} {130 0 0 0-1086 {}} {130 0 0 0-1085 {}} {130 0 0 0-1084 {}} {130 0 0 0-1083 {}} {130 0 0 0-1082 {}} {130 0 0 0-1081 {}} {130 0 0 0-1080 {}} {130 0 0 0-1079 {}} {130 0 0 0-1078 {}} {130 0 0 0-1077 {}} {130 0 0 0-1076 {}} {130 0 0 0-1075 {}} {130 0 0 0-1074 {}} {130 0 0 0-1073 {}} {130 0 0 0-1072 {}} {130 0 0 0-1071 {}} {130 0 0 0-1070 {}} {130 0 0 0-1069 {}} {130 0 0 0-1068 {}} {130 0 0 0-1067 {}} {130 0 0 0-1066 {}} {130 0 0 0-1065 {}}} SUCCS {{129 0 0 0-1113 {}}} CYCLES {}}
set a(0-1113) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-913 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1113 {}} {129 0 0 0-1112 {}} {258 0 0 0-1107 {}} {256 0 0 0-1106 {}} {256 0 0 0-1089 {}} {256 0 0 0-1080 {}} {256 0 0 0-1071 {}} {256 0 0 0-1065 {}}} SUCCS {{774 0 0 0-1065 {}} {774 0 0 0-1071 {}} {774 0 0 0-1080 {}} {774 0 0 0-1089 {}} {774 0 0 0-1106 {}} {772 0 0 0-1113 {}}} CYCLES {}}
set a(0-913) {CHI {0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-218 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1064 {}} {258 0 0 0-1063 {}} {130 0 0 0-1062 {}} {258 0 0 0-1061 {}} {130 0 0 0-1060 {}} {130 0 0 0-1059 {}} {130 0 0 0-1058 {}} {130 0 0 0-1057 {}} {130 0 0 0-1056 {}} {64 0 0 0-1055 {}} {64 0 0 0-912 {}} {774 0 0 0-1176 {}}} SUCCS {{772 0 0 0-1064 {}} {131 0 0 0-1114 {}} {130 0 0 0-1115 {}} {130 0 0 0-1116 {}} {130 0 0 0-1117 {}} {130 0 0 0-1118 {}} {130 0 0 0-1119 {}} {130 0 0 0-1120 {}} {130 0 0 0-1121 {}} {130 0 0 0-1122 {}} {64 0 0 0-914 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1114) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-219 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-913 {}}} SUCCS {{259 0 0 0-1115 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1115) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-220 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1114 {}} {130 0 0 0-913 {}}} SUCCS {{259 0 0 0-1116 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1116) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-221 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1115 {}} {130 0 0 0-913 {}}} SUCCS {{258 0 0 0-1119 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1117) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-222 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-913 {}} {774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-1118 {}} {130 0 0 0-1122 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1118) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#11 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-223 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-1117 {}} {130 0 0 0-913 {}}} SUCCS {{259 0 0 0-1119 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1119) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-224 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-1118 {}} {258 0 0 0-1116 {}} {130 0 0 0-913 {}}} SUCCS {{259 0 0 0-1120 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1120) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-225 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1119 {}} {130 0 0 0-913 {}}} SUCCS {{259 0 0 0-1121 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1121) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-226 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1120 {}} {130 0 0 0-913 {}}} SUCCS {{259 0 0 0-1122 {}}} CYCLES {}}
set a(0-1122) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-227 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1121 {}} {130 0 0 0-1120 {}} {130 0 0 0-1119 {}} {130 0 0 0-1118 {}} {130 0 0 0-1117 {}} {130 0 0 0-1116 {}} {130 0 0 0-1115 {}} {130 0 0 0-1114 {}} {130 0 0 0-913 {}}} SUCCS {{128 0 0 0-1129 {}} {64 0 0 0-914 {}}} CYCLES {}}
set a(0-1123) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-228 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.37003054999999996} PREDS {{774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-1124 {}} {130 0 0 0-914 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1124) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#1 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-229 LOC {0 1.0 3 0.0 3 0.0 4 0.37003054999999996} PREDS {{259 0 0 0-1123 {}}} SUCCS {{259 0 0 0-1125 {}} {130 0 0 0-914 {}}} CYCLES {}}
set a(0-1125) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-230 LOC {0 1.0 3 0.37003054999999996 3 0.37003054999999996 4 0.37003054999999996} PREDS {{259 0 0 0-1124 {}}} SUCCS {{259 0 0 0-1126 {}} {130 0 0 0-914 {}}} CYCLES {}}
set a(0-1126) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-231 LOC {1 0.18687499999999999 3 0.37003054999999996 3 0.37003054999999996 3 0.8437498775 4 0.8437498775} PREDS {{259 0 0 0-1125 {}} {258 0 0 0-931 {}}} SUCCS {{259 0 0.750 0-1127 {}} {258 0 0.750 0-1128 {}} {130 0 0 0-914 {}}} CYCLES {}}
set a(0-1127) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-232 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 0.750 0-1126 {}}} SUCCS {{258 0 0 0-914 {}}} CYCLES {}}
set a(0-1128) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-233 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 0.750 0-1126 {}}} SUCCS {{258 0 0 0-914 {}}} CYCLES {}}
set a(0-1129) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-234 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-1122 {}} {772 0 0 0-914 {}}} SUCCS {{259 0 0 0-914 {}}} CYCLES {}}
set a(0-1130) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-235 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-1172 {}}} SUCCS {{259 0 0 0-1131 {}} {130 0 0 0-1171 {}} {256 0 0 0-1172 {}}} CYCLES {}}
set a(0-1131) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:j)(11-0) TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-236 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1130 {}}} SUCCS {{258 0 0 0-1135 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1132) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-237 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {} SUCCS {{259 0 0 0-1133 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1133) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#12 TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-238 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1132 {}}} SUCCS {{259 0 0 0-1134 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1134) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-239 LOC {0 1.0 1 0.616875 1 0.616875 1 0.616875} PREDS {{259 0 0 0-1133 {}}} SUCCS {{259 0 0 0-1135 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1135) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-240 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-1134 {}} {258 0 0 0-1131 {}}} SUCCS {{259 0 1.500 0-1136 {}} {258 0 1.500 0-1151 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1136) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-241 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1135 {}} {774 0 1.500 0-1164 {}} {774 0 1.500 0-1151 {}}} SUCCS {{258 0 0 0-1146 {}} {256 0 0 0-1151 {}} {258 0 0 0-1153 {}} {256 0 0 0-1164 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1137) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-242 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4875} PREDS {} SUCCS {{259 0 0 0-1138 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1138) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#13 TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-243 LOC {0 1.0 1 0.0 1 0.0 1 0.4875} PREDS {{259 0 0 0-1137 {}}} SUCCS {{259 0 0 0-1139 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1139) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-244 LOC {0 1.0 1 0.4875 1 0.4875 1 0.4875} PREDS {{259 0 0 0-1138 {}}} SUCCS {{258 0 0 0-1141 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1140) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-245 LOC {0 1.0 1 0.4875 1 0.4875 1 0.4875} PREDS {} SUCCS {{259 0 0 0-1141 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1141) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 1 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-246 LOC {1 0.0 1 0.4875 1 0.4875 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-1140 {}} {258 0 0 0-1139 {}}} SUCCS {{258 0 0 0-1144 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1142) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-247 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-1172 {}}} SUCCS {{259 0 0 0-1143 {}} {130 0 0 0-1171 {}} {256 0 0 0-1172 {}}} CYCLES {}}
set a(0-1143) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-248 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1142 {}}} SUCCS {{259 0 0 0-1144 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1144) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-249 LOC {1 0.129375 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-1143 {}} {258 0 0 0-1141 {}}} SUCCS {{259 0 1.500 0-1145 {}} {258 0 1.500 0-1164 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1145) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-250 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1144 {}} {774 0 1.500 0-1164 {}} {774 0 1.500 0-1151 {}}} SUCCS {{259 0 0 0-1146 {}} {256 0 0 0-1151 {}} {258 0 0 0-1152 {}} {256 0 0 0-1164 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1146) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-251 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1145 {}} {258 0 0 0-1136 {}}} SUCCS {{259 0 0 0-1147 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1147) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-252 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1146 {}} {128 0 0 0-1149 {}}} SUCCS {{258 0 0 0-1149 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1148) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-253 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1149 {}}} SUCCS {{259 0 0 0-1149 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1149) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-254 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1148 {}} {258 0 0 0-1147 {}}} SUCCS {{128 0 0 0-1147 {}} {128 0 0 0-1148 {}} {259 0 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-255 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-1149 {}}} SUCCS {{259 0 1.500 0-1151 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1151) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-256 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1151 {}} {259 0 1.500 0-1150 {}} {256 0 0 0-1145 {}} {256 0 0 0-1136 {}} {258 0 1.500 0-1135 {}} {774 0 0 0-1164 {}}} SUCCS {{774 0 1.500 0-1136 {}} {774 0 1.500 0-1145 {}} {774 0 0 0-1151 {}} {258 0 0 0-1164 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1152) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-257 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1145 {}}} SUCCS {{259 0 0 0-1153 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1153) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-258 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1152 {}} {258 0 0 0-1136 {}}} SUCCS {{259 0 0 0-1154 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1154) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-259 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1153 {}} {128 0 0 0-1156 {}}} SUCCS {{258 0 0 0-1156 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1155) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-260 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1156 {}}} SUCCS {{259 0 0 0-1156 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1156) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-261 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1155 {}} {258 0 0 0-1154 {}}} SUCCS {{128 0 0 0-1154 {}} {128 0 0 0-1155 {}} {259 0 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-262 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1156 {}}} SUCCS {{259 0 0 0-1158 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1158) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-263 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1157 {}} {128 0 0 0-1162 {}}} SUCCS {{258 0 0 0-1162 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1159) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-264 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1162 {}}} SUCCS {{258 0 0 0-1162 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1160) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-265 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1162 {}}} SUCCS {{258 0 0 0-1162 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1161) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-266 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1162 {}}} SUCCS {{259 0 0 0-1162 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1162) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-267 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1161 {}} {258 0 0 0-1160 {}} {258 0 0 0-1159 {}} {258 0 0 0-1158 {}}} SUCCS {{128 0 0 0-1158 {}} {128 0 0 0-1159 {}} {128 0 0 0-1160 {}} {128 0 0 0-1161 {}} {259 0 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-268 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-1162 {}}} SUCCS {{259 0 1.500 0-1164 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1164) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-269 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1164 {}} {259 0 1.500 0-1163 {}} {258 0 0 0-1151 {}} {256 0 0 0-1145 {}} {258 0 1.500 0-1144 {}} {256 0 0 0-1136 {}}} SUCCS {{774 0 1.500 0-1136 {}} {774 0 1.500 0-1145 {}} {774 0 0 0-1151 {}} {774 0 0 0-1164 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1165) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-270 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-1172 {}}} SUCCS {{259 0 0 0-1166 {}} {130 0 0 0-1171 {}} {256 0 0 0-1172 {}}} CYCLES {}}
set a(0-1166) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-271 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-1165 {}}} SUCCS {{259 0 0 0-1167 {}} {130 0 0 0-1171 {}} {258 0 0 0-1172 {}}} CYCLES {}}
set a(0-1167) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-272 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-1166 {}}} SUCCS {{259 0 0 0-1168 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1168) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-4:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-273 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-1167 {}}} SUCCS {{259 0 0 0-1169 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1169) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-274 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-1168 {}}} SUCCS {{259 0 0 0-1170 {}} {130 0 0 0-1171 {}}} CYCLES {}}
set a(0-1170) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not TYPE NOT PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-275 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1169 {}}} SUCCS {{259 0 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-914 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-276 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1170 {}} {130 0 0 0-1169 {}} {130 0 0 0-1168 {}} {130 0 0 0-1167 {}} {130 0 0 0-1166 {}} {130 0 0 0-1165 {}} {130 0 0 0-1164 {}} {130 0 0 0-1163 {}} {130 0 0 0-1161 {}} {130 0 0 0-1160 {}} {130 0 0 0-1159 {}} {130 0 0 0-1158 {}} {130 0 0 0-1157 {}} {130 0 0 0-1155 {}} {130 0 0 0-1154 {}} {130 0 0 0-1153 {}} {130 0 0 0-1152 {}} {130 0 0 0-1151 {}} {130 0 0 0-1150 {}} {130 0 0 0-1148 {}} {130 0 0 0-1147 {}} {130 0 0 0-1146 {}} {130 0 0 0-1145 {}} {130 0 0 0-1144 {}} {130 0 0 0-1143 {}} {130 0 0 0-1142 {}} {130 0 0 0-1141 {}} {130 0 0 0-1140 {}} {130 0 0 0-1139 {}} {130 0 0 0-1138 {}} {130 0 0 0-1137 {}} {130 0 0 0-1136 {}} {130 0 0 0-1135 {}} {130 0 0 0-1134 {}} {130 0 0 0-1133 {}} {130 0 0 0-1132 {}} {130 0 0 0-1131 {}} {130 0 0 0-1130 {}}} SUCCS {{129 0 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {AREA_SCORE {} NAME asn(VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-914 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1172 {}} {129 0 0 0-1171 {}} {258 0 0 0-1166 {}} {256 0 0 0-1165 {}} {256 0 0 0-1142 {}} {256 0 0 0-1130 {}}} SUCCS {{774 0 0 0-1130 {}} {774 0 0 0-1142 {}} {774 0 0 0-1165 {}} {772 0 0 0-1172 {}}} CYCLES {}}
set a(0-914) {CHI {0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {17990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 17990 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17990 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {179910.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-277 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1129 {}} {258 0 0 0-1128 {}} {258 0 0 0-1127 {}} {130 0 0 0-1126 {}} {130 0 0 0-1125 {}} {130 0 0 0-1124 {}} {130 0 0 0-1123 {}} {64 0 0 0-1122 {}} {64 0 0 0-913 {}} {774 0 0 0-1176 {}}} SUCCS {{772 0 0 0-1129 {}} {131 0 0 0-1173 {}} {130 0 0 0-1174 {}} {130 0 0 0-1175 {}} {130 0 0 0-1176 {}} {130 0 0 0-1177 {}} {130 0 0 0-1178 {}} {130 0 0 0-1179 {}} {130 0 0 0-1180 {}} {130 0 0 0-1181 {}} {130 0 0 0-1182 {}} {130 0 0 0-1183 {}} {130 0 0 0-1184 {}}} CYCLES {}}
set a(0-1173) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-278 LOC {5 1.0 5 1.0 5 1.0 5 1.0 6 0.7431249999999999} PREDS {{131 0 0 0-914 {}} {774 0 0 0-1176 {}}} SUCCS {{259 0 0 0-1174 {}} {256 0 0 0-1176 {}}} CYCLES {}}
set a(0-1174) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#10 TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-279 LOC {5 1.0 5 1.0 5 1.0 6 0.7431249999999999} PREDS {{259 0 0 0-1173 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1175 {}}} CYCLES {}}
set a(0-1175) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-280 LOC {6 0.0 6 0.7431249999999999 6 0.7431249999999999 6 0.868749875 6 0.868749875} PREDS {{259 0 0 0-1174 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1176 {}} {258 0 0 0-1177 {}}} CYCLES {}}
set a(0-1176) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-281 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999 6 1.0} PREDS {{772 0 0 0-1176 {}} {259 0 0 0-1175 {}} {256 0 0 0-1173 {}} {130 0 0 0-914 {}} {256 0 0 0-1123 {}} {256 0 0 0-1117 {}} {256 0 0 0-913 {}} {256 0 0 0-1056 {}} {256 0 0 0-1049 {}} {256 0 0 0-912 {}} {256 0 0 0-996 {}} {256 0 0 0-989 {}} {256 0 0 0-911 {}} {256 0 0 0-932 {}}} SUCCS {{774 0 0 0-932 {}} {774 0 0 0-911 {}} {774 0 0 0-989 {}} {774 0 0 0-996 {}} {774 0 0 0-912 {}} {774 0 0 0-1049 {}} {774 0 0 0-1056 {}} {774 0 0 0-913 {}} {774 0 0 0-1117 {}} {774 0 0 0-1123 {}} {774 0 0 0-914 {}} {774 0 0 0-1173 {}} {772 0 0 0-1176 {}}} CYCLES {}}
set a(0-1177) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-282 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{258 0 0 0-1175 {}} {130 0 0 0-914 {}}} SUCCS {{258 0 0 0-1181 {}}} CYCLES {}}
set a(0-1178) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-283 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1179 {}}} CYCLES {}}
set a(0-1179) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-284 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1178 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1180 {}}} CYCLES {}}
set a(0-1180) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-285 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1179 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-286 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-1180 {}} {258 0 0 0-1177 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-287 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1181 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-288 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1182 {}} {130 0 0 0-914 {}}} SUCCS {{259 0 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-910 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-289 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{772 0 0 0-1184 {}} {259 0 0 0-1183 {}} {130 0 0 0-914 {}} {256 0 0 0-926 {}}} SUCCS {{774 0 0 0-926 {}} {772 0 0 0-1184 {}}} CYCLES {}}
set a(0-910) {CHI {0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-911 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-912 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-913 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-914 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 4 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87380 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1542 TOTAL_CYCLES_IN 15420 TOTAL_CYCLES_UNDER 71960 TOTAL_CYCLES 87380 NAME COMP_LOOP TYPE LOOP DELAY {873810.00 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-290 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-925 {}} {258 0 0 0-924 {}} {258 0 0 0-923 {}} {130 0 0 0-922 {}} {774 0 0 0-1193 {}}} SUCCS {{772 0 0 0-924 {}} {772 0 0 0-925 {}} {131 0 0 0-1185 {}} {130 0 0 0-1186 {}} {130 0 0 0-1187 {}} {130 0 0 0-1188 {}} {130 0 0 0-1189 {}} {130 0 0 0-1190 {}} {130 0 0 0-1191 {}} {130 0 0 0-1192 {}} {256 0 0 0-1193 {}}} CYCLES {}}
set a(0-1185) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-291 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-910 {}} {774 0 0 0-1193 {}}} SUCCS {{259 0 0 0-1186 {}} {130 0 0 0-1192 {}} {256 0 0 0-1193 {}}} CYCLES {}}
set a(0-1186) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-292 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-1185 {}} {130 0 0 0-910 {}}} SUCCS {{259 0 0 0-1187 {}} {130 0 0 0-1192 {}} {258 0 0 0-1193 {}}} CYCLES {}}
set a(0-1187) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-293 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1186 {}} {130 0 0 0-910 {}}} SUCCS {{259 0 0 0-1188 {}} {130 0 0 0-1192 {}}} CYCLES {}}
set a(0-1188) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-294 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1187 {}} {130 0 0 0-910 {}}} SUCCS {{259 0 0 0-1189 {}} {130 0 0 0-1192 {}}} CYCLES {}}
set a(0-1189) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-295 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-1188 {}} {130 0 0 0-910 {}}} SUCCS {{259 0 0 0-1190 {}} {130 0 0 0-1192 {}}} CYCLES {}}
set a(0-1190) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-296 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1189 {}} {130 0 0 0-910 {}}} SUCCS {{259 0 0 0-1191 {}} {130 0 0 0-1192 {}}} CYCLES {}}
set a(0-1191) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-297 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1190 {}} {130 0 0 0-910 {}}} SUCCS {{259 0 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-909 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-298 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1191 {}} {130 0 0 0-1190 {}} {130 0 0 0-1189 {}} {130 0 0 0-1188 {}} {130 0 0 0-1187 {}} {130 0 0 0-1186 {}} {130 0 0 0-1185 {}} {130 0 0 0-910 {}}} SUCCS {{129 0 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-909 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-1193 {}} {129 0 0 0-1192 {}} {258 0 0 0-1186 {}} {256 0 0 0-1185 {}} {256 0 0 0-910 {}} {256 0 0 0-922 {}}} SUCCS {{774 0 0 0-922 {}} {774 0 0 0-910 {}} {774 0 0 0-1185 {}} {772 0 0 0-1193 {}}} CYCLES {}}
set a(0-909) {CHI {0-922 0-923 0-924 0-925 0-910 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87400 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 87380 TOTAL_CYCLES 87400 NAME STAGE_LOOP TYPE LOOP DELAY {874010.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-299 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-921 {}} {130 0 0 0-920 {}} {130 0 0 0-919 {}} {130 0 0 0-917 {}} {130 0 0 0-916 {}} {258 0 0 0-915 {}}} SUCCS {{772 0 0 0-921 {}} {131 0 0 0-1194 {}} {130 0 0 0-1195 {}} {130 0 0 0-1196 {}} {130 0 0 0-1197 {}} {130 0 0 0-1198 {}} {130 0 0 0-1199 {}} {130 0 0 0-1200 {}} {130 0 0 0-1201 {}} {130 0 0 0-1202 {}} {130 0 0 0-1203 {}} {130 0 0 0-1204 {}} {130 0 0 0-1205 {}} {130 0 0 0-1206 {}} {130 0 0 0-1207 {}} {130 0 0 0-1208 {}} {130 0 0 0-1209 {}} {130 0 0 0-1210 {}} {130 0 0 0-1211 {}}} CYCLES {}}
set a(0-1194) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-300 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-909 {}} {130 0 0 0-920 {}}} SUCCS {} CYCLES {}}
set a(0-1195) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-301 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-909 {}} {130 0 0 0-920 {}}} SUCCS {{66 0 0 0-1198 {}} {66 0 0 0-1201 {}} {66 0 0 0-1204 {}} {66 0 0 0-1207 {}} {66 0 0 0-1210 {}}} CYCLES {}}
set a(0-1196) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-302 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-909 {}} {146 0 0 0-920 {}}} SUCCS {} CYCLES {}}
set a(0-1197) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-303 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-909 {}} {128 0 0 0-1198 {}}} SUCCS {{259 0 0 0-1198 {}}} CYCLES {}}
set a(0-1198) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-304 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1198 {}} {259 0 0 0-1197 {}} {66 0 0 0-1195 {}} {130 0 0 0-909 {}} {66 0 0 0-918 {}}} SUCCS {{128 0 0 0-1197 {}} {772 0 0 0-1198 {}} {259 0 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-305 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1198 {}} {130 0 0 0-909 {}}} SUCCS {} CYCLES {}}
set a(0-1200) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-306 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-909 {}} {128 0 0 0-1201 {}}} SUCCS {{259 0 0 0-1201 {}}} CYCLES {}}
set a(0-1201) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-307 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1201 {}} {259 0 0 0-1200 {}} {66 0 0 0-1195 {}} {130 0 0 0-909 {}} {66 0 0 0-918 {}}} SUCCS {{128 0 0 0-1200 {}} {772 0 0 0-1201 {}} {259 0 0 0-1202 {}}} CYCLES {}}
set a(0-1202) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-308 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1201 {}} {130 0 0 0-909 {}}} SUCCS {} CYCLES {}}
set a(0-1203) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-309 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-909 {}} {128 0 0 0-1204 {}}} SUCCS {{259 0 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-310 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1204 {}} {259 0 0 0-1203 {}} {66 0 0 0-1195 {}} {130 0 0 0-909 {}} {66 0 0 0-918 {}} {256 0 0 0-916 {}}} SUCCS {{774 0 0 0-916 {}} {128 0 0 0-1203 {}} {772 0 0 0-1204 {}} {259 0 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-311 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1204 {}} {130 0 0 0-909 {}}} SUCCS {} CYCLES {}}
set a(0-1206) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-312 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-909 {}} {128 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1207 {}}} CYCLES {}}
set a(0-1207) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-313 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1207 {}} {259 0 0 0-1206 {}} {66 0 0 0-1195 {}} {130 0 0 0-909 {}} {66 0 0 0-918 {}} {256 0 0 0-915 {}}} SUCCS {{774 0 0 0-915 {}} {128 0 0 0-1206 {}} {772 0 0 0-1207 {}} {259 0 0 0-1208 {}}} CYCLES {}}
set a(0-1208) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-314 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1207 {}} {130 0 0 0-909 {}}} SUCCS {} CYCLES {}}
set a(0-1209) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-315 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-909 {}} {128 0 0 0-1210 {}}} SUCCS {{259 0 0 0-1210 {}}} CYCLES {}}
set a(0-1210) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-316 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1210 {}} {259 0 0 0-1209 {}} {66 0 0 0-1195 {}} {130 0 0 0-909 {}} {66 0 0 0-918 {}}} SUCCS {{128 0 0 0-1209 {}} {772 0 0 0-1210 {}} {259 0 0 0-1211 {}}} CYCLES {}}
set a(0-1211) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-908 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-317 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1210 {}} {130 0 0 0-909 {}}} SUCCS {} CYCLES {}}
set a(0-908) {CHI {0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-909 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211} ITERATIONS Infinite LATENCY {87397 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87403 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 87400 TOTAL_CYCLES 87403 NAME main TYPE LOOP DELAY {874040.00 ns} PAR 0-907 XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-318 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-907) {CHI 0-908 ITERATIONS Infinite LATENCY {87397 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {87403 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 87403 TOTAL_CYCLES 87403 NAME core:rlp TYPE LOOP DELAY {874040.00 ns} PAR {} XREFS 55c8b15e-6cff-4a14-95bc-081c342479c5-319 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-907-TOTALCYCLES) {87403}
set a(0-907-QMOD) {ccs_in(14,32) 0-915 ccs_in(15,32) 0-916 ccs_sync_in_wait(12) 0-918 mgc_shift_l(1,0,4,11) 0-923 mgc_add(4,0,4,0,4) 0-930 mgc_shift_l(1,0,4,10) 0-931 mgc_mul(9,0,10,0,11) 0-934 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-936 0-1000 0-1061 0-1127} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-938 0-1001 0-1063 0-1128} mgc_add(10,0,9,0,10) 0-943 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-947 0-955 0-964 0-977 0-1009 0-1018 0-1024 0-1037 0-1074 0-1083 0-1092 0-1105 0-1136 0-1145 0-1151 0-1164} mgc_add(11,0,10,0,11) {0-951 0-992 0-1052 0-1070} mgc_add(12,0,11,0,12) {0-954 0-1008 0-1017 0-1082 0-1135 0-1144} mgc_add(32,0,32,0,32) {0-956 0-966 0-979 0-1019 0-1026 0-1039 0-1084 0-1094 0-1107 0-1146 0-1153 0-1166} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-959 0-1022 0-1087 0-1149} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-969 0-1029 0-1097 0-1156} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-975 0-1035 0-1103 0-1162} mgc_add(20,0,1,1,21) {0-981 0-1041 0-1109 0-1168} mgc_mul(10,0,10,0,12) {0-999 0-1059 0-1126} mgc_add(10,0,10,0,11) {0-1014 0-1079 0-1141} mgc_add(9,0,8,0,9) 0-1119 mgc_add(8,0,2,1,9) 0-1175 mgc_add(11,0,11,0,11) 0-1181 mgc_add(4,0,1,1,4) 0-1186 mgc_add(5,0,2,1,5) 0-1189 ccs_sync_out_wait(18) 0-1195 mgc_io_sync(0) {0-1198 0-1201 0-1204 0-1207 0-1210}}
set a(0-907-PROC_NAME) {core}
set a(0-907-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-907}

