Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jun 24 00:12:33 2019
| Host         : rf-Aspire-ES1-572 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/control_unit1/controlador/current_s_reg[0]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/control_unit1/controlador/current_s_reg[1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/control_unit1/controlador/current_s_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/control_unit1/controlador/current_s_reg[3]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/control_unit1/controlador/current_s_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: design_1_i/vga_driver_0/U0/freq_div0/temporal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.367        0.000                      0                  744        0.044        0.000                      0                  744        9.500        0.000                       0                   339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        13.367        0.000                      0                  744        0.044        0.000                      0                  744        9.500        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.087ns (17.098%)  route 5.271ns (82.902%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.858    10.307    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X25Y38         LUT4 (Prop_lut4_I3_O)        0.124    10.431 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue[0]_i_2/O
                         net (fo=45, routed)          1.272    11.703    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_red0
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491    24.883    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[0]/C
                         clock pessimism              0.391    25.274    
                         clock uncertainty           -0.035    25.239    
    SLICE_X30Y29         FDRE (Setup_fdre_C_CE)      -0.169    25.070    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.087ns (17.098%)  route 5.271ns (82.902%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.858    10.307    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X25Y38         LUT4 (Prop_lut4_I3_O)        0.124    10.431 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue[0]_i_2/O
                         net (fo=45, routed)          1.272    11.703    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_red0
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491    24.883    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[1]/C
                         clock pessimism              0.391    25.274    
                         clock uncertainty           -0.035    25.239    
    SLICE_X30Y29         FDRE (Setup_fdre_C_CE)      -0.169    25.070    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.087ns (17.098%)  route 5.271ns (82.902%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.858    10.307    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X25Y38         LUT4 (Prop_lut4_I3_O)        0.124    10.431 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue[0]_i_2/O
                         net (fo=45, routed)          1.272    11.703    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_red0
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491    24.883    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[2]/C
                         clock pessimism              0.391    25.274    
                         clock uncertainty           -0.035    25.239    
    SLICE_X30Y29         FDRE (Setup_fdre_C_CE)      -0.169    25.070    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.087ns (17.098%)  route 5.271ns (82.902%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.858    10.307    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X25Y38         LUT4 (Prop_lut4_I3_O)        0.124    10.431 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue[0]_i_2/O
                         net (fo=45, routed)          1.272    11.703    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_red0
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491    24.883    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X30Y29         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[3]/C
                         clock pessimism              0.391    25.274    
                         clock uncertainty           -0.035    25.239    
    SLICE_X30Y29         FDRE (Setup_fdre_C_CE)      -0.169    25.070    design_1_i/pdi_0/U0/control_unit1/controlador/s_acumulador_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.435ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.087ns (17.382%)  route 5.167ns (82.618%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.886    10.336    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1/O
                         net (fo=28, routed)          1.139    11.599    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491    24.883    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X31Y30         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[0]/C
                         clock pessimism              0.391    25.274    
                         clock uncertainty           -0.035    25.239    
    SLICE_X31Y30         FDRE (Setup_fdre_C_CE)      -0.205    25.034    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 13.435    

Slack (MET) :             13.435ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.087ns (17.382%)  route 5.167ns (82.618%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.886    10.336    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1/O
                         net (fo=28, routed)          1.139    11.599    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491    24.883    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X31Y30         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[1]/C
                         clock pessimism              0.391    25.274    
                         clock uncertainty           -0.035    25.239    
    SLICE_X31Y30         FDRE (Setup_fdre_C_CE)      -0.205    25.034    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 13.435    

Slack (MET) :             13.437ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.087ns (17.379%)  route 5.168ns (82.621%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.886    10.336    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1/O
                         net (fo=28, routed)          1.140    11.600    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.494    24.886    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[6]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    25.037    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                 13.437    

Slack (MET) :             13.437ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.087ns (17.379%)  route 5.168ns (82.621%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.886    10.336    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1/O
                         net (fo=28, routed)          1.140    11.600    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.494    24.886    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[7]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    25.037    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                 13.437    

Slack (MET) :             13.447ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.087ns (17.407%)  route 5.158ns (82.593%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.886    10.336    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1/O
                         net (fo=28, routed)          1.130    11.590    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.494    24.886    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X27Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[2]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X27Y32         FDRE (Setup_fdre_C_CE)      -0.205    25.037    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[2]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                 13.447    

Slack (MET) :             13.447ns  (required time - arrival time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.087ns (17.407%)  route 5.158ns (82.593%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.677     5.345    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.419     5.764 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg[7]/Q
                         net (fo=2, routed)           0.967     6.732    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav_reg_n_0_[7]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.296     7.028 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9/O
                         net (fo=1, routed)           0.433     7.461    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_9_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6/O
                         net (fo=1, routed)           0.741     8.326    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.450 f  design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3/O
                         net (fo=42, routed)          1.886    10.336    design_1_i/pdi_0/U0/control_unit1/controlador/linha_suav[15]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1/O
                         net (fo=28, routed)          1.130    11.590    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_blue[7]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.494    24.886    design_1_i/pdi_0/U0/control_unit1/controlador/clk
    SLICE_X27Y32         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[3]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X27Y32         FDRE (Setup_fdre_C_CE)      -0.205    25.037    design_1_i/pdi_0/U0/control_unit1/controlador/s_grand_red_reg[3]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                 13.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.401%)  route 0.393ns (73.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.477    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X35Y45         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][14]/Q
                         net (fo=16, routed)          0.393     2.011    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[14]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.871     2.030    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.967    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.075%)  route 0.421ns (74.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.477    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][9]/Q
                         net (fo=16, routed)          0.421     2.039    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[9]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.871     2.030    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.967    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.970%)  route 0.447ns (76.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.477    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][10]/Q
                         net (fo=16, routed)          0.447     2.065    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[10]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.870     2.029    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/CLKARDCLK
                         clock pessimism             -0.247     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.966    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.327%)  route 0.463ns (76.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.476    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][2]/Q
                         net (fo=16, routed)          0.463     2.080    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[2]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.871     2.030    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.967    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.538%)  route 0.235ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.476    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][2]/Q
                         net (fo=16, routed)          0.235     1.851    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[2]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.875     2.034    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/CLKARDCLK
                         clock pessimism             -0.480     1.554    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.737    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.925%)  route 0.445ns (73.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.476    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][4]/Q
                         net (fo=16, routed)          0.445     2.085    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[4]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.871     2.030    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.967    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.781%)  route 0.478ns (77.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.476    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][1]/Q
                         net (fo=16, routed)          0.478     2.095    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[1]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.871     2.030    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.967    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.360%)  route 0.236ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.477    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X35Y45         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][13]/Q
                         net (fo=16, routed)          0.236     1.854    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[13]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.877     2.036    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_1/CLKARDCLK
                         clock pessimism             -0.500     1.536    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.719    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.487%)  route 0.241ns (59.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.476    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][4]/Q
                         net (fo=16, routed)          0.241     1.881    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[4]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.875     2.034    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/CLKARDCLK
                         clock pessimism             -0.480     1.554    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.737    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.029%)  route 0.499ns (77.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.477    design_1_i/pdi_0/U0/control_unit1/addr_dly/clk
    SLICE_X35Y45         FDRE                                         r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  design_1_i/pdi_0/U0/control_unit1/addr_dly/int_reg[0][14]/Q
                         net (fo=16, routed)          0.499     2.117    design_1_i/vga_driver_0/U0/video_mem_0/w_addr[14]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.870     2.029    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_6/CLKARDCLK
                         clock pessimism             -0.247     1.783    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.966    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y13  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y14  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y32  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y32  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y32  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y32  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y32  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y32  design_1_i/pdi_0/U0/control_unit1/controlador/contador_de_pulsos_brilho_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y34  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y34  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y34  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y34  design_1_i/pdi_0/U0/control_unit1/controlador/brilho_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y39  design_1_i/pdi_0/U0/control_unit1/controlador/coluna_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y41  design_1_i/pdi_0/U0/control_unit1/controlador/coluna_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y41  design_1_i/pdi_0/U0/control_unit1/controlador/coluna_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y42  design_1_i/pdi_0/U0/control_unit1/controlador/coluna_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y42  design_1_i/pdi_0/U0/control_unit1/controlador/coluna_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y42  design_1_i/pdi_0/U0/control_unit1/controlador/coluna_reg[14]/C



