
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035646                       # Number of seconds simulated
sim_ticks                                 35646220431                       # Number of ticks simulated
final_tick                               562612583616                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83961                       # Simulator instruction rate (inst/s)
host_op_rate                                   105829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2720802                       # Simulator tick rate (ticks/s)
host_mem_usage                               16879764                       # Number of bytes of host memory used
host_seconds                                 13101.36                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1386509642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1993216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1995008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       419072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            419072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        15572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15586                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3274                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3274                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        50272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     55916615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55966887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        50272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11756422                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11756422                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11756422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        50272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     55916615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67723309                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 85482544                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31078436                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25257218                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2116609                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      12983619                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12145113                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3278086                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89577                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     31164260                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              172274165                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31078436                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15423199                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              37903470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11372377                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6274171                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          15265357                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        911706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     84550780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.517671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.306389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46647310     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3322870      3.93%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2696240      3.19%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          6548384      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1786355      2.11%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2277396      2.69%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1639379      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           920929      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18711917     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     84550780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363565                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.015314                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         32605584                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6083077                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          36449358                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        246060                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9166699                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5309614                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         42508                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      205999790                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         82393                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9166699                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         34996145                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1349108                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1209645                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34247954                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3581227                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      198727304                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         31033                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1482005                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1114242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1235                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    278158562                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     927745988                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    927745988                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        107463013                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        40471                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22621                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           9821904                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18535959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9437915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       146037                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2703870                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          187973777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        38900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         149372920                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       286571                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     64872386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    198095930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5832                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     84550780                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.766665                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.889612                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29248456     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18321059     21.67%     56.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11775435     13.93%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8847416     10.46%     80.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7663173      9.06%     89.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3950776      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3384753      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       634043      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       725669      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     84550780                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          873480     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              7      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         178771     14.52%     85.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        179041     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     124440919     83.31%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2126594      1.42%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14819342      9.92%     94.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7969531      5.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      149372920                       # Type of FU issued
system.switch_cpus.iq.rate                   1.747408                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1231299                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008243                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    384814488                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    252885696                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    145575675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      150604219                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       558761                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7301991                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2746                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2412139                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9166699                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          539731                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         80478                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    188012677                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       406895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18535959                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9437915                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22366                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          72262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1262612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1192997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2455609                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     147002028                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13912494                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2370890                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21663944                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20737972                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7751450                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.719673                       # Inst execution rate
system.switch_cpus.iew.wb_sent              145672039                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             145575675                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          94872582                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         267852341                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.702987                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354197                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     65204040                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2120911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75384081                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.629116                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.142260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29156934     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20963311     27.81%     66.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8536267     11.32%     77.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4798255      6.37%     84.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3906619      5.18%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1578260      2.09%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1873413      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       947605      1.26%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3623417      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75384081                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809435                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3623417                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            259774139                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           385199577                       # The number of ROB writes
system.switch_cpus.timesIdled                   42099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  931764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.854825                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.854825                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.169829                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.169829                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        661328572                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       201150640                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       190083171                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                          15586                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           815431                       # Total number of references to valid blocks.
system.l2.sampled_refs                          31970                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.506131                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           870.171304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.440846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4190.507229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.305172                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           11311.575450                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.053111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.255768                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000019                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.690404                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        57203                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   57203                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21455                       # number of Writeback hits
system.l2.Writeback_hits::total                 21455                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         57203                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57203                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        57203                       # number of overall hits
system.l2.overall_hits::total                   57203                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        15572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15586                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15586                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15572                       # number of overall misses
system.l2.overall_misses::total                 15586                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       627497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    676993108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       677620605                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       627497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    676993108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        677620605                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       627497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    676993108                       # number of overall miss cycles
system.l2.overall_miss_latency::total       677620605                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        72775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72789                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21455                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21455                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        72775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72789                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        72775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72789                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.213975                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214126                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.213975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214126                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.213975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214126                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 44821.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 43475.026201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 43476.235404                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 44821.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 43475.026201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43476.235404                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 44821.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 43475.026201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43476.235404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3274                       # number of writebacks
system.l2.writebacks::total                      3274                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        15572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15586                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15586                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15586                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       547396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    586146745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    586694141                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       547396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    586146745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    586694141                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       547396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    586146745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    586694141                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.213975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214126                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.213975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.213975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214126                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39099.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 37641.070190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 37642.380405                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39099.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 37641.070190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 37642.380405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39099.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 37641.070190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37642.380405                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                496.996094                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015272958                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    497                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042802.732394                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.996094                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022430                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.796468                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15265341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15265341                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15265341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15265341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15265341                       # number of overall hits
system.cpu.icache.overall_hits::total        15265341                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       790303                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       790303                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       790303                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       790303                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       790303                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       790303                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15265357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15265357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15265357                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15265357                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15265357                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15265357                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 49393.937500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49393.937500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 49393.937500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49393.937500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 49393.937500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49393.937500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       641497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       641497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       641497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       641497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       641497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       641497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 45821.214286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45821.214286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 45821.214286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45821.214286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 45821.214286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45821.214286                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  72775                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                180564370                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  73031                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2472.434583                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.508087                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.491913                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900422                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099578                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10572676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10572676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        21971                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        21971                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17565381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17565381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17565381                       # number of overall hits
system.cpu.dcache.overall_hits::total        17565381                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       151978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151978                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       151978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         151978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       151978                       # number of overall misses
system.cpu.dcache.overall_misses::total        151978                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4375604243                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4375604243                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4375604243                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4375604243                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4375604243                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4375604243                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10724654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10724654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        21971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17717359                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17717359                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17717359                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17717359                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014171                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008578                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28791.037144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28791.037144                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28791.037144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28791.037144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28791.037144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28791.037144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21455                       # number of writebacks
system.cpu.dcache.writebacks::total             21455                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79203                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        79203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        79203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79203                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        72775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72775                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        72775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        72775                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72775                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1144066399                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1144066399                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1144066399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1144066399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1144066399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1144066399                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15720.596345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15720.596345                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15720.596345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15720.596345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15720.596345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15720.596345                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
