/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/bgm.v:2009.1-2337.10" *)
module fpu_add(clk, opa, opb, out, control);
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _000_;
  (* src = "../vtr/verilog/bgm.v:2319.2-2320.28" *)
  wire _001_;
  (* src = "../vtr/verilog/bgm.v:2203.2-2204.25" *)
  wire [7:0] _002_;
  (* src = "../vtr/verilog/bgm.v:2260.2-2261.27" *)
  wire _003_;
  (* src = "../vtr/verilog/bgm.v:2263.2-2264.30" *)
  wire _004_;
  (* src = "../vtr/verilog/bgm.v:2086.2-2089.5" *)
  wire [2:0] _005_;
  (* src = "../vtr/verilog/bgm.v:2110.2-2111.24" *)
  wire [2:0] _006_;
  (* src = "../vtr/verilog/bgm.v:2113.2-2114.27" *)
  wire [2:0] _007_;
  (* src = "../vtr/verilog/bgm.v:2116.2-2117.27" *)
  wire [2:0] _008_;
  (* src = "../vtr/verilog/bgm.v:2184.2-2185.40" *)
  wire [27:0] _009_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _010_;
  (* src = "../vtr/verilog/bgm.v:2285.2-2286.26" *)
  wire _011_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _012_;
  (* src = "../vtr/verilog/bgm.v:2308.2-2309.132" *)
  wire _013_;
  (* src = "../vtr/verilog/bgm.v:2316.2-2317.47" *)
  wire _014_;
  (* src = "../vtr/verilog/bgm.v:2207.2-2208.27" *)
  wire [30:0] _015_;
  (* src = "../vtr/verilog/bgm.v:2095.2-2096.17" *)
  wire [31:0] _016_;
  (* src = "../vtr/verilog/bgm.v:2214.2-2215.26" *)
  wire _017_;
  (* src = "../vtr/verilog/bgm.v:2217.2-2218.24" *)
  wire _018_;
  (* src = "../vtr/verilog/bgm.v:2098.2-2099.17" *)
  wire [31:0] _019_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire [31:0] _020_;
  (* src = "../vtr/verilog/bgm.v:2272.2-2273.67" *)
  wire [30:0] _021_;
  (* src = "../vtr/verilog/bgm.v:2278.2-2281.19" *)
  wire _022_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _023_;
  (* src = "../vtr/verilog/bgm.v:2291.2-2292.37" *)
  wire _024_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _025_;
  (* src = "../vtr/verilog/bgm.v:2305.2-2306.60" *)
  wire _026_;
  (* src = "../vtr/verilog/bgm.v:2101.2-2102.22" *)
  wire [1:0] _027_;
  (* src = "../vtr/verilog/bgm.v:2104.2-2105.25" *)
  wire [1:0] _028_;
  (* src = "../vtr/verilog/bgm.v:2107.2-2108.25" *)
  wire [1:0] _029_;
  (* src = "../vtr/verilog/bgm.v:2222.2-2223.49" *)
  wire _030_;
  (* src = "../vtr/verilog/bgm.v:2168.2-2169.30" *)
  wire _031_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _032_;
  (* src = "../vtr/verilog/bgm.v:2299.2-2300.23" *)
  wire _033_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _034_;
  (* src = "../vtr/verilog/bgm.v:2296.2-2297.38" *)
  wire _035_;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  wire _036_;
  (* src = "../vtr/verilog/bgm.v:2313.2-2314.34" *)
  wire _037_;
  (* src = "../vtr/verilog/bgm.v:2270.6-2270.25" *)
  wire _038_;
  (* src = "../vtr/verilog/bgm.v:2283.20-2283.83" *)
  wire _039_;
  (* src = "../vtr/verilog/bgm.v:2289.25-2289.64" *)
  wire _040_;
  (* src = "../vtr/verilog/bgm.v:2294.26-2294.66" *)
  wire _041_;
  (* src = "../vtr/verilog/bgm.v:2306.37-2306.56" *)
  wire _042_;
  (* src = "../vtr/verilog/bgm.v:2309.40-2309.74" *)
  wire _043_;
  (* src = "../vtr/verilog/bgm.v:2309.91-2309.110" *)
  wire _044_;
  (* src = "../vtr/verilog/bgm.v:2309.81-2309.111" *)
  wire _045_;
  (* src = "../vtr/verilog/bgm.v:2309.81-2309.127" *)
  wire _046_;
  (* src = "../vtr/verilog/bgm.v:2309.16-2309.130" *)
  wire _047_;
  (* src = "../vtr/verilog/bgm.v:2311.28-2311.65" *)
  wire _048_;
  (* src = "../vtr/verilog/bgm.v:2317.18-2317.46" *)
  wire _049_;
  (* src = "../vtr/verilog/bgm.v:2223.14-2223.28" *)
  wire _050_;
  (* src = "../vtr/verilog/bgm.v:2317.29-2317.46" *)
  wire _051_;
  (* src = "../vtr/verilog/bgm.v:2151.19-2151.32" *)
  wire _052_;
  (* src = "../vtr/verilog/bgm.v:2223.32-2223.39" *)
  wire _053_;
  (* src = "../vtr/verilog/bgm.v:2270.14-2270.25" *)
  wire _054_;
  (* src = "../vtr/verilog/bgm.v:2276.20-2276.29" *)
  wire _055_;
  (* src = "../vtr/verilog/bgm.v:2283.57-2283.83" *)
  wire _056_;
  (* src = "../vtr/verilog/bgm.v:2289.38-2289.64" *)
  wire _057_;
  (* src = "../vtr/verilog/bgm.v:2294.40-2294.66" *)
  wire _058_;
  (* src = "../vtr/verilog/bgm.v:2306.45-2306.56" *)
  wire _059_;
  (* src = "../vtr/verilog/bgm.v:2309.16-2309.34" *)
  wire _060_;
  (* src = "../vtr/verilog/bgm.v:2309.58-2309.74" *)
  wire _061_;
  (* src = "../vtr/verilog/bgm.v:2309.99-2309.110" *)
  wire _062_;
  (* src = "../vtr/verilog/bgm.v:2309.89-2309.111" *)
  wire _063_;
  (* src = "../vtr/verilog/bgm.v:2309.114-2309.127" *)
  wire _064_;
  (* src = "../vtr/verilog/bgm.v:2311.39-2311.65" *)
  wire _065_;
  (* src = "../vtr/verilog/bgm.v:2317.18-2317.26" *)
  wire _066_;
  (* src = "../vtr/verilog/bgm.v:2269.24-2269.39" *)
  wire _067_;
  (* src = "../vtr/verilog/bgm.v:2269.23-2270.26" *)
  wire _068_;
  (* src = "../vtr/verilog/bgm.v:2273.22-2273.36" *)
  wire _069_;
  (* src = "../vtr/verilog/bgm.v:2273.22-2273.45" *)
  wire _070_;
  (* src = "../vtr/verilog/bgm.v:2279.20-2279.35" *)
  wire _071_;
  (* src = "../vtr/verilog/bgm.v:2279.20-2279.43" *)
  wire _072_;
  (* src = "../vtr/verilog/bgm.v:2283.21-2283.39" *)
  wire _073_;
  (* src = "../vtr/verilog/bgm.v:2283.21-2283.53" *)
  wire _074_;
  (* src = "../vtr/verilog/bgm.v:2283.59-2283.74" *)
  wire _075_;
  (* src = "../vtr/verilog/bgm.v:2283.59-2283.82" *)
  wire _076_;
  (* src = "../vtr/verilog/bgm.v:2289.40-2289.55" *)
  wire _077_;
  (* src = "../vtr/verilog/bgm.v:2289.40-2289.63" *)
  wire _078_;
  (* src = "../vtr/verilog/bgm.v:2294.42-2294.56" *)
  wire _079_;
  (* src = "../vtr/verilog/bgm.v:2294.42-2294.65" *)
  wire _080_;
  (* src = "../vtr/verilog/bgm.v:2306.18-2306.33" *)
  wire _081_;
  (* src = "../vtr/verilog/bgm.v:2306.18-2306.57" *)
  wire _082_;
  (* src = "../vtr/verilog/bgm.v:2309.18-2309.33" *)
  wire _083_;
  (* src = "../vtr/verilog/bgm.v:2309.38-2309.128" *)
  wire _084_;
  (* src = "../vtr/verilog/bgm.v:2311.41-2311.55" *)
  wire _085_;
  (* src = "../vtr/verilog/bgm.v:2311.41-2311.64" *)
  wire _086_;
  (* src = "../vtr/verilog/bgm.v:2309.41-2309.54" *)
  wire _087_;
  (* src = "../vtr/verilog/bgm.v:2276.22-2276.28" *)
  wire _088_;
  (* src = "../vtr/verilog/bgm.v:2309.60-2309.72" *)
  wire _089_;
  (* src = "../vtr/verilog/bgm.v:2223.13-2223.48" *)
  wire _090_;
  (* src = "../vtr/verilog/bgm.v:2269.21-2270.42" *)
  wire [30:0] _091_;
  (* src = "../vtr/verilog/bgm.v:2273.21-2273.66" *)
  wire [30:0] _092_;
  (* src = "../vtr/verilog/bgm.v:2279.19-2281.18" *)
  wire _093_;
  (* src = "../vtr/verilog/bgm.v:2280.7-2281.18" *)
  wire _094_;
  (* src = "../vtr/verilog/bgm.v:2035.14-2035.17" *)
  wire [30:0] INF;
  (* src = "../vtr/verilog/bgm.v:2037.14-2037.18" *)
  wire [30:0] QNAN;
  (* src = "../vtr/verilog/bgm.v:2039.14-2039.18" *)
  wire [30:0] SNAN;
  (* src = "../vtr/verilog/bgm.v:2150.7-2150.16" *)
  wire add_input;
  (* src = "../vtr/verilog/bgm.v:2015.9-2015.12" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/bgm.v:2171.7-2171.11" *)
  wire co_d;
  (* src = "../vtr/verilog/bgm.v:2080.13-2080.20" *)
  wire [7:0] contorl;
  (* src = "../vtr/verilog/bgm.v:2027.15-2027.22" *)
  output [7:0] control;
  wire [7:0] control;
  (* src = "../vtr/verilog/bgm.v:2050.7-2050.18" *)
  reg div_by_zero;
  (* src = "../vtr/verilog/bgm.v:2078.7-2078.21" *)
  reg div_by_zero_o1;
  (* src = "../vtr/verilog/bgm.v:2054.13-2054.21" *)
  wire [7:0] exp_fasu;
  (* src = "../vtr/verilog/bgm.v:2055.12-2055.17" *)
  reg [7:0] exp_r;
  (* src = "../vtr/verilog/bgm.v:2201.8-2201.20" *)
  wire f2i_out_sign;
  (* src = "../vtr/verilog/bgm.v:2148.7-2148.14" *)
  wire fasu_op;
  (* src = "../vtr/verilog/bgm.v:2250.7-2250.17" *)
  reg fasu_op_r1;
  (* src = "../vtr/verilog/bgm.v:2250.19-2250.29" *)
  reg fasu_op_r2;
  (* src = "../vtr/verilog/bgm.v:2046.12-2046.18" *)
  reg [2:0] fpu_op;
  (* src = "../vtr/verilog/bgm.v:2066.12-2066.21" *)
  reg [2:0] fpu_op_r1;
  (* src = "../vtr/verilog/bgm.v:2066.23-2066.32" *)
  reg [2:0] fpu_op_r2;
  (* src = "../vtr/verilog/bgm.v:2067.4-2067.13" *)
  reg [2:0] fpu_op_r3;
  (* src = "../vtr/verilog/bgm.v:2194.14-2194.26" *)
  wire [47:0] fract_denorm;
  (* src = "../vtr/verilog/bgm.v:2199.13-2199.22" *)
  wire [47:0] fract_i2f;
  (* src = "../vtr/verilog/bgm.v:2056.14-2056.25" *)
  wire [26:0] fract_out_d;
  (* src = "../vtr/verilog/bgm.v:2058.13-2058.24" *)
  reg [27:0] fract_out_q;
  (* src = "../vtr/verilog/bgm.v:2053.14-2053.20" *)
  wire [26:0] fracta;
  (* src = "../vtr/verilog/bgm.v:2053.22-2053.28" *)
  wire [26:0] fractb;
  (* src = "../vtr/verilog/bgm.v:2123.15-2123.20" *)
  wire ind_d;
  (* src = "../vtr/verilog/bgm.v:2063.7-2063.10" *)
  reg ine;
  (* src = "../vtr/verilog/bgm.v:2192.8-2192.13" *)
  wire ine_d;
  (* src = "../vtr/verilog/bgm.v:2255.8-2255.16" *)
  wire ine_fasu;
  (* src = "../vtr/verilog/bgm.v:2075.7-2075.13" *)
  reg ine_o1;
  (* src = "../vtr/verilog/bgm.v:2062.7-2062.10" *)
  reg inf;
  (* src = "../vtr/verilog/bgm.v:2123.8-2123.13" *)
  wire inf_d;
  (* src = "../vtr/verilog/bgm.v:2074.7-2074.13" *)
  reg inf_o1;
  (* src = "../vtr/verilog/bgm.v:2146.8-2146.18" *)
  wire nan_sign_d;
  (* src = "../vtr/verilog/bgm.v:2018.15-2018.18" *)
  input [31:0] opa;
  wire [31:0] opa;
  (* src = "../vtr/verilog/bgm.v:2124.8-2124.14" *)
  wire opa_00;
  (* src = "../vtr/verilog/bgm.v:2126.8-2126.14" *)
  wire opa_dn;
  (* src = "../vtr/verilog/bgm.v:2125.8-2125.15" *)
  wire opa_inf;
  (* src = "../vtr/verilog/bgm.v:2123.38-2123.45" *)
  wire opa_nan;
  (* src = "../vtr/verilog/bgm.v:2257.7-2257.16" *)
  reg opa_nan_r;
  (* src = "../vtr/verilog/bgm.v:2048.13-2048.18" *)
  reg [31:0] opa_r;
  (* src = "../vtr/verilog/bgm.v:2198.13-2198.19" *)
  reg [30:0] opa_r1;
  (* src = "../vtr/verilog/bgm.v:2200.7-2200.14" *)
  reg opas_r1;
  (* src = "../vtr/verilog/bgm.v:2200.16-2200.23" *)
  reg opas_r2;
  (* src = "../vtr/verilog/bgm.v:2018.20-2018.23" *)
  input [31:0] opb;
  wire [31:0] opb;
  (* src = "../vtr/verilog/bgm.v:2124.16-2124.22" *)
  wire opb_00;
  (* src = "../vtr/verilog/bgm.v:2126.16-2126.22" *)
  wire opb_dn;
  (* src = "../vtr/verilog/bgm.v:2125.17-2125.24" *)
  wire opb_inf;
  (* src = "../vtr/verilog/bgm.v:2123.47-2123.54" *)
  wire opb_nan;
  (* src = "../vtr/verilog/bgm.v:2048.20-2048.25" *)
  reg [31:0] opb_r;
  (* src = "../vtr/verilog/bgm.v:2019.16-2019.19" *)
  output [31:0] out;
  reg [31:0] out;
  (* src = "../vtr/verilog/bgm.v:2059.14-2059.19" *)
  wire [30:0] out_d;
  (* src = "../vtr/verilog/bgm.v:2254.8-2254.16" *)
  wire out_d_00;
  (* src = "../vtr/verilog/bgm.v:2251.14-2251.23" *)
  wire [30:0] out_fixed;
  (* src = "../vtr/verilog/bgm.v:2073.13-2073.19" *)
  reg [31:0] out_o1;
  (* src = "../vtr/verilog/bgm.v:2252.8-2252.24" *)
  wire output_zero_fasu;
  (* src = "../vtr/verilog/bgm.v:2061.7-2061.15" *)
  reg overflow;
  (* src = "../vtr/verilog/bgm.v:2060.8-2060.18" *)
  wire overflow_d;
  (* src = "../vtr/verilog/bgm.v:2253.8-2253.21" *)
  wire overflow_fasu;
  (* src = "../vtr/verilog/bgm.v:2076.7-2076.18" *)
  reg overflow_o1;
  (* src = "../vtr/verilog/bgm.v:2062.18-2062.22" *)
  reg qnan;
  (* src = "../vtr/verilog/bgm.v:2123.22-2123.28" *)
  wire qnan_d;
  (* src = "../vtr/verilog/bgm.v:2074.24-2074.31" *)
  reg qnan_o1;
  (* src = "../vtr/verilog/bgm.v:2146.20-2146.38" *)
  wire result_zero_sign_d;
  (* src = "../vtr/verilog/bgm.v:2082.13-2082.18" *)
  wire [1:0] rmode;
  (* src = "../vtr/verilog/bgm.v:2064.12-2064.20" *)
  reg [1:0] rmode_r1;
  (* src = "../vtr/verilog/bgm.v:2064.22-2064.30" *)
  reg [1:0] rmode_r2;
  (* src = "../vtr/verilog/bgm.v:2065.4-2065.12" *)
  reg [1:0] rmode_r3;
  (* src = "../vtr/verilog/bgm.v:2197.7-2197.11" *)
  reg sign;
  (* src = "../vtr/verilog/bgm.v:2196.8-2196.14" *)
  wire sign_d;
  (* src = "../vtr/verilog/bgm.v:2052.8-2052.17" *)
  wire sign_fasu;
  (* src = "../vtr/verilog/bgm.v:2147.7-2147.18" *)
  reg sign_fasu_r;
  (* src = "../vtr/verilog/bgm.v:2062.12-2062.16" *)
  reg snan;
  (* src = "../vtr/verilog/bgm.v:2123.30-2123.36" *)
  wire snan_d;
  (* src = "../vtr/verilog/bgm.v:2074.15-2074.22" *)
  reg snan_o1;
  (* src = "../vtr/verilog/bgm.v:2061.17-2061.26" *)
  reg underflow;
  (* src = "../vtr/verilog/bgm.v:2060.20-2060.31" *)
  wire underflow_d;
  (* src = "../vtr/verilog/bgm.v:2256.8-2256.22" *)
  wire underflow_fasu;
  (* src = "../vtr/verilog/bgm.v:2076.20-2076.32" *)
  reg underflow_o1;
  (* src = "../vtr/verilog/bgm.v:2047.7-2047.11" *)
  reg zero;
  (* src = "../vtr/verilog/bgm.v:2077.7-2077.14" *)
  reg zero_o1;
  assign _038_ = ind_d & (* src = "../vtr/verilog/bgm.v:2270.6-2270.25" *) _054_;
  assign _039_ = _074_ & (* src = "../vtr/verilog/bgm.v:2283.20-2283.83" *) _056_;
  assign _040_ = overflow_d & (* src = "../vtr/verilog/bgm.v:2289.25-2289.64" *) _057_;
  assign _041_ = underflow_d & (* src = "../vtr/verilog/bgm.v:2294.26-2294.66" *) _058_;
  assign _042_ = ind_d & (* src = "../vtr/verilog/bgm.v:2306.37-2306.56" *) _059_;
  assign _043_ = _087_ & (* src = "../vtr/verilog/bgm.v:2309.40-2309.74" *) _061_;
  assign _044_ = ind_d & (* src = "../vtr/verilog/bgm.v:2309.91-2309.110" *) _062_;
  assign _045_ = inf_d & (* src = "../vtr/verilog/bgm.v:2309.81-2309.111" *) _063_;
  assign _046_ = _045_ & (* src = "../vtr/verilog/bgm.v:2309.81-2309.127" *) _064_;
  assign _047_ = _060_ & (* src = "../vtr/verilog/bgm.v:2309.16-2309.130" *) _084_;
  assign _048_ = out_d_00 & (* src = "../vtr/verilog/bgm.v:2311.28-2311.65" *) _065_;
  assign _049_ = _066_ & (* src = "../vtr/verilog/bgm.v:2317.18-2317.46" *) _051_;
  assign _050_ = rmode_r2 == (* src = "../vtr/verilog/bgm.v:2223.14-2223.28" *) 2'h3;
  assign _051_ = fpu_op_r2 == (* src = "../vtr/verilog/bgm.v:2317.29-2317.46" *) 3'h3;
  assign _052_ = ! (* src = "../vtr/verilog/bgm.v:2151.19-2151.32" *) fpu_op_r1[0];
  assign _053_ = ! (* src = "../vtr/verilog/bgm.v:2223.32-2223.39" *) sign_d;
  assign _054_ = ! (* src = "../vtr/verilog/bgm.v:2270.14-2270.25" *) fasu_op_r2;
  assign _055_ = ! (* src = "../vtr/verilog/bgm.v:2276.20-2276.29" *) _088_;
  assign _056_ = ! (* src = "../vtr/verilog/bgm.v:2283.57-2283.83" *) _076_;
  assign _057_ = ! (* src = "../vtr/verilog/bgm.v:2289.38-2289.64" *) _078_;
  assign _058_ = ! (* src = "../vtr/verilog/bgm.v:2294.40-2294.66" *) _080_;
  assign _059_ = ! (* src = "../vtr/verilog/bgm.v:2306.45-2306.56" *) fasu_op_r2;
  assign _060_ = ! (* src = "../vtr/verilog/bgm.v:2309.16-2309.34" *) _083_;
  assign _061_ = ! (* src = "../vtr/verilog/bgm.v:2309.58-2309.74" *) _089_;
  assign _062_ = ! (* src = "../vtr/verilog/bgm.v:2309.99-2309.110" *) fasu_op_r2;
  assign _063_ = ! (* src = "../vtr/verilog/bgm.v:2309.89-2309.111" *) _044_;
  assign _064_ = ! (* src = "../vtr/verilog/bgm.v:2309.114-2309.127" *) fpu_op_r3[1];
  assign _065_ = ! (* src = "../vtr/verilog/bgm.v:2311.39-2311.65" *) _086_;
  assign _066_ = ! (* src = "../vtr/verilog/bgm.v:2317.18-2317.26" *) opa_nan;
  assign _067_ = qnan_d | (* src = "../vtr/verilog/bgm.v:2269.24-2269.39" *) snan_d;
  assign _068_ = _067_ | (* src = "../vtr/verilog/bgm.v:2269.23-2270.26" *) _038_;
  assign _069_ = inf_d | (* src = "../vtr/verilog/bgm.v:2273.22-2273.36" *) snan_d;
  assign _070_ = _069_ | (* src = "../vtr/verilog/bgm.v:2273.22-2273.45" *) qnan_d;
  assign _071_ = snan_d | (* src = "../vtr/verilog/bgm.v:2279.20-2279.35" *) qnan_d;
  assign _072_ = _071_ | (* src = "../vtr/verilog/bgm.v:2279.20-2279.43" *) ind_d;
  assign _073_ = ine_d | (* src = "../vtr/verilog/bgm.v:2283.21-2283.39" *) overflow_d;
  assign _074_ = _073_ | (* src = "../vtr/verilog/bgm.v:2283.21-2283.53" *) underflow_d;
  assign _075_ = snan_d | (* src = "../vtr/verilog/bgm.v:2283.59-2283.74" *) qnan_d;
  assign _076_ = _075_ | (* src = "../vtr/verilog/bgm.v:2283.59-2283.82" *) inf_d;
  assign _077_ = snan_d | (* src = "../vtr/verilog/bgm.v:2289.40-2289.55" *) qnan_d;
  assign _078_ = _077_ | (* src = "../vtr/verilog/bgm.v:2289.40-2289.63" *) inf_d;
  assign _079_ = inf_d | (* src = "../vtr/verilog/bgm.v:2294.42-2294.56" *) snan_d;
  assign _080_ = _079_ | (* src = "../vtr/verilog/bgm.v:2294.42-2294.65" *) qnan_d;
  assign _081_ = snan_d | (* src = "../vtr/verilog/bgm.v:2306.18-2306.33" *) qnan_d;
  assign _082_ = _081_ | (* src = "../vtr/verilog/bgm.v:2306.18-2306.57" *) _042_;
  assign _083_ = qnan_d | (* src = "../vtr/verilog/bgm.v:2309.18-2309.33" *) snan_d;
  assign _084_ = _043_ | (* src = "../vtr/verilog/bgm.v:2309.38-2309.128" *) _046_;
  assign _085_ = inf_d | (* src = "../vtr/verilog/bgm.v:2311.41-2311.55" *) snan_d;
  assign _086_ = _085_ | (* src = "../vtr/verilog/bgm.v:2311.41-2311.64" *) qnan_d;
  (* src = "../vtr/verilog/bgm.v:2086.2-2089.5" *)
  always @(posedge clk)
    fpu_op <= 3'h0;
  (* src = "../vtr/verilog/bgm.v:2095.2-2096.17" *)
  always @(posedge clk)
    opa_r <= opa;
  (* src = "../vtr/verilog/bgm.v:2098.2-2099.17" *)
  always @(posedge clk)
    opb_r <= opb;
  (* src = "../vtr/verilog/bgm.v:2101.2-2102.22" *)
  always @(posedge clk)
    rmode_r1 <= 2'h0;
  (* src = "../vtr/verilog/bgm.v:2104.2-2105.25" *)
  always @(posedge clk)
    rmode_r2 <= rmode_r1;
  (* src = "../vtr/verilog/bgm.v:2107.2-2108.25" *)
  always @(posedge clk)
    rmode_r3 <= rmode_r2;
  (* src = "../vtr/verilog/bgm.v:2110.2-2111.24" *)
  always @(posedge clk)
    fpu_op_r1 <= fpu_op;
  (* src = "../vtr/verilog/bgm.v:2113.2-2114.27" *)
  always @(posedge clk)
    fpu_op_r2 <= fpu_op_r1;
  (* src = "../vtr/verilog/bgm.v:2116.2-2117.27" *)
  always @(posedge clk)
    fpu_op_r3 <= fpu_op_r2;
  (* src = "../vtr/verilog/bgm.v:2168.2-2169.30" *)
  always @(posedge clk)
    sign_fasu_r <= sign_fasu;
  (* src = "../vtr/verilog/bgm.v:2184.2-2185.40" *)
  always @(posedge clk)
    fract_out_q <= { co_d, fract_out_d };
  (* src = "../vtr/verilog/bgm.v:2203.2-2204.25" *)
  always @(posedge clk)
    exp_r <= exp_fasu;
  (* src = "../vtr/verilog/bgm.v:2207.2-2208.27" *)
  always @(posedge clk)
    opa_r1 <= opa_r[30:0];
  (* src = "../vtr/verilog/bgm.v:2214.2-2215.26" *)
  always @(posedge clk)
    opas_r1 <= opa_r[31];
  (* src = "../vtr/verilog/bgm.v:2217.2-2218.24" *)
  always @(posedge clk)
    opas_r2 <= opas_r1;
  (* src = "../vtr/verilog/bgm.v:2222.2-2223.49" *)
  always @(posedge clk)
    sign <= _090_;
  (* src = "../vtr/verilog/bgm.v:2260.2-2261.27" *)
  always @(posedge clk)
    fasu_op_r1 <= fasu_op;
  (* src = "../vtr/verilog/bgm.v:2263.2-2264.30" *)
  always @(posedge clk)
    fasu_op_r2 <= fasu_op_r1;
  (* src = "../vtr/verilog/bgm.v:2272.2-2273.67" *)
  always @(posedge clk)
    out_o1[30:0] <= _092_;
  (* src = "../vtr/verilog/bgm.v:2278.2-2281.19" *)
  always @(posedge clk)
    out_o1[31] <= _093_;
  (* src = "../vtr/verilog/bgm.v:2285.2-2286.26" *)
  always @(posedge clk)
    ine_o1 <= _039_;
  (* src = "../vtr/verilog/bgm.v:2291.2-2292.37" *)
  always @(posedge clk)
    overflow_o1 <= _040_;
  (* src = "../vtr/verilog/bgm.v:2296.2-2297.38" *)
  always @(posedge clk)
    underflow_o1 <= _041_;
  (* src = "../vtr/verilog/bgm.v:2299.2-2300.23" *)
  always @(posedge clk)
    snan_o1 <= snan_d;
  (* src = "../vtr/verilog/bgm.v:2305.2-2306.60" *)
  always @(posedge clk)
    qnan_o1 <= _082_;
  (* src = "../vtr/verilog/bgm.v:2308.2-2309.132" *)
  always @(posedge clk)
    inf_o1 <= _047_;
  (* src = "../vtr/verilog/bgm.v:2313.2-2314.34" *)
  always @(posedge clk)
    zero_o1 <= _048_;
  (* src = "../vtr/verilog/bgm.v:2316.2-2317.47" *)
  always @(posedge clk)
    opa_nan_r <= _049_;
  (* src = "../vtr/verilog/bgm.v:2319.2-2320.28" *)
  always @(posedge clk)
    div_by_zero_o1 <= 1'h0;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    out <= out_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    zero <= zero_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    div_by_zero <= div_by_zero_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    overflow <= overflow_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    underflow <= underflow_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    inf <= inf_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    snan <= snan_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    qnan <= qnan_o1;
  (* src = "../vtr/verilog/bgm.v:2323.2-2335.5" *)
  always @(posedge clk)
    ine <= ine_o1;
  assign _087_ = & (* src = "../vtr/verilog/bgm.v:2309.41-2309.54" *) out_d[30:23];
  assign _088_ = | (* src = "../vtr/verilog/bgm.v:2276.22-2276.28" *) out_d;
  assign _089_ = | (* src = "../vtr/verilog/bgm.v:2309.60-2309.72" *) out_d[22:0];
  assign _090_ = _050_ ? (* src = "../vtr/verilog/bgm.v:2223.13-2223.48" *) _053_ : sign_d;
  assign _091_ = _068_ ? (* src = "../vtr/verilog/bgm.v:2269.21-2270.42" *) 31'h7fc00001 : 31'h7f800000;
  assign _092_ = _070_ ? (* src = "../vtr/verilog/bgm.v:2273.21-2273.66" *) out_fixed : out_d;
  assign _093_ = _072_ ? (* src = "../vtr/verilog/bgm.v:2279.19-2281.18" *) nan_sign_d : _094_;
  assign _094_ = output_zero_fasu ? (* src = "../vtr/verilog/bgm.v:2280.7-2281.18" *) result_zero_sign_d : sign_fasu_r;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:2128.9-2136.5" *)
  except u0 (
    .clk(clk),
    .ind(ind_d),
    .inf(inf_d),
    .opa(opa_r),
    .opa_00(opa_00),
    .opa_dn(opa_dn),
    .opa_inf(opa_inf),
    .opa_nan(opa_nan),
    .opb(opb_r),
    .opb_00(opb_00),
    .opb_dn(opb_dn),
    .opb_inf(opb_inf),
    .opb_nan(opb_nan),
    .qnan(qnan_d),
    .snan(snan_d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:2152.11-2166.4" *)
  pre_norm u1 (
    .add(add_input),
    .clk(clk),
    .exp_dn_out(exp_fasu),
    .fasu_op(fasu_op),
    .fracta_out(fracta),
    .fractb_out(fractb),
    .nan_sign(nan_sign_d),
    .opa(opa_r),
    .opa_nan(opa_nan),
    .opb(opb_r),
    .opb_nan(opb_nan),
    .result_zero_sign(result_zero_sign_d),
    .rmode(rmode_r2),
    .sign(sign_fasu)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:2177.12-2182.14" *)
  add_sub27 u3 (
    .add(fasu_op),
    .co(co_d),
    .opa(fracta),
    .opb(fractb),
    .sum(fract_out_d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:2225.12-2244.4" *)
  post_norm u4 (
    .div_opa_ldz(5'h00),
    .exp_in(exp_r),
    .exp_ovf(2'h0),
    .f2i_out_sign(f2i_out_sign),
    .fpu_op(fpu_op_r3),
    .fract_in(fract_denorm),
    .ine(ine_d),
    .opa_dn(opa_dn),
    .opas(opas_r2),
    .opb_dn(opb_dn),
    .out(out_d),
    .output_zero(1'h0),
    .overflow(overflow_d),
    .rem_00(1'h0),
    .rmode(rmode_r3),
    .sign(sign),
    .underflow(underflow_d)
  );
  assign INF = 31'h7f800000;
  assign QNAN = 31'h7fc00001;
  assign SNAN = 31'h7f800001;
  assign control = { inf, snan, qnan, ine, overflow, underflow, zero, div_by_zero };
  assign rmode = 2'h0;
  assign add_input = _052_;
  assign fract_denorm = { fract_out_q, 20'h00000 };
  assign sign_d = sign_fasu;
  assign out_fixed = _091_;
  assign out_d_00 = _055_;
  assign ine_fasu = _039_;
  assign overflow_fasu = _040_;
  assign underflow_fasu = _041_;
  assign output_zero_fasu = _048_;
  assign _005_ = 3'h0;
  assign _016_ = opa;
  assign _019_ = opb;
  assign _027_ = 2'h0;
  assign _028_ = rmode_r1;
  assign _029_ = rmode_r2;
  assign _006_ = fpu_op;
  assign _007_ = fpu_op_r1;
  assign _008_ = fpu_op_r2;
  assign _031_ = sign_fasu;
  assign _009_ = { co_d, fract_out_d };
  assign _002_ = exp_fasu;
  assign _015_ = opa_r[30:0];
  assign _017_ = opa_r[31];
  assign _018_ = opas_r1;
  assign _030_ = _090_;
  assign _003_ = fasu_op;
  assign _004_ = fasu_op_r1;
  assign _021_ = _092_;
  assign _022_ = _093_;
  assign _011_ = _039_;
  assign _024_ = _040_;
  assign _035_ = _041_;
  assign _033_ = snan_d;
  assign _026_ = _082_;
  assign _013_ = _047_;
  assign _037_ = _048_;
  assign _014_ = _049_;
  assign _001_ = 1'h0;
  assign _000_ = div_by_zero_o1;
  assign _036_ = zero_o1;
  assign _034_ = underflow_o1;
  assign _023_ = overflow_o1;
  assign _010_ = ine_o1;
  assign _032_ = snan_o1;
  assign _012_ = inf_o1;
  assign _020_ = out_o1;
  assign _025_ = qnan_o1;
endmodule
