
---------- Begin Simulation Statistics ----------
final_tick                                  595333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866312                       # Number of bytes of host memory used
host_op_rate                                    98436                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.60                       # Real time elapsed on the host
host_tick_rate                               51308589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1142145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000595                       # Number of seconds simulated
sim_ticks                                   595333000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.175323                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  121096                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               124616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4767                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            197734                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                576                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             867                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              291                       # Number of indirect misses.
system.cpu.branchPred.lookups                  249641                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13486                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    380190                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   373173                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3666                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     224913                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36580                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           56637                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003095                       # Number of instructions committed
system.cpu.commit.committedOps                1145240                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1043313                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.097696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.012829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       658817     63.15%     63.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       145929     13.99%     77.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77664      7.44%     84.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        45750      4.39%     88.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25769      2.47%     91.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        18436      1.77%     93.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        21739      2.08%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12629      1.21%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36580      3.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1043313                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12624                       # Number of function calls committed.
system.cpu.commit.int_insts                   1024481                       # Number of committed integer instructions.
system.cpu.commit.loads                        150860                       # Number of loads committed
system.cpu.commit.membars                         232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           863752     75.42%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5029      0.44%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                5      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            376      0.03%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            245      0.02%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          150860     13.17%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         124880     10.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1145240                       # Class of committed instruction
system.cpu.commit.refs                         275740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      8879                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1142145                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.190667                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.190667                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                232367                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1131                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               119641                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1225860                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   583364                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    223361                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3776                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3661                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9439                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      249641                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    170315                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        360461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         1337                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1096690                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           102                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9788                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.209665                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             685307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135158                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.921072                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1052307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.189198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.461307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   804641     76.46%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    25081      2.38%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35628      3.39%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11797      1.12%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    29866      2.84%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37883      3.60%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8739      0.83%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31016      2.95%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    67656      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1052307                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       138257                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1043435                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1387748                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        37520                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      12108933                       # number of prefetches that crossed the page
system.cpu.idleCycles                          138360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4021                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   232111                       # Number of branches executed
system.cpu.iew.exec_nop                          3298                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.992179                       # Inst execution rate
system.cpu.iew.exec_refs                       289029                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     128518                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14859                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                159923                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                374                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2585                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               130364                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1202044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                160511                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5756                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1181355                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     79                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12886                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3776                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13116                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2341                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          255                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9063                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5484                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2539                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1482                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1066196                       # num instructions consuming a value
system.cpu.iew.wb_count                       1173697                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601832                       # average fanout of values written-back
system.cpu.iew.wb_producers                    641671                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.985747                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1175656                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1317764                       # number of integer regfile reads
system.cpu.int_regfile_writes                  839902                       # number of integer regfile writes
system.cpu.ipc                               0.839865                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.839865                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                889862     74.96%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5058      0.43%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  16      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 487      0.04%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 250      0.02%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               162286     13.67%     89.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              129036     10.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1187111                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       11741                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009890                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3800     32.37%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     32.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.02%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     32.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1170      9.97%     42.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6768     57.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1187186                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3416555                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1164217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1243029                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1198372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1187111                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 374                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           56601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               592                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        46155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1052307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.128103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.759526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              629746     59.84%     59.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              125919     11.97%     71.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               95728      9.10%     80.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               67421      6.41%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               54959      5.22%     92.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37396      3.55%     96.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               30531      2.90%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7385      0.70%     99.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3222      0.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1052307                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.997013                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  11643                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              22307                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         9480                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             12335                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3341                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3123                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               159923                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              130364                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  797895                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1323                       # number of misc regfile writes
system.cpu.numCycles                          1190667                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   28623                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1176676                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2056                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   589714                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2357                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1825997                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1216734                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1261249                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    226051                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  41780                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3776                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 52547                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    84569                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1350719                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         151596                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5692                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     52376                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            370                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             9987                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2207388                       # The number of ROB reads
system.cpu.rob.rob_writes                     2412775                       # The number of ROB writes
system.cpu.timesIdled                           16744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     8803                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     899                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        55655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       112400                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1463                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1979                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1463                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2669                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       220224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  220224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6111                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6111    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6111                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7288500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18148250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             52033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51320                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         51385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2699                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       154089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                169143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6573056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       425984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6999040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            56745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56730     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          118911857                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5458262                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          77076499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                21591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        28862                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50604                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               21591                       # number of overall hits
system.l2.overall_hits::.cpu.data                 151                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        28862                       # number of overall hits
system.l2.overall_hits::total                   50604                       # number of overall hits
system.l2.demand_misses::.cpu.inst                932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2510                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3442                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               932                       # number of overall misses
system.l2.overall_misses::.cpu.data              2510                       # number of overall misses
system.l2.overall_misses::total                  3442                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72522500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    193523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        266045500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72522500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    193523000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       266045500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        28862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        28862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.041380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.943254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.041380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.943254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77813.841202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77100.796813                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77293.869843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77813.841202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77100.796813                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77293.869843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63202001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    168433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231635001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63202001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    168433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231635001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.041380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.943254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.041380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.943254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063686                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67813.305794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67104.780876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67296.630157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67813.305794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67104.780876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67296.630157                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        51306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51306                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        51306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51306                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    33                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    151330500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     151330500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76468.165740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76468.165740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    131550500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    131550500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66473.218797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66473.218797                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          21591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        28862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72522500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72522500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        28862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          51385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.041380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77813.841202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77813.841202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63202001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63202001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.041380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67813.305794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67813.305794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.818182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.818182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79458.568738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79458.568738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.818182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69458.568738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69458.568738                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            30                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                30                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2669                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2669                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2699                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2699                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.988885                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.988885                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2669                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2669                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     51287500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     51287500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.988885                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.988885                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19215.998501                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19215.998501                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3372.237200                       # Cycle average of tags in use
system.l2.tags.total_refs                      109715                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.871803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1303.730994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       810.274890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1258.231316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.039787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.102913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    905219                       # Number of tag accesses
system.l2.tags.data_accesses                   905219                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          59648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             220224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3441                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         100192665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         269724675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             369917340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    100192665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100192665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        100192665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        269724675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            369917340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25635750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                90173250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7447.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26197.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2976                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.600000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.377641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.993946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          112     24.09%     24.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           87     18.71%     42.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      9.03%     51.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      8.17%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      3.87%     63.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      3.01%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.80%     69.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      3.23%     72.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          126     27.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          465                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 220288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  220288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       370.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    370.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     595298500                       # Total gap between requests
system.mem_ctrls.avgGap                     172951.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 100192665.281447529793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 269832177.957546472549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24848500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65324750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26661.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26025.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1513680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               804540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12080880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        159478590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         94310400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          314900730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.948891                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    243251000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    332322000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               960135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12495000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        100981770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        143570880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          306533985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.895000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    372045500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    203527500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       145404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           145404                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       145404                       # number of overall hits
system.cpu.icache.overall_hits::total          145404                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24911                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24911                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24911                       # number of overall misses
system.cpu.icache.overall_misses::total         24911                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    408216495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    408216495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    408216495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    408216495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       170315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       170315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.146264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.146264                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.146264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.146264                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16386.997511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16386.997511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16386.997511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16386.997511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6830                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               575                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.878261                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             21421                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        51320                       # number of writebacks
system.cpu.icache.writebacks::total             51320                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2388                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2388                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2388                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2388                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        28862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        51385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    352726998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    352726998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    352726998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    351492382                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    704219380                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.132243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.132243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.132243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.301706                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15660.746703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15660.746703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15660.746703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12178.379253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13704.765593                       # average overall mshr miss latency
system.cpu.icache.replacements                  51320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       145404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          145404                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24911                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24911                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    408216495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    408216495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       170315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.146264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.146264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16386.997511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16386.997511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    352726998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    352726998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.132243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.132243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15660.746703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15660.746703                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        28862                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        28862                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    351492382                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    351492382                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12178.379253                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12178.379253                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.681044                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              196788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             51384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.829752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    24.677778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    39.003266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.385590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.609426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            392014                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           392014                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260072                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260072                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260091                       # number of overall hits
system.cpu.dcache.overall_hits::total          260091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16111                       # number of overall misses
system.cpu.dcache.overall_misses::total         16111                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    822773791                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    822773791                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    822773791                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    822773791                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       276181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       276181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       276202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       276202                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51075.410702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51075.410702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51069.070263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51069.070263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53487                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2687                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.905843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3996                       # number of writebacks
system.cpu.dcache.writebacks::total              3996                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10753                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5358                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    283819108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    283819108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284003608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284003608                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019399                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019399                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52990.871546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52990.871546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53005.525943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53005.525943                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    124407000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    124407000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57917.597765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57917.597765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68363.003096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68363.003096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    618238160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    618238160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53811.311689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53811.311689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161999977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161999977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72386.048704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72386.048704                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2472                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2472                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     80128631                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     80128631                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.895328                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.895328                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32414.494741                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32414.494741                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2472                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2472                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     77656631                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     77656631                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.895328                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.895328                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31414.494741                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31414.494741                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           871.709961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              265924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.621944                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   871.709961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.851279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.851279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            558717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           558717                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595333000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    595333000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
