Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 08:31:54 -0000
Received: from icoremail.net (unknown [209.85.214.174])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH8KLD+1bQA+XAQ--.44990S3;
	Thu, 15 Nov 2018 14:17:47 +0800 (CST)
Received: from mail-pl1-f174.google.com (unknown [209.85.214.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAXAEyJD+1bqh9CAA--.6034S3;
	Thu, 15 Nov 2018 14:17:45 +0800 (CST)
Received: by mail-pl1-f174.google.com with SMTP id x21-v6so6254398pln.9
        for <xuliker@zju.edu.cn>; Wed, 14 Nov 2018 22:17:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:sender:precedence:list-id;
        bh=IwdCVbX4qGyVPJKKN1tJMLm8fa9IU4aO6WaLBpdBvsU=;
        b=WCrdFq9kTNcTVpzUAoT2NRnFxC3TJscLNEnsTe1UrkeU9pcHtHZ58ksLRefz2iaaxS
         ftALyMgjQfFrHpgI0gGmTebYMTCBYcA/T/K1IPP6VjlFgmpFf6cR94I7FrV7wJPmVU8V
         KEhY65UUD9rveVjcyUDQCHDBroodU6Q+iSFJyz3jokNaGHPmdP3icYFY8QxUn/uQbQ2a
         jWf1fCoZkeHMX/ogq4QeUNcCKe67kISo13HiIa6wWqha53ilMCkCzYdoKbn76ps8B+aF
         4uew10yOnnqGJ2rYzjBYGQZiv8AyNnIi3Jw+sKxK8PScEU/iopBBO6z0fTFEkJb+xxyL
         z3JQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com
X-Gm-Message-State: AGRZ1gLDJxUDqV11qW1s3kQOzBjYaHcaA/ew68Gp6ALhvCTLZI+hjBRI
	UE1EzUQjiA6UwYiVOYvj9/ro62CYhwibMtffmLAJonsvtsi//Ium7w==
X-Received: by 2002:a17:902:704c:: with SMTP id h12mr5026947plt.78.1542262664987;
        Wed, 14 Nov 2018 22:17:44 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp174333pju;
        Wed, 14 Nov 2018 22:17:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5foR15JjRNZeEuYPPHn6ghyjrt97G6n77NTbib+CN/tdJUv2oj0XYf+H/1D1JdtDNqEbkXi
X-Received: by 2002:a17:902:102b:: with SMTP id b40-v6mr4260561pla.319.1542262664405;
        Wed, 14 Nov 2018 22:17:44 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542262664; cv=none;
        d=google.com; s=arc-20160816;
        b=tU9MqmIJgr666Ikl/Doa2Tqo/XTm0LNWFxtKWTvfbPlgyJq+AuWIc1VE2uaHExkB4L
         AfwDhC3LIlRHdDdqfLogbVceyH5Idn5AUh9mcm3OOFuih+YyEg/nSO+QM9UQgVNFMUq7
         eHJmWZNPK+VLOwPab+myvzCtddystM7ucTf1YX1xYpm2rPHp7uInO91pmXfgSjpJCXGO
         jOKUGVLeJa8+Fn6z4zmFVG/Ldlz6afbaWwN+tz7J0L57vVJv8Wx7kh1n9HB20LBqpfy1
         LVCzEwXfJAKta1lfWVr7e+3Us1Kbxq2xyVrKBvNUnBvf+uRGEIQagA9e2Sny++zd01iL
         TZjw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:message-id:date:subject:cc:to:from;
        bh=IwdCVbX4qGyVPJKKN1tJMLm8fa9IU4aO6WaLBpdBvsU=;
        b=OtSmfKEIlom+gN6QMffX0pfO2Z+JcJv5iHSASIdECKbLdmw+NGAmDWQwU/iv4mvf3b
         OxhLOsx2XWljsq3NFQTSHVU5pT18tgad0uX4ayfvqgCe12PBVVpl3TG/ZHQaw7XlTWXI
         6JjxHfWgG6QPYm4nHPEb8s2Zcuci3yG7nQjPgaoBpDHLV4tQLAG08Ydp+fJCvHfx4geC
         QcNFsX7E/Ni4Q5tq4GpnQCxAZG6vHpvTJmDAMYmtL+tuAFWzMpEq/1cfyly4Q3xm86I7
         gbIM5RqFaFga0eKrtldKvkFlCqNbC7UFjP3nDNTNLlntT9JtRS0KgvmJAWcbqc2lCjgO
         O5ew==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id n18-v6si25902721plp.294.2018.11.14.22.17.29;
        Wed, 14 Nov 2018 22:17:44 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728280AbeKOQXr (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 11:23:47 -0500
Received: from mga12.intel.com ([192.55.52.136]:13841 "EHLO mga12.intel.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726574AbeKOQXr (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 11:23:47 -0500
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from fmsmga006.fm.intel.com ([10.253.24.20])
  by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 14 Nov 2018 22:17:18 -0800
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.56,235,1539673200"; 
   d="scan'208";a="281236372"
Received: from aubrey-skl.sh.intel.com ([10.239.53.9])
  by fmsmga006.fm.intel.com with ESMTP; 14 Nov 2018 22:17:16 -0800
From: Aubrey Li <aubrey.li@intel.com>
To: tglx@linutronix.de, mingo@redhat.com, peterz@infradead.org,
        hpa@zytor.com
Cc: ak@linux.intel.com, tim.c.chen@linux.intel.com,
        dave.hansen@intel.com, arjan@linux.intel.com, aubrey.li@intel.com,
        linux-kernel@vger.kernel.org, Aubrey Li <aubrey.li@linux.intel.com>
Subject: [PATCH v3 1/2] x86/fpu: track AVX-512 usage of tasks
Date: Thu, 15 Nov 2018 07:00:06 +0800
Message-Id: <1542236407-4323-1-git-send-email-aubrey.li@intel.com>
X-Mailer: git-send-email 2.7.4
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAXAEyJD+1bqh9CAA--.6034S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCF4UZF17GFyxXrW5Jr45trb_yoW5tw17pF
	ZrCrn3Grn8uFyfAa9xAr18uw15Cr1rCF1agrW3Gas8AFWYqryUGr9FkrWUKF48AFWkAFy5
	ZF1a9w1xWan5CF7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmvb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M280x2IEY4vE77IFxVWUZVW8XwA2ocxC64kIII0Yj41l84x0c7CEw4AK67
	xGY2AK021l84ACjcxK6xIIjxv20xvE14v26F1j6w1UM28EF7xvwVC0I7IYx2IY6xkF7I0E
	14v26F4j6r4UJwA2z4x0Y4vEx4A2jsIE14v26rxl6s0DM28EF7xvwVC2z280aVCY1x0267
	AKxVW0oVCq3wAS0I0E0xvYzxvE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80
	ewAv7VC0I7IYx2IY67AKxVWUJVWUGwAv7VC2z280aVAFwI0_Gr0_Cr1lOx8S6xCaFVCjc4
	AY6r1j6r4UM4x0Y48IcxkI7VAKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkF
	s20EY4vE44CYbxCE4x80FwCY02Avz4vEIxC_GF1lc2IjII80xcxEwVAKI48JMxvI42IY6x
	IIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvE
	x4A2jsIE14v26F4UJVW0owCYIxAIcVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2
	Ij64vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_
	Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1V
	AY17CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUv
	cSsGvfC2KfnxnUUI43ZEXa7IU5a38UUUUUU==

User space tools which do automated task placement need information
about AVX-512 usage of tasks, because AVX-512 usage could cause core
turbo frequency drop and impact the running task on the sibling CPU.

XSAVE header contains a state-component bitmap, which allows software
to discover the state of the init optimization used by XSAVEOPT and
XSAVES. Set bits in the bitmap denotes the usage of the components.

AVX-512 component has 3 states, only Hi16_ZMM state causes notable
frequency drop. Add per task Hi16_ZMM state tracking to context switch.

The tracking turns on the usage flag immediately, but requires 3
consecutive context switches with no usage to clear it. This decay is
required because of AVX-512 using tasks could set Hi16_ZMM state back
to the init state themselves.

Signed-off-by: Aubrey Li <aubrey.li@linux.intel.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Tim Chen <tim.c.chen@linux.intel.com>
Cc: Dave Hansen <dave.hansen@intel.com>
Cc: Arjan van de Ven <arjan@linux.intel.com>
---
 arch/x86/include/asm/fpu/internal.h | 26 ++++++++++++++++++++++++++
 arch/x86/include/asm/fpu/types.h    |  9 +++++++++
 2 files changed, 35 insertions(+)

diff --git a/arch/x86/include/asm/fpu/internal.h b/arch/x86/include/asm/fpu/internal.h
index a38bf5a..f382449 100644
--- a/arch/x86/include/asm/fpu/internal.h
+++ b/arch/x86/include/asm/fpu/internal.h
@@ -275,6 +275,31 @@ static inline void copy_fxregs_to_kernel(struct fpu *fpu)
 		     : "D" (st), "m" (*st), "a" (lmask), "d" (hmask)	\
 		     : "memory")
 
+#define	HI16ZMM_STATE_DECAY_COUNT	3
+/*
+ * This function is called during context switch to update Hi16_ZMM state
+ */
+static inline void update_hi16zmm_state(struct fpu *fpu)
+{
+	/*
+	 * XSAVE header contains a state-component bitmap(xfeatures),
+	 * which allows software to discover the state of the init
+	 * optimization used by XSAVEOPT and XSAVES.
+	 *
+	 * Hi16_ZMM state(one state of AVX-512 component) is tracked here
+	 * because its usage could cause notable core turbo frequency drop.
+	 *
+	 * AVX512-using tasks could set Hi16_ZMM state back to the init
+	 * state themselves. Thus, this tracking mechanism can miss.
+	 * The decay usage ensures that false-negatives do not immediately
+	 * make a task be considered as not using Hi16_ZMM registers.
+	 */
+	if (fpu->state.xsave.header.xfeatures & XFEATURE_MASK_Hi16_ZMM)
+		fpu->hi16zmm_usage = HI16ZMM_STATE_DECAY_COUNT;
+	else if (fpu->hi16zmm_usage)
+		fpu->hi16zmm_usage--;
+}
+
 /*
  * This function is called only during boot time when x86 caps are not set
  * up and alternative can not be used yet.
@@ -411,6 +436,7 @@ static inline int copy_fpregs_to_fpstate(struct fpu *fpu)
 {
 	if (likely(use_xsave())) {
 		copy_xregs_to_kernel(&fpu->state.xsave);
+		update_hi16zmm_state(fpu);
 		return 1;
 	}
 
diff --git a/arch/x86/include/asm/fpu/types.h b/arch/x86/include/asm/fpu/types.h
index 202c539..c0c7577 100644
--- a/arch/x86/include/asm/fpu/types.h
+++ b/arch/x86/include/asm/fpu/types.h
@@ -303,6 +303,15 @@ struct fpu {
 	unsigned char			initialized;
 
 	/*
+	 * @hi16zmm_usage:
+	 *
+	 * Records the usage of the upper 16 AVX512 registers: ZMM16-ZMM31.
+	 * A value of non-zero is used to indicate whether there is valid
+	 * state in these AVX512 registers.
+	 */
+	unsigned char			hi16zmm_usage;
+
+	/*
 	 * @state:
 	 *
 	 * In-memory copy of all FPU registers that we save/restore
-- 
2.7.4
