# 1 "arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8mp-evk.dts" 1





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/usb/pd.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mp-evk.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mp-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mq-reset.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 10 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mp-mediamix.h" 1
# 13 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx-hdmimix-reset.h" 1
# 14 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mp-pinfunc.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2

/ {
 compatible = "fsl,imx8mp";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec;
  ethernet1 = &eqos;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  isi0 = &isi_0;
  isi1 = &isi_1;
  csi0 = &mipi_csi_0;
  csi1 = &mipi_csi_1;
  isp0 = &isp_0;
  isp1 = &isp_1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   cpu_pd_wait: cpu-pd-wait {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   next-level-cache = <&A53_L2>;
   clocks = <&clk 287>;
   operating-points-v2 = <&a53_opp_table>;
   enable-method = "psci";
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   #cooling-cells = <2>;
   cpu-idle-states = <&cpu_pd_wait>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   next-level-cache = <&A53_L2>;
   clocks = <&clk 287>;
   operating-points-v2 = <&a53_opp_table>;
   enable-method = "psci";
   #cooling-cells = <2>;
   cpu-idle-states = <&cpu_pd_wait>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   next-level-cache = <&A53_L2>;
   clocks = <&clk 287>;
   operating-points-v2 = <&a53_opp_table>;
   enable-method = "psci";
   #cooling-cells = <2>;
   cpu-idle-states = <&cpu_pd_wait>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   next-level-cache = <&A53_L2>;
   clocks = <&clk 287>;
   operating-points-v2 = <&a53_opp_table>;
   enable-method = "psci";
   #cooling-cells = <2>;
   cpu-idle-states = <&cpu_pd_wait>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <850000>;
   opp-supported-hw = <0x8a0>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1600000000 {
   opp-hz = /bits/ 64 <1600000000>;
   opp-microvolt = <950000>;
   opp-supported-hw = <0xa0>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x20>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 ddr_pmu0: ddr_pmu@3d800000 {
  compatible = "fsl,imx8mp-ddr-pmu", "fsl,imx8m-ddr-pmu";
  reg = <0x0 0x3d800000 0x0 0x400000>;
  interrupts = <0 98 4>;
 };

 edacmc: memory-controller@3d400000 {
  compatible = "fsl,imx8mp-ddrc";
  reg = <0x0 0x3d400000 0x0 0x400000>;
  interrupts = <0 147 4>;
 };

 gic: interrupt-controller@38800000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x38800000 0 0x10000>,
        <0x0 0x38880000 0 0xC0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
  interrupt-parent = <&gic>;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0 0x80000000>;
 };

 resmem: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ocram: ocram@900000 {
   no-map;
   reg = <0 0x900000 0 0x70000>;
  };
# 197 "arch/arm64/boot/dts/freescale/imx8mp.dtsi"
  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x3c000000>;
   alloc-ranges = <0 0x40000000 0 0xC0000000>;
   linux,cma-default;
  };

  dsp_reserved: dsp@92400000 {
   no-map;
   reg = <0 0x92400000 0 0x2000000>;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency= <133000000>;
  clock-output-names = "clk_ext4";
 };

 busfreq {
  compatible = "fsl,imx_busfreq";
  clocks = <&clk 41>, <&clk 112>,
    <&clk 113>, <&clk 113>,
    <&clk 286>, <&clk 285>,
    <&clk 48>, <&clk 50>,
    <&clk 63>, <&clk 103>,
    <&clk 107>, <&clk 93>,
    <&clk 2>, <&clk 56>,
    <&clk 21>;
  clock-names = "dram_pll", "dram_alt_src", "dram_apb_src", "dram_apb_pre_div",
         "dram_core", "dram_alt_root", "sys_pll1_40m", "sys_pll1_100m",
         "sys_pll2_333m", "noc_div", "ahb_div", "main_axi_src", "osc_24m",
         "sys_pll1_800m", "dram_pll_div";
 };

 power-domains {
  compatible = "simple-bus";


  hsiomix_pd: hsiomix-pd {
   compatible = "fsl,imx8m-pm-domain";
   active-wakeup;
   rpm-always-on;
   #power-domain-cells = <0>;
   domain-index = <0>;
   domain-name = "hsiomix";
  };

  pcie_pd: pcie-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <1>;
   domain-name = "pcie";
   parent-domains = <&hsiomix_pd>;
  };

  usb_otg1_pd: usbotg1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <2>;
   domain-name = "usb_otg1";
   parent-domains = <&hsiomix_pd>;
  };


  usb_otg2_pd: usbotg2-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <3>;
   domain-name = "usb_otg2";
   parent-domains = <&hsiomix_pd>;
  };


  mlmix_pd: mlmix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <4>;
   domain-name = "mlmix";
   clocks = <&clk 105>,
     <&clk 106>,
     <&clk 267>;
  };

  audiomix_pd: audiomix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <5>;
   domain-name = "audiomix";
   clocks = <&clk 284>,
     <&clk 90>;
  };

  gpumix_pd: gpumix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <6>;
   domain-name = "gpumix";
   clocks = <&clk 263>, <&clk 102>,
     <&clk 101>;
  };

  gpu2d_pd: gpu2d-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <7>;
   domain-name = "gpu2d";
   parent-domains = <&gpumix_pd>;
   clocks = <&clk 247>;
  };

  gpu3d_pd: gpu3d-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <8>;
   domain-name = "gpu3d";
   parent-domains = <&gpumix_pd>;
   clocks = <&clk 248>,
     <&clk 88>;
  };

  vpumix_pd: vpumix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <9>;
   domain-name = "vpumix";
   clocks =<&clk 282>;
  };

  vpu_g1_pd: vpug1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <10>;
   domain-name = "vpu_g1";
   parent-domains = <&vpumix_pd>;
   clocks = <&clk 262>;
  };

  vpu_g2_pd: vpug2-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <11>;
   domain-name = "vpu_g2";
   parent-domains = <&vpumix_pd>;
   clocks = <&clk 266>;
  };

  vpu_h1_pd: vpuh1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <12>;
   domain-name = "vpu_h1";
   parent-domains = <&vpumix_pd>;
   clocks = <&clk 265>;
  };

  mediamix_pd: mediamix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <13>;
   domain-name = "mediamix";
   clocks = <&clk 270>,
     <&clk 269>;
  };

  ispdwp_pd: power-domain@14 {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <14>;
   domain-name = "ispdwp";
   parent-domains = <&mediamix_pd>;
   clocks = <&clk 92>;
  };

  mipi_phy1_pd: mipiphy1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <15>;
   domain-name = "mipi_phy1";
   parent-domains = <&mediamix_pd>;
  };

  mipi_phy2_pd: mipiphy2-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <16>;
   domain-name = "mipi_phy2";
   parent-domains = <&mediamix_pd>;
  };

  hdmimix_pd: hdmimix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <17>;
   domain-name = "hdmimix";
   clocks = <&clk 278>,
     <&clk 99>,
     <&clk 168>;
  };

  hdmi_phy_pd: hdmiphy-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <18>;
   domain-name = "hdmi_phy";
   parent-domains = <&hdmimix_pd>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7
        ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
  interrupt-parent = <&gic>;
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 0x0>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };

  soc-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 0x1>;
   trips {
    soc_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    soc_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;

  caam_sm: caam-sm@100000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x100000 0x8000>;
  };

  aips1: bus@30000000 {
   compatible = "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 193>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 194>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 195>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 196>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 197>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mp-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 281>;
    #thermal-sensor-cells = <1>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 259>;
    status = "disabled";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mp-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: iomuxc-gpr@30340000 {
    compatible = "fsl,imx8mp-iomuxc-gpr", "fsl,imx7d-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: ocotp-ctrl@30350000 {
    compatible = "fsl,imx8mp-ocotp", "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 214>;

    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    eth_mac1: mac-address@640 {
     reg = <0x90 6>;
    };

    eth_mac2: mac-address@650 {
     reg = <0x96 6>;
    };
   };

   anatop: anatop@30360000 {
    compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop",
          "syscon";
    reg = <0x30360000 0x10000>;
   };

   irq_sec_vio: caam_secvio {
    compatible = "fsl,imx6q-caam-secvio";
    interrupts = <0 20 4>;
    jtag-tamper = "disabled";
    watchdog-tamper = "enabled";
    internal-boot-tamper = "enabled";
    external-pin-tamper = "disabled";
   };

   caam_snvs: caam-snvs@30370000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x30370000 0x10000>;
    clocks = <&clk 249>;
    clock-names = "ipg";
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp{
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap =<&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 249>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 249>;
     clock-names = "snvs";
     linux,keycode = <116>;
     wakeup-source;
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mp-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 103>,
        <&clk 104>,
        <&clk 148>,
        <&clk 108>,
        <&clk 72>,
        <&clk 111>,
        <&clk 18>,
        <&clk 19>,
        <&clk 20>;
    assigned-clock-parents = <&clk 65>,
        <&clk 56>,
        <&clk 64>,
        <&clk 56>,
        <&clk 56>;
    assigned-clock-rates = <1000000000>,
             <800000000>,
             <500000000>,
             <400000000>,
             <800000000>,
             <400000000>,
             <393216000>,
             <361267200>,
             <1039500000>;
   };

   src: src@30390000 {
    compatible = "fsl,imx8mp-src", "fsl,imx8mq-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };
  };

  aips2: bus@30400000 {
   compatible = "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 220>,
      <&clk 220>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 221>,
      <&clk 221>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 222>,
      <&clk 222>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 223>,
      <&clk 223>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   ecspi1: spi@30820000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
    reg = <0x30820000 0x10000>;
    interrupts = <0 31 4>;
    clocks = <&clk 189>,
      <&clk 189>;
    clock-names = "ipg", "per";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 149>;
    assigned-clock-parents = <&clk 56>;
    dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi2: spi@30830000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
    reg = <0x30830000 0x10000>;
    interrupts = <0 32 4>;
    clocks = <&clk 190>,
      <&clk 190>;
    clock-names = "ipg", "per";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 150>;
    assigned-clock-parents = <&clk 56>;
    dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi3: spi@30840000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
    reg = <0x30840000 0x10000>;
    interrupts = <0 33 4>;
    clocks = <&clk 191>,
      <&clk 191>;
    clock-names = "ipg", "per";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 179>;
    assigned-clock-parents = <&clk 56>;
    dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart1: serial@30860000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30860000 0x10000>;
    interrupts = <0 26 4>;
    clocks = <&clk 251>,
      <&clk 251>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@30880000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30880000 0x10000>;
    interrupts = <0 28 4>;
    clocks = <&clk 253>,
      <&clk 253>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart2: serial@30890000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30890000 0x10000>;
    interrupts = <0 27 4>;
    clocks = <&clk 252>,
      <&clk 252>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   flexcan1: can@308c0000 {
    compatible = "fsl,imx8mp-flexcan", "fsl,imx6q-flexcan";
    reg = <0x308c0000 0x10000>;
    interrupts = <0 142 4>;
    clocks = <&clk 110>,
      <&clk 233>;
    clock-names = "ipg", "per";
    assigned-clocks = <&clk 116>;
    assigned-clock-parents = <&clk 48>;
    assigned-clock-rates = <40000000>;
    fsl,clk-source= <0>;
    fsl,stop-mode = <&gpr 0x10 4 0x10 20>;
    status = "disabled";
   };

   flexcan2: can@308d0000 {
    compatible = "fsl,imx8mp-flexcan", "fsl,imx6q-flexcan";
    reg = <0x308d0000 0x10000>;
    interrupts = <0 144 4>;
    clocks = <&clk 110>,
      <&clk 234>;
    clock-names = "ipg", "per";
    assigned-clocks = <&clk 117>;
    assigned-clock-parents = <&clk 48>;
    assigned-clock-rates = <40000000>;
    fsl,clk-source= <0>;
    fsl,stop-mode = <&gpr 0x10 5 0x10 21>;
    status = "disabled";
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 107>,
      <&clk 110>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 205>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 206>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 207>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 208>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 254>,
      <&clk 254>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mu@30aa0000 {
    compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 213>;
    clock-names = "mu";
    #mbox-cells = <2>;
   };

   i2c5: i2c@30ad0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    reg = <0x30ad0000 0x10000>;
    interrupts = <0 76 4>;
    clocks = <&clk 231>;
    status = "disabled";
   };

   i2c6: i2c@30ae0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    reg = <0x30ae0000 0x10000>;
    interrupts = <0 77 4>;
    clocks = <&clk 232>;
    status = "disabled";
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 257>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 136>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 258>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 137>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 277>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 169>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mm-fspi";
    reg = <0x30bb0000 0x10000>, <0x08000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 226>,
      <&clk 226>;
    clock-names = "fspi", "fspi_en";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 135>;
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 236>,
      <&clk 107>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec: ethernet@30be0000 {
    compatible = "fsl,imx8mm-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>;
    clocks = <&clk 192>,
      <&clk 242>,
      <&clk 132>,
      <&clk 131>,
      <&clk 133>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 94>,
        <&clk 132>,
        <&clk 131>,
        <&clk 132>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>;
    assigned-clock-rates = <0>, <0>, <125000000>, <100000000>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    nvmem-cells = <&eth_mac1>;
    nvmem-cell-names = "mac-address";
    nvmem_macaddr_swap;
    stop-mode = <&gpr 0x10 3>;
    fsl,wakeup_irq = <2>;
    status = "disabled";
   };

   eqos: ethernet@30bf0000 {
    compatible = "nxp,imx8mp-dwmac-eqos", "snps,dwmac-5.10a";
    reg = <0x30bf0000 0x10000>;
    interrupts = <0 134 4>,
          <0 135 4>;
    interrupt-names = "eth_wake_irq", "macirq";
    clocks = <&clk 237>,
      <&clk 225>,
      <&clk 130>,
      <&clk 129>;
    clock-names = "stmmaceth", "pclk", "ptp_ref", "tx";
    assigned-clocks = <&clk 94>,
        <&clk 130>,
        <&clk 129>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>;
    assigned-clock-rates = <0>, <100000000>, <125000000>;
    nvmem-cells = <&eth_mac2>;
    nvmem-cell-names = "mac-address";
    nvmem_macaddr_swap;
    intf_mode = <&gpr 0x4>;
    status = "disabled";
   };
  };

  aips5: bus@30c00000 {
   compatible = "simple-bus";
   reg = <0x30c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   spba-bus@30c00000 {
    compatible = "fsl,spba-bus", "simple-bus";
    reg = <0x30c00000 0x100000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    sai1: sai@30c10000 {
     compatible = "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30c10000 0x10000>;
     interrupts = <0 95 4>;
     clocks = <&audiomix_clk 0>, <&clk 0>,
       <&audiomix_clk 1>, <&clk 0>,
       <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     fsl,dataline = <0 0xff 0xff>;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    sai2: sai@30c20000 {
     compatible = "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30c20000 0x10000>;
     interrupts = <0 96 4>;
     clocks = <&audiomix_clk 4>, <&clk 0>,
       <&audiomix_clk 5>, <&clk 0>,
       <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     fsl,dataline = <0 0xf 0xf>;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    sai3: sai@30c30000 {
     compatible = "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30c30000 0x10000>;
     interrupts = <0 50 4>;
     clocks = <&audiomix_clk 8>, <&clk 0>,
       <&audiomix_clk 9>, <&clk 0>,
       <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     fsl,dataline = <0 0x3 0x3>;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    sai5: sai@30c50000 {
     compatible = "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30c50000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&audiomix_clk 12>, <&clk 0>,
       <&audiomix_clk 13>, <&clk 0>,
       <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     fsl,dataline = <0 0xf 0xf>;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    sai6: sai@30c60000 {
     compatible = "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30c60000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&audiomix_clk 16>,
       <&clk 0>,
       <&audiomix_clk 17>,
       <&clk 0>,
       <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    sai7: sai@30c80000 {
     compatible = "fsl,imx8mq-sai", "fsl,imx6sx-sai";
     reg = <0x30c80000 0x10000>;
     interrupts = <0 111 4>;
     clocks = <&audiomix_clk 20>, <&clk 0>,
       <&audiomix_clk 21>, <&clk 0>,
       <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    easrc: easrc@30c90000 {
     compatible = "fsl,imx8mn-easrc";
     reg = <0x30c90000 0x10000>;
     interrupts = <0 122 4>;
     clocks = <&audiomix_clk 24>;
     clock-names = "mem";
     dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
            <&sdma2 18 23 0> , <&sdma2 19 23 0>,
            <&sdma2 20 23 0> , <&sdma2 21 23 0>,
            <&sdma2 22 23 0> , <&sdma2 23 23 0>;
     dma-names = "ctx0_rx", "ctx0_tx",
          "ctx1_rx", "ctx1_tx",
          "ctx2_rx", "ctx2_tx",
          "ctx3_rx", "ctx3_tx";
     fsl,easrc-ram-script-name = "imx/easrc/easrc-imx8mn.bin";
     fsl,asrc-rate = <8000>;
     fsl,asrc-width = <16>;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    micfil: micfil@30ca0000 {
     compatible = "fsl,imx8mp-micfil";
     reg = <0x30ca0000 0x10000>;
     interrupts = <0 109 4>,
           <0 110 4>,
           <0 44 4>,
           <0 45 4>;
     clocks = <&audiomix_clk 25>,
       <&audiomix_clk 39>,
       <&clk 38>,
       <&clk 39>,
       <&clk 6>;
     clock-names = "ipg_clk", "ipg_clk_app",
            "pll8k", "pll11k", "clkext3";
     dmas = <&sdma2 24 25 0x80000000>;
     dma-names = "rx";
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    aud2htx: aud2htx@30cb0000 {
     compatible = "fsl,imx8mp-aud2htx";
     reg = <0x30cb0000 0x10000>;
     interrupts = <0 130 4>;
     clocks = <&audiomix_clk 33>;
     clock-names = "bus";
     dmas = <&sdma2 26 2 0>;
     dma-names = "tx";
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };

    xcvr: xcvr@30cc0000 {
     compatible = "fsl,imx8mp-xcvr";
     reg = <0x30cc0000 0x800>,
           <0x30cc0800 0x400>,
           <0x30cc0c00 0x080>,
           <0x30cc0e00 0x080>;
     reg-names = "ram", "regs", "rxfifo",
          "txfifo";
     interrupts =
           <0 128 4>,

           <0 129 4>,

           <0 146 4>;
     clocks = <&audiomix_clk 31>,
       <&audiomix_clk 38>,
       <&audiomix_clk 28>,
       <&audiomix_clk 35>;
     clock-names = "ipg", "phy", "spba", "pll_ipg";
     dmas = <&sdma2 30 2 0>, <&sdma2 31 2 0>;
     dma-names = "rx", "tx";
     resets = <&audiomix_reset 0>;
     power-domains = <&audiomix_pd>;
     status = "disabled";
    };
   };

   sdma3: dma-controller@30e00000 {
    compatible = "fsl,imx8mp-sdma", "fsl,imx7d-sdma";
    reg = <0x30e00000 0x10000>;
    interrupts = <0 34 4>;
    clocks = <&audiomix_clk 27>,
      <&audiomix_clk 27>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
    fsl,ratio-1-1;
    power-domains = <&audiomix_pd>;
    status = "disabled";
   };

   sdma2: dma-controller@30e10000 {
    compatible = "fsl,imx8mp-sdma", "fsl,imx7d-sdma";
    reg = <0x30e10000 0x10000>;
    interrupts = <0 103 4>;
    clocks = <&clk 111>,
      <&clk 108>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
    fsl,ratio-1-1;
    power-domains = <&audiomix_pd>;
    status = "disabled";
   };

   audiomix: audiomix@30e20000 {
    compatible = "fsl,imx8mp-audiomix";
    reg = <0x30e20000 0x10000>;

    audiomix_clk: clock-controller {
     compatible = "fsl,imx8mp-audiomix-clk";
     #clock-cells = <1>;
     clocks = <&clk 284>;
     clock-names = "audio_root";
     power-domains = <&audiomix_pd>;
    };

    audiomix_reset: reset-controller {
     compatible = "fsl,imx8mp-audiomix-reset";
     power-domains = <&audiomix_pd>;
     #reset-cells = <1>;
    };

    audiomix_dsp: audiomix_dsp {
     compatible = "fsl,audiomix-dsp";
    };
   };

   mu2: mu2@30e60000 {
    compatible = "fsl,imx8-mu-dsp", "fsl,imx6sx-mu";
    reg = <0x30E60000 0x10000>;
    interrupts = <0 136 4>;
    fsl,dsp_ap_mu_id = <2>;
     #mbox-cells = <2>;
    clocks = <&audiomix_clk 36>;
    status = "okay";
   };
  };

  aips4: bus@32c00000 {
   compatible = "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mipi_dsi: mipi_dsi@32e60000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-mipi-dsim";
    reg = <0x32e60000 0x10000>;
    clocks = <&clk 269>,
      <&clk 171>;
    clock-names = "cfg", "pll-ref";
    assigned-clocks = <&clk 171>;
    assigned-clock-parents = <&clk 2>;
    assigned-clock-rates = <12000000>;
    interrupts = <0 18 4>;
    power-domains = <&mipi_phy1_pd>;
    blk-ctl = <&mediamix_blk_ctl>;
    status = "disabled";

    port@0 {
     dsim_from_lcdif: endpoint {
      remote-endpoint = <&lcdif_to_dsim>;
     };
    };
   };

   lcdif1: lcd-controller@32e80000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-lcdif1";
    reg = <0x32e80000 0x10000>;
    clocks = <&clk 273>,
      <&clk 270>,
      <&clk 269>;
    clock-names = "pix", "disp-axi", "disp-apb";
    assigned-clocks = <&clk 172>,
        <&clk 97>,
        <&clk 98>;
    assigned-clock-parents = <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rates = <0>, <500000000>, <200000000>;
    interrupts = <0 5 4>;
    blk-ctl = <&mediamix_blk_ctl>;
    power-domains = <&mediamix_pd>;
    status = "disabled";

    lcdif1_disp: port@0 {
     reg = <0>;

     lcdif_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif>;
     };
    };
   };

   lcdif2: lcd-controller@32e90000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-lcdif2";
    reg = <0x32e90000 0x10000>;
    clocks = <&clk 274>,
      <&clk 270>,
      <&clk 269>;
    clock-names = "pix", "disp-axi", "disp-apb";
    assigned-clocks = <&clk 289>,
        <&clk 97>,
        <&clk 98>;
    assigned-clock-parents = <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rates = <0>, <500000000>, <200000000>;
    interrupts = <0 6 4>;
    power-domains = <&mediamix_pd>;
    status = "disabled";

    lcdif2_disp: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     lcdif2_disp_ldb_ch0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&ldb_ch0>;
     };

     lcdif2_disp_ldb_ch1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&ldb_ch1>;
     };
    };
   };

   mediamix_blk_ctl: blk-ctl@32ec0000 {
    compatible = "fsl,imx8mp-mediamix-blk-ctl",
          "syscon";
    reg = <0x32ec0000 0x10000>;
    clocks = <&clk 269>;
   };

   ldb: ldb@32ec005c {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ldb";
    clocks = <&clk 290>;
    clock-names = "ldb";
    assigned-clocks = <&clk 174>;
    assigned-clock-parents = <&clk 40>;
    gpr = <&mediamix_blk_ctl>;
    power-domains = <&mediamix_pd>;
    status = "disabled";

    lvds-channel@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;
     phys = <&ldb_phy1>;
     phy-names = "ldb_phy";
     status = "disabled";

     port@0 {
      reg = <0>;

      ldb_ch0: endpoint {
       remote-endpoint = <&lcdif2_disp_ldb_ch0>;
      };
     };
    };

    lvds-channel@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;
     phys = <&ldb_phy2>;
     phy-names = "ldb_phy";
     status = "disabled";

     port@0 {
      reg = <0>;

      ldb_ch1: endpoint {
       remote-endpoint = <&lcdif2_disp_ldb_ch1>;
      };
     };
    };
   };


   hdmi_blk: hdmi-blk@32fc0000 {
    compatible = "syscon";
    reg = <0x32fc0000 0x1000>;
   };

   hdmimix: hdmimix@32fc0000 {
    compatible = "fsl,imx8mp-audiomix", "fsl,imx8mp-hdmimix";
    reg = <0x32fc0000 0x1000>;

    hdmimix_clk: clock-controller {
     compatible = "fsl,imx8mp-hdmimix-clk";
     #clock-cells = <1>;
     clocks = <&clk 0>;
     clock-names = "dummy";
     status = "disabled";
    };

    hdmimix_reset: reset-controller {
     compatible = "fsl,imx8mp-hdmimix-reset";
     #reset-cells = <1>;
     status = "disabled";
    };
   };

   irqsteer_hdmi: irqsteer@32fc2000 {
    compatible = "fsl,imx-irqsteer";
    reg = <0x32fc2000 0x1000>;
    interrupts = <0 43 4>;
    interrupt-controller;
    interrupt-parent = <&gic>;
    #interrupt-cells = <1>;
    fsl,channel = <1>;
    fsl,num-irqs = <64>;
    clocks = <&hdmimix_clk 6>;
    clock-names = "ipg";
    assigned-clocks = <&clk 99>;
    assigned-clock-parents = <&clk 56>;
    assigned-clock-rates = <200000000>;
    resets = <&hdmimix_reset 0x5>;
    status = "disabled";
   };

   hdmi_pavi: hdmi-pai-pvi@32fc4000 {
    compatible = "fsl,imx8mp-hdmi-pavi";
    reg = <0x32fc4000 0x1000>;
    clocks = <&hdmimix_clk 32>,
      <&hdmimix_clk 23>;
    clock-names = "pvi_clk", "pai_clk";
    resets = <&hdmimix_reset 0x2>,
      <&hdmimix_reset 0x3>;
    reset-names = "pai_rst", "pvi_rst";
    status = "disabled";
   };

   lcdif3: lcd-controller@32fc6000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-lcdif3";
    reg = <0x32fc6000 0x10000>;
    clocks = <&hdmiphy 0>,
      <&clk 100>,
      <&clk 99>,
      <&hdmimix_clk 0>,
      <&hdmimix_clk 1>,
      <&hdmimix_clk 3>,
      <&hdmimix_clk 5>,
      <&hdmimix_clk 9>,
      <&hdmimix_clk 10>,
      <&hdmimix_clk 11>,
      <&hdmimix_clk 12>,
      <&hdmimix_clk 13>,
      <&hdmimix_clk 7>;
    clock-names = "pix", "disp-axi", "disp-apb",
       "mix_apb","mix_axi", "xtl_24m", "mix_pix", "lcdif_apb",
       "lcdif_axi", "lcdif_pdi", "lcdif_pix", "lcdif_spu",
       "noc_hdmi";
    assigned-clocks = <&clk 100>,
        <&clk 99>;
    assigned-clock-parents = <&clk 64>,
        <&clk 56>;
    assigned-clock-rates = <500000000>, <200000000>;
    interrupts = <8 4>;
    interrupt-parent = <&irqsteer_hdmi>;
    resets = <&hdmimix_reset 0x7>;
    power-domains = <&hdmimix_pd>;
    status = "disabled";

    lcdif3_disp: port@0 {
     reg = <0>;

     lcdif3_to_hdmi: endpoint {
      remote-endpoint = <&hdmi_from_lcdif3>;
     };
    };
   };

   hdmi: hdmi@32fd8000 {
    compatible = "fsl,imx8mp-hdmi";
    reg = <0x32fd8000 0x7eff>;
    interrupts = <0 4>;
    interrupt-parent = <&irqsteer_hdmi>;
    clocks = <&clk 99>,
      <&clk 167>,
      <&hdmimix_clk 29>,
      <&hdmimix_clk 27>,
      <&hdmimix_clk 26>,
      <&hdmimix_clk 25>,
      <&hdmimix_clk 24>,
      <&hdmimix_clk 21>,
      <&hdmimix_clk 20>,
      <&hdmimix_clk 19>,
      <&hdmimix_clk 14>,
      <&hdmimix_clk 36>;
    clock-names = "iahb", "isfr",
        "phy_int", "prep_clk", "skp_clk", "sfr_clk", "pix_clk",
        "cec_clk", "apb_clk", "hpi_clk", "fdcc_ref", "pipe_clk";
    assigned-clocks = <&clk 99>,
       <&clk 100>,
       <&clk 167>;
    assigned-clock-parents = <&clk 56>,
       <&clk 64>,
       <&clk 2>;
    assigned-clock-rates = <200000000>, <500000000>, <24000000>;
    phys = <&hdmiphy>;
    phy-names = "hdmi";
    resets = <&hdmimix_reset 0x0>;
    gpr = <&hdmi_blk>;
    power-domains = <&hdmi_phy_pd>;
    status = "disabled";

    port@0 {
     hdmi_from_lcdif3: endpoint {
      remote-endpoint = <&lcdif3_to_hdmi>;
     };
    };
   };

   hdmiphy: hdmiphy@32fdff00 {
    compatible = "fsl,samsung-hdmi-phy";
    reg = <0x32fdff00 0x100>;
    #clock-cells = <1>;
    clocks = <&hdmimix_clk 28>,
      <&hdmimix_clk 3>;
    clock-names = "apb", "ref";
    clock-output-names = "hdmi_phy";
    #phy-cells = <0>;
    resets = <&hdmimix_reset 0x1>;
    status = "disabled";
   };

   mediamix_gasket0: gasket@32ec0060 {
    compatible = "fsl,imx8mp-iomuxc-gpr", "syscon";
    reg = <0x32ec0060 0x28>;
   };

   mediamix_gasket1: gasket@32ec0090 {
    compatible = "fsl,imx8mp-iomuxc-gpr", "syscon";
    reg = <0x32ec0090 0x28>;
   };

   ldb_phy: phy@32ec0128 {
    compatible = "fsl,imx8mp-lvds-phy";
    #address-cells = <1>;
    #size-cells = <0>;
    gpr = <&mediamix_blk_ctl>;
    clocks = <&clk 269>;
    clock-names = "apb";
    power-domains = <&mediamix_pd>;
    status = "disabled";

    ldb_phy1: port@0 {
     reg = <0>;
     #phy-cells = <0>;
    };

    ldb_phy2: port@1 {
     reg = <1>;
     #phy-cells = <0>;
    };
   };

   mediamix_gpr: media_gpr@32ec0008 {
    compatible = "fsl,imx8mp-iomuxc-gpr", "syscon";
    reg = <0x32ec0008 0x4>;
   };

   isi_chain_buf: isi_chain@32e02000{
    compatible = "fsl,imx8mp-iomuxc-gpr", "syscon";
    reg = <0x32e02000 0x4>;
   };

   cameradev: camera {
    compatible = "fsl,mxc-md", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;
    status = "disabled";

    isi_0: isi@32e00000 {
     compatible = "fsl,imx8mp-isi", "fsl,imx8mn-isi";
     reg = <0x32e00000 0x2000>;
     interrupts = <0 16 4>;
     interface = <2 0 2>;
     clocks = <&clk 97>,
       <&clk 98>,
       <&clk 270>,
       <&clk 269>;
     clock-names = "disp_axi", "disp_apb", "disp_axi_root", "disp_apb_root";
     assigned-clocks = <&clk 270>,
         <&clk 269>;
     assigned-clock-rates = <500000000>, <200000000>;
     no-reset-control;
     power-domains = <&mediamix_pd>;
     isi_chain = <&isi_chain_buf>;
     status = "disabled";

     cap_device {
      compatible = "imx-isi-capture";
      status = "disabled";
     };

     m2m_device{
      compatible = "imx-isi-m2m";
      status = "disabled";
     };
    };

    isi_1: isi@32e02000 {
     compatible = "fsl,imx8mp-isi", "fsl,imx8mn-isi";
     reg = <0x32e02000 0x2000>;
     interrupts = <0 42 4>;
     interface = <3 0 2>;
     clocks = <&clk 97>,
       <&clk 98>,
       <&clk 270>,
       <&clk 269>;
     clock-names = "disp_axi", "disp_apb", "disp_axi_root", "disp_apb_root";
     assigned-clocks = <&clk 270>,
         <&clk 269>;
     assigned-clock-rates = <500000000>, <200000000>;
     no-reset-control;
     power-domains = <&mediamix_pd>;
     status = "disabled";

     cap_device {
      compatible = "imx-isi-capture";
      status = "disabled";
     };
    };

    isp_0: isp@32e10000 {
     compatible = "fsl,imx8mp-isp";
     reg = <0x32e10000 0x10000>;
     interrupts = <0 74 4>;
     clocks = <&clk 74>;
     clock-names = "isp_root";
     assigned-clocks = <&clk 74>;
     assigned-clock-parents = <&clk 64>;
     assigned-clock-rates = <500000000>;
     power-domains = <&ispdwp_pd>;
     id = <0>;
     status = "disabled";
    };

    isp_1: isp@32e20000 {
     compatible = "fsl,imx8mp-isp";
     reg = <0x32e20000 0x10000>;
     interrupts = <0 75 4>;
     clocks = <&clk 74>;
     clock-names = "isp_root";
     assigned-clocks = <&clk 74>;
     assigned-clock-parents = <&clk 64>;
     assigned-clock-rates = <500000000>;
     power-domains = <&ispdwp_pd>;
     id = <1>;
     status = "disabled";
    };

    dewarp: dwe@32e30000 {
     compatible = "fsl,imx8mp-dwe";
     reg = <0x32e30000 0x10000>;
     interrupts = <0 100 4>;
     status = "disabled";
    };

    mipi_csi_0: csi@32e40000 {
     compatible = "fsl,imx8mp-mipi-csi", "fsl,imx8mn-mipi-csi";
     reg = <0x32e40000 0x10000>;
     interrupts = <0 17 4>;
     clock-frequency = <500000000>;
     clocks = <&clk 170>,
       <&clk 97>,
       <&clk 98>;
     clock-names = "mipi_clk", "disp_axi", "disp_apb";
     assigned-clocks = <&clk 170>;
     assigned-clock-parents = <&clk 65>;
     assigned-clock-rates = <500000000>;
     bus-width = <4>;
     csi-gpr = <&mediamix_gasket0>;
     gpr = <&mediamix_blk_ctl>;
     no-reset-control;
     power-domains = <&mipi_phy1_pd>;
     status = "disabled";
    };

    mipi_csi_1: csi@32e50000 {
     compatible = "fsl,imx8mp-mipi-csi", "fsl,imx8mn-mipi-csi";
     reg = <0x32e50000 0x10000>;
     interrupts = <0 80 4>;
     clock-frequency = <266000000>;
     clocks = <&clk 173>,
       <&clk 97>,
       <&clk 98>;
     clock-names = "mipi_clk", "disp_axi", "disp_apb";
     assigned-clocks = <&clk 173>;
     assigned-clock-parents = <&clk 65>;
     assigned-clock-rates = <266000000>;
     bus-width = <4>;
     csi-gpr = <&mediamix_gasket1>;
     gpr = <&mediamix_blk_ctl>;
     no-reset-control;
     power-domains = <&mipi_phy2_pd>;
     status = "disabled";
    };
   };
  };
 };

 pcie_phy: pcie-phy@32f00000 {
  compatible = "fsl,imx8mp-pcie-phy";
  reg = <0x0 0x32f00000 0x0 0x10000>;
  clocks = <&clk 119>;
  clock-names = "phy";
  assigned-clocks = <&clk 119>;
  assigned-clock-parents = <&clk 2>;
  #phy-cells = <0>;
  status = "disabled";
 };

 hsio_mix: hsio-mix@32f10000 {
    compatible = "fsl,imx8mp-hsio-mix";
    reg = <0x0 0x32f10000 0x0 0x8>;
 };

 dma_apbh: dma-apbh@33000000 {
  compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
  reg = <0 0x33000000 0 0x2000>;
  interrupts = <0 12 4>,
        <0 12 4>,
        <0 12 4>,
        <0 12 4>;
  interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
  #dma-cells = <1>;
  dma-channels = <4>;
  clocks = <&clk 228>;
 };

 gpmi: gpmi-nand@33002000{
  compatible = "fsl,imx7d-gpmi-nand";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0x33002000 0 0x2000>, <0 0x33004000 0 0x4000>;
  reg-names = "gpmi-nand", "bch";
  interrupts = <0 14 4>;
  interrupt-names = "bch";
  clocks = <&clk 227>,
   <&clk 228>;
  clock-names = "gpmi_io", "gpmi_bch_apb";
  dmas = <&dma_apbh 0>;
  dma-names = "rx-tx";
  status = "disabled";
 };

 pcie: pcie@33800000 {
  compatible = "fsl,imx8mp-pcie", "snps,dw-pcie";
  reg = <0x0 0x33800000 0x0 0x400000>,
   <0x0 0x1ff00000 0x0 0x80000>;
  reg-names = "dbi", "config";
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0x00000000 0x0 0x1ff80000 0 0x00010000
      0x82000000 0 0x18000000 0x0 0x18000000 0 0x07f00000>;
  num-lanes = <1>;
  interrupts = <0 140 4>,
    <0 127 4>;
  interrupt-names = "msi", "dma";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &gic 0 126 4>,
    <0 0 0 2 &gic 0 125 4>,
    <0 0 0 3 &gic 0 124 4>,
    <0 0 0 4 &gic 0 123 4>;
  fsl,max-link-speed = <3>;
  power-domains = <&pcie_pd>;
  resets = <&src 26>,
    <&src 27>,
    <&src 28>,
    <&src 50>,
    <&src 29>;
  reset-names = "pciephy", "pciephy_perst", "apps", "clkreq", "turnoff";
  phys = <&pcie_phy>;
  phy-names = "pcie-phy";
  fsl,imx8mp-hsio-mix = <&hsio_mix>;
  status = "disabled";
 };

 pcie_ep: pcie_ep@33800000 {
  compatible = "fsl,imx8mp-pcie-ep";
  reg = <0x0 0x33800000 0x0 0x000400000>,
        <0x0 0x18000000 0x0 0x08000000>;
  reg-names = "regs", "addr_space";
  num-lanes = <1>;
  interrupts = <0 127 4>;
  interrupt-names = "dma";
  fsl,max-link-speed = <3>;
  power-domains = <&pcie_pd>;
  resets = <&src 26>,
    <&src 27>,
    <&src 28>,
    <&src 50>,
    <&src 29>;
  reset-names = "pciephy", "pciephy_perst", "apps", "clkreq", "turnoff";
  phys = <&pcie_phy>;
  phy-names = "pcie-phy";
  fsl,imx8mp-hsio-mix = <&hsio_mix>;
  num-ib-windows = <4>;
  num-ob-windows = <4>;
  status = "disabled";
 };

 gpu_3d: gpu3d@38000000 {
  compatible = "fsl,imx8-gpu";
  reg = <0x0 0x38000000 0x0 0x8000>;
  interrupts = <0 3 4>;
  clocks = <&clk 248>,
    <&clk 88>,
    <&clk 101>,
    <&clk 102>;
  clock-names = "core", "shader", "axi", "ahb";
  assigned-clocks = <&clk 69>,
      <&clk 70>,
      <&clk 101>,
      <&clk 102>;
  assigned-clock-parents = <&clk 65>,
      <&clk 65>,
      <&clk 56>,
      <&clk 56>;
  assigned-clock-rates = <1000000000>, <1000000000>,
           <800000000>, <400000000>;
  power-domains = <&gpu3d_pd>;
  status = "disabled";
 };

 gpu_2d: gpu2d@38008000 {
  compatible = "fsl,imx8-gpu";
  reg = <0x0 0x38008000 0x0 0x8000>;
  interrupts = <0 25 4>;
  clocks = <&clk 247>,
    <&clk 101>,
    <&clk 102>;
  clock-names = "core", "axi", "ahb";
  assigned-clocks = <&clk 71>,
      <&clk 101>,
      <&clk 102>;
  assigned-clock-parents = <&clk 65>,
      <&clk 56>,
      <&clk 56>;
  assigned-clock-rates = <1000000000>, <800000000>, <400000000>;
  power-domains = <&gpu2d_pd>;
  status = "disabled";
 };

 usb3_phy0: usb-phy@381f0040 {
  compatible = "fsl,imx8mp-usb-phy";
  reg = <0 0x381f0040 0 0x40>;
  clocks = <&clk 256>;
  clock-names = "phy";
  assigned-clocks = <&clk 147>;
  assigned-clock-parents = <&clk 2>;
  #phy-cells = <0>;
  status = "disabled";
 };

 usb3_0: usb@32f10100 {
  compatible = "fsl,imx8mp-dwc3";
  reg = <0 0x32f10100 0 0x8>;
  clocks = <&clk 268>,
    <&clk 255>;
  clock-names = "hsio", "suspend";
  interrupts = <0 148 4>;
  power-domains = <&hsiomix_pd>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usb_dwc3_0: dwc3@38100000 {
   compatible = "snps,dwc3";
   reg = <0 0x38100000 0 0x10000>;
   clocks = <&clk 91>,
     <&clk 146>,
     <&clk 255>;
   clock-names = "bus_early", "ref", "suspend";
   assigned-clocks = <&clk 73>;
   assigned-clock-parents = <&clk 64>;
   assigned-clock-rates = <500000000>;
   interrupts = <0 40 4>;
   phys = <&usb3_phy0>, <&usb3_phy0>;
   phy-names = "usb2-phy", "usb3-phy";
   snps,dis-u2-freeclk-exists-quirk;
   status = "disabled";
  };

 };

 usb3_phy1: usb-phy@382f0040 {
  compatible = "fsl,imx8mp-usb-phy";
  reg = <0 0x382f0040 0 0x40>;
  clocks = <&clk 256>;
  clock-names = "phy";
  assigned-clocks = <&clk 147>;
  assigned-clock-parents = <&clk 2>;
  #phy-cells = <0>;
  status = "disabled";
 };

 usb3_1: usb@32f10108 {
  compatible = "fsl,imx8mp-dwc3";
  reg = <0 0x32f10108 0 0x8>;
  clocks = <&clk 268>,
    <&clk 255>;
  clock-names = "hsio", "suspend";
  interrupts = <0 149 4>;
  power-domains = <&hsiomix_pd>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usb_dwc3_1: dwc3@38200000 {
   compatible = "snps,dwc3";
   reg = <0 0x38200000 0 0x10000>;
   clocks = <&clk 91>,
     <&clk 146>,
     <&clk 255>;
   clock-names = "bus_early", "ref", "suspend";
   assigned-clocks = <&clk 73>;
   assigned-clock-parents = <&clk 64>;
   assigned-clock-rates = <500000000>;
   interrupts = <0 41 4>;
   phys = <&usb3_phy1>, <&usb3_phy1>;
   phy-names = "usb2-phy", "usb3-phy";
   snps,dis-u2-freeclk-exists-quirk;
   status = "disabled";
  };
 };

 vpu_g1: vpu_g1@38300000 {
  compatible = "nxp,imx8mm-hantro","nxp,imx8mp-hantro";
  reg = <0x0 0x38300000 0x0 0x100000>;
  reg-names = "regs_hantro";
  interrupts = <0 7 4>;
  interrupt-names = "irq_hantro";
  clocks = <&clk 262>, <&clk 282>;
  clock-names = "clk_hantro", "clk_hantro_bus";
  assigned-clocks = <&clk 114>, <&clk 96>;
  assigned-clock-parents = <&clk 56>, <&clk 56>;
  assigned-clock-rates = <800000000>, <800000000>;
  power-domains = <&vpu_g1_pd>;
  status = "disabled";
 };

 vpu_g2: vpu_g2@38310000 {
  compatible = "nxp,imx8mm-hantro","nxp,imx8mp-hantro";
  reg = <0x0 0x38310000 0x0 0x100000>;
  reg-names = "regs_hantro";
  interrupts = <0 8 4>;
  interrupt-names = "irq_hantro";
  clocks = <&clk 266>, <&clk 282>;
  clock-names = "clk_hantro", "clk_hantro_bus";
  assigned-clocks = <&clk 115>, <&clk 96>, <&clk 23>;
  assigned-clock-parents = <&clk 43>, <&clk 56>;
  assigned-clock-rates = <700000000>, <800000000>, <700000000>;
  power-domains = <&vpu_g2_pd>;
  status = "disabled";
 };

 vpu_vc8000e: vpu_vc8000e@38320000 {
  compatible = "nxp,imx8mp-hantro-vc8000e";
  reg = <0x0 0x38320000 0x0 0x10000>;
  reg-names = "regs_hantro_vc8000e";
  interrupts = <0 30 4>;
  interrupt-names = "irq_hantro_vc8000e";
  clocks = <&clk 265>, <&clk 282>;
  clock-names = "clk_hantro_vc8000e", "clk_hantro_vc8000e_bus";
  assigned-clocks = <&clk 181>,<&clk 96>;
  assigned-clock-parents = <&clk 65>, <&clk 56>;
  assigned-clock-rates = <500000000>, <800000000>;
  power-domains = <&vpu_h1_pd>;
  status = "disabled";
 };

 ml_vipsi: vipsi@38500000 {
  compatible = "fsl,imx8-gpu", "fsl,imx8-vipsi";
  reg = <0x0 0x38500000 0x0 0x20000>;
  interrupts = <0 13 4>;
  clocks = <&clk 267>,
    <&clk 267>,
    <&clk 105>,
    <&clk 106>;
  clock-names = "core", "shader", "axi", "ahb";
  assigned-clocks = <&clk 68>,
      <&clk 105>,
      <&clk 106>;
  assigned-clock-parents = <&clk 65>,
      <&clk 56>,
      <&clk 56>;
  assigned-clock-rates = <1000000000>, <800000000>, <400000000>;
  power-domains = <&mlmix_pd>;
  status = "disabled";
 };

 dsp: dsp@3b6e8000 {
  compatible = "fsl,imx8mp-dsp-v1";
  memory-region = <&dsp_reserved>;
  reg = <0x0 0x3B6E8000 0x0 0x88000>;
  clocks = <&audiomix_clk 32>,
    <&audiomix_clk 29>,
    <&audiomix_clk 30>,
    <&audiomix_clk 36>;
  clock-names = "ocram", "core", "debug", "mu2";
  fsl,dsp-firmware = "imx/dsp/hifi4.bin";
  power-domains = <&audiomix_pd>;
  mbox-names = "txdb0", "txdb1", "rxdb0", "rxdb1";
  mboxes = <&mu2 2 0>,
   <&mu2 2 1>,
   <&mu2 3 0>,
   <&mu2 3 1>;
  status = "disabled";
 };

 display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&lcdif1_disp>,
   <&lcdif2_disp>,
   <&lcdif3_disp>;
 };

 imx_ion: imx_ion {
  compatible = "fsl,mxc-ion";
  fsl,heap-id = <0>;
 };

 mix_gpu_ml: mix_gpu_ml {
  compatible = "fsl,imx8mp-gpu", "fsl,imx8-gpu-ss";
  cores = <&gpu_3d>, <&ml_vipsi>, <&gpu_2d>;
  reg = <0x0 0x40000000 0x0 0xC0000000>, <0x0 0x0 0x0 0x10000000>;
  reg-names = "phys_baseaddr", "contiguous_mem";
  status = "disabled";
 };

 rpmsg: rpmsg{
  compatible = "fsl,imx8mq-rpmsg";





  mbox-names = "tx", "rx", "rxdb";
  mboxes = <&mu 0 1
     &mu 1 1
     &mu 3 1>;
  status = "disabled";
 };

 i2c_rpbus_3: i2c-rpbus-3 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 etm0: etm@28440000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x28440000 0x0 0x10000>;
  arm,primecell-periphid = <0xbb95d>;
  cpu = <&A53_0>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  out-ports {
   port {
    etm0_out_port: endpoint {
     remote-endpoint = <&ca_funnel_in_port0>;
    };
   };
  };
 };

 etm1: etm@28540000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x28540000 0x0 0x10000>;
  arm,primecell-periphid = <0xbb95d>;
  cpu = <&A53_1>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  out-ports {
   port {
    etm1_out_port: endpoint {
     remote-endpoint = <&ca_funnel_in_port1>;
    };
   };
  };
 };

 etm2: etm@28640000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x28640000 0x0 0x10000>;
  arm,primecell-periphid = <0xbb95d>;
  cpu = <&A53_2>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  out-ports {
   port {
    etm2_out_port: endpoint {
     remote-endpoint = <&ca_funnel_in_port2>;
    };
   };
  };
 };

 etm3: etm@28740000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x28740000 0x0 0x10000>;
  arm,primecell-periphid = <0xbb95d>;
  cpu = <&A53_3>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  out-ports {
   port {
    etm3_out_port: endpoint {
     remote-endpoint = <&ca_funnel_in_port3>;
    };
   };
  };
 };

 funnel0: funnel {




  compatible = "arm,coresight-static-funnel";
  status = "disabled";

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    ca_funnel_in_port0: endpoint {
     remote-endpoint = <&etm0_out_port>;
    };
   };

   port@1 {
    reg = <1>;
    ca_funnel_in_port1: endpoint {
     remote-endpoint = <&etm1_out_port>;
    };
   };

   port@2 {
    reg = <2>;
    ca_funnel_in_port2: endpoint {
     remote-endpoint = <&etm2_out_port>;
    };
   };

   port@3 {
    reg = <3>;
    ca_funnel_in_port3: endpoint {
     remote-endpoint = <&etm3_out_port>;
    };
   };
  };

  out-ports {
   port {
    ca_funnel_out_port0: endpoint {
     remote-endpoint = <&hugo_funnel_in_port0>;
    };
   };
  };

 };

 funnel1: funnel@28c03000 {
  compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
  reg = <0x0 0x28c03000 0x0 0x1000>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    hugo_funnel_in_port0: endpoint {
     remote-endpoint = <&ca_funnel_out_port0>;
    };
   };

   port@1 {
    reg = <1>;
    hugo_funnel_in_port1: endpoint {

    };
   };

   port@2 {
    reg = <2>;
    hugo_funnel_in_port2: endpoint {

    };
   };

  };

  out-ports {
   port {
    hugo_funnel_out_port0: endpoint {
     remote-endpoint = <&etf_in_port>;
    };
   };
  };
 };

 etf@28c04000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  reg = <0x0 0x28c04000 0x0 0x1000>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  in-ports {
   port {
    etf_in_port: endpoint {
     remote-endpoint = <&hugo_funnel_out_port0>;
    };
   };
  };

  out-ports {
   port {
    etf_out_port: endpoint {
     remote-endpoint = <&etr_in_port>;
    };
   };
  };
 };

 etr@28c06000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  reg = <0x0 0x28c06000 0x0 0x1000>;
  clocks = <&clk 93>;
  clock-names = "apb_pclk";
  status = "disabled";

  in-ports {
   port {
    etr_in_port: endpoint {
     remote-endpoint = <&etf_out_port>;
    };
   };
  };
 };
};
# 10 "arch/arm64/boot/dts/freescale/imx8mp-evk.dts" 2

/ {
 model = "NXP i.MX8MPlus EVK board";
 compatible = "fsl,imx8mp-evk", "fsl,imx8mp";

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rpmsg_reserved: rpmsg@0x55800000 {
   no-map;
   reg = <0 0x55800000 0 0x800000>;
  };
 };

 chosen {
  stdout-path = &uart2;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_led>;

  status {
   label = "status";
   gpios = <&gpio3 16 0>;
   default-state = "on";
  };
 };

 reg_can1_stby: regulator-can1-stby {
  compatible = "regulator-fixed";
  regulator-name = "can1-stby";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_flexcan1_reg>;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio5 5 0>;
  enable-active-high;
 };

 reg_can2_stby: regulator-can2-stby {
  compatible = "regulator-fixed";
  regulator-name = "can2-stby";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_flexcan2_reg>;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio4 27 0>;
  enable-active-high;
 };

 reg_usb1_host_vbus: regulator-usb1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb1_host_vbus";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usb1_vbus>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio1 14 0>;
  enable-active-high;
  regulator-always-on;
 };

 reg_usdhc2_vmmc: regulator-usdhc2 {
  compatible = "regulator-fixed";
  regulator-name = "VSD_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio2 19 0>;
  enable-active-high;
  startup-delay-us = <100>;
  off-on-delay-us = <12000>;
 };

 reg_audio_pwr: regulator-audio-pwr {
  compatible = "regulator-fixed";
  regulator-name = "audio-pwr";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio4 29 0>;
  enable-active-high;
  regulator-always-on;
 };

 cbtl04gp {
  compatible = "nxp,cbtl04gp";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_typec_mux>;
  switch-gpios = <&gpio4 20 1>;
  orientation-switch;

  port {
   usb3_data_ss: endpoint {
    remote-endpoint = <&typec_con_ss>;
   };
  };
 };

 bt_sco_codec: bt_sco_codec {
  #sound-dai-cells = <1>;
  compatible = "linux,bt-sco";
 };

 sound-bt-sco {
  compatible = "simple-audio-card";
  simple-audio-card,name = "bt-sco-audio";
  simple-audio-card,format = "dsp_a";
  simple-audio-card,bitclock-inversion;
  simple-audio-card,frame-master = <&btcpu>;
  simple-audio-card,bitclock-master = <&btcpu>;

  btcpu: simple-audio-card,cpu {
   sound-dai = <&sai2>;
   dai-tdm-slot-num = <2>;
   dai-tdm-slot-width = <16>;
  };

  simple-audio-card,codec {
   sound-dai = <&bt_sco_codec 1>;
  };
 };

 sound-hdmi {
  compatible = "fsl,imx-audio-cdnhdmi";
  model = "audio-hdmi";
  audio-cpu = <&aud2htx>;
  hdmi-out;
  constraint-rate = <44100>,
    <88200>,
    <176400>,
    <32000>,
    <48000>,
    <96000>,
    <192000>;
  status = "okay";
 };

 sound-wm8960 {
  compatible = "fsl,imx7d-evk-wm8960", "fsl,imx-audio-wm8960";
  model = "wm8960-audio";
  cpu-dai = <&sai3>;
  audio-codec = <&codec>;
  asrc-controller = <&easrc>;
  codec-master;

  hp-det = <3 0>;
  hp-det-gpios = <&gpio4 28 0>;
  mic-det-gpios = <&gpio4 28 0>;
  audio-routing =
   "Headphone Jack", "HP_L",
   "Headphone Jack", "HP_R",
   "Ext Spk", "SPK_LP",
   "Ext Spk", "SPK_LN",
   "Ext Spk", "SPK_RP",
   "Ext Spk", "SPK_RN",
   "LINPUT1", "Mic Jack",
   "LINPUT3", "Mic Jack",
   "Mic Jack", "MICB",
   "CPU-Playback", "ASRC-Playback",
   "Playback", "CPU-Playback",
   "ASRC-Capture", "CPU-Capture",
   "CPU-Capture", "Capture";
 };

 sound-micfil {
  compatible = "fsl,imx-audio-micfil";
  model = "imx-audio-micfil";
  cpu-dai = <&micfil>;
 };

 sound-xcvr {
  compatible = "fsl,imx-audio-xcvr";
  model = "imx-audio-xcvr";
  cpu-dai = <&xcvr>;
 };

 lvds_backlight: lvds_backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm2 0 100000>;
  status = "okay";

  brightness-levels = < 0 1 2 3 4 5 6 7 8 9
         10 11 12 13 14 15 16 17 18 19
         20 21 22 23 24 25 26 27 28 29
         30 31 32 33 34 35 36 37 38 39
         40 41 42 43 44 45 46 47 48 49
         50 51 52 53 54 55 56 57 58 59
         60 61 62 63 64 65 66 67 68 69
         70 71 72 73 74 75 76 77 78 79
         80 81 82 83 84 85 86 87 88 89
         90 91 92 93 94 95 96 97 98 99
        100>;
  default-brightness-level = <80>;
 };
};

&aud2htx {
 status = "okay";
};

&clk {
 init-on-array = <268>;
};

&A53_0 {
 cpu-supply = <&buck2_reg>;
};

&pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm1>;
 status = "okay";
};

&pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm2>;
 status = "okay";
};

&pwm4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm4>;
 status = "okay";
};

&ecspi2 {
 #address-cells = <1>;
 #size-cells = <0>;
 fsl,spi-num-chipselects = <1>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
 cs-gpios = <&gpio5 13 1>;
 status = "okay";

 spidev1: spi@0 {
  reg = <0>;
  compatible = "rohm,dh2228fv";
  spi-max-frequency = <500000>;
 };
};

&eqos {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_eqos>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@1 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <1>;
   eee-broken-1000t;
  };
 };
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy1>;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy1: ethernet-phy@1 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <1>;
   eee-broken-1000t;
  };
 };
};

&flexspi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi0>;
 status = "okay";

 flash0: mt25qu256aba@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  spi-max-frequency = <80000000>;
  spi-tx-bus-width = <4>;
  spi-rx-bus-width = <4>;
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 pmic: pca9450@25 {
  reg = <0x25>;
  compatible = "nxp,pca9450";

  pinctrl-0 = <&pinctrl_pmic>;
  gpio_intr = <&gpio1 3 1>;

  regulators {
   #address-cells = <1>;
   #size-cells = <0>;

   pca9450,pmic-buck2-uses-i2c-dvs;

   pca9450,pmic-buck2-dvs-voltage = <950000>, <850000>;

   buck1_reg: regulator@0 {
    reg = <0>;
    regulator-compatible = "buck1";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };

   buck2_reg: regulator@1 {
    reg = <1>;
    regulator-compatible = "buck2";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };

   buck4_reg: regulator@3 {
    reg = <3>;
    regulator-compatible = "buck4";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck5_reg: regulator@4 {
    reg = <4>;
    regulator-compatible = "buck5";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck6_reg: regulator@5 {
    reg = <5>;
    regulator-compatible = "buck6";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo1_reg: regulator@6 {
    reg = <6>;
    regulator-compatible = "ldo1";
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo2_reg: regulator@7 {
    reg = <7>;
    regulator-compatible = "ldo2";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1150000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo3_reg: regulator@8 {
    reg = <8>;
    regulator-compatible = "ldo3";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo4_reg: regulator@9 {
    reg = <9>;
    regulator-compatible = "ldo4";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo5_reg: regulator@10 {
    reg = <10>;
    regulator-compatible = "ldo5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 adv_bridge: adv7535@3d {
  compatible = "adi,adv7533";
  reg = <0x3d>;
  adi,addr-cec = <0x3b>;
  adi,dsi-lanes = <4>;
  status = "okay";

  port {
   adv7535_from_dsim: endpoint {
    remote-endpoint = <&dsim_to_adv7535>;
   };
  };
 };

 lvds_bridge: lvds-to-hdmi-bridge@4c {
  compatible = "ite,it6263";
  reg = <0x4c>;
  reset-gpios = <&gpio1 10 1>;

  port {
   it6263_in: endpoint {
    remote-endpoint = <&lvds_out>;
   };
  };
 };

 ptn5110: tcpc@50 {
  compatible = "nxp,ptn5110";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_typec>;
  reg = <0x50>;
  interrupt-parent = <&gpio4>;
  interrupts = <19 8>;

  port {
   typec_dr_sw: endpoint {
    remote-endpoint = <&usb3_drd_sw>;
   };
  };

  usb_con: connector {
   compatible = "usb-c-connector";
   label = "USB-C";
   power-role = "dual";
   data-role = "dual";
   try-power-role = "sink";
   source-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))>;
   sink-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))
         (((2) << 30) | ((((5000) / 50) & 0x3ff) << 10) | ((((20000) / 50) & 0x3ff) << 20) | ((((3000) / 10) & 0x3ff) << 0))>;
   op-sink-microwatt = <15000000>;
   self-powered;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;
     typec_con_ss: endpoint {
      remote-endpoint = <&usb3_data_ss>;
     };
    };
   };
  };
 };

 ov5640_0: ov5640_mipi@3c {
  compatible = "ovti,ov5640";
  reg = <0x3c>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>, <&pinctrl_csi_mclk>;
  clocks = <&clk 165>;
  clock-names = "xclk";
  assigned-clocks = <&clk 165>;
  assigned-clock-parents = <&clk 2>;
  assigned-clock-rates = <24000000>;
  csi_id = <0>;
  powerdown-gpios = <&gpio2 11 0>;
  reset-gpios = <&gpio1 6 1>;
  mclk = <24000000>;
  mclk_source = <0>;
  mipi_csi;
  status = "okay";

  port {
   ov5640_mipi_0_ep: endpoint {
    remote-endpoint = <&mipi_csi0_ep>;
    data-lanes = <1 2>;
    clock-lanes = <0>;
   };
  };
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c3>;
 status = "okay";

 pca6416: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 ov5640_1: ov5640_mipi@3c {
  compatible = "ovti,ov5640";
  reg = <0x3c>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>, <&pinctrl_csi_mclk>;
  clocks = <&clk 165>;
  clock-names = "xclk";
  assigned-clocks = <&clk 165>;
  assigned-clock-parents = <&clk 2>;
  assigned-clock-rates = <24000000>;
  csi_id = <0>;
  powerdown-gpios = <&gpio4 1 0>;
  reset-gpios = <&gpio4 0 1>;
  mclk = <24000000>;
  mclk_source = <0>;
  mipi_csi;
  status = "disabled";

  port {
   ov5640_mipi_1_ep: endpoint {
    remote-endpoint = <&mipi_csi1_ep>;
    data-lanes = <1 2>;
    clock-lanes = <0>;
   };
  };
 };

 codec: wm8960@1a {
  compatible = "wlf,wm8960";
  reg = <0x1a>;
  clocks = <&audiomix_clk 9>;
  clock-names = "mclk";
  wlf,shared-lrclk;
  SPKVDD1-supply = <&reg_audio_pwr>;
 };
};

&irqsteer_hdmi {
 status = "okay";
};

&flexcan1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan1>;
 xceiver-supply = <&reg_can1_stby>;
 status = "okay";
};

&flexcan2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan2>;
 xceiver-supply = <&reg_can2_stby>;
 pinctrl-assert-gpios = <&pca6416 3 0>;
 status = "disabled";
};

&hdmimix_clk {
 status = "okay";
};

&hdmimix_reset {
 status = "okay";
};

&hdmi_pavi {
 status = "okay";
};

&hdmi {
 status = "okay";
};

&hdmiphy {
 status = "okay";
};

&lcdif1 {
 status = "okay";
};

&lcdif2 {
 status = "okay";
};

&lcdif3 {
 status = "okay";

 thres-low = <1 2>;
 thres-high = <3 4>;
};

&ldb {
 status = "okay";

 lvds-channel@0 {
  fsl,data-mapping = "jeida";
  fsl,data-width = <24>;
  status = "okay";

  port@1 {
   reg = <1>;

   lvds_out: endpoint {
    remote-endpoint = <&it6263_in>;
   };
  };
 };
};

&ldb_phy {
 status = "okay";
};

&mipi_dsi {
 status = "okay";

 port@1 {
  dsim_to_adv7535: endpoint {
   remote-endpoint = <&adv7535_from_dsim>;
   attach-bridge;
  };
 };
};

&easrc {
 fsl,asrc-rate = <48000>;
 status = "okay";
};

&micfil {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pdm>;
 assigned-clocks = <&clk 180>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <196608000>;
 status = "okay";
};

&pcie{
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie>;
 disable-gpio = <&gpio2 6 1>;
 reset-gpio = <&gpio2 7 1>;
 ext_osc = <1>;
 clocks = <&clk 91>,
   <&clk 120>,
   <&clk 119>,
   <&clk 217>;
 clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
 assigned-clocks = <&clk 73>,
     <&clk 120>;
 assigned-clock-parents = <&clk 64>,
     <&clk 57>;
 status = "okay";
};

&pcie_ep{
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie>;
 ext_osc = <1>;
 clocks = <&clk 91>,
   <&clk 120>,
   <&clk 119>,
   <&clk 217>;
 clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
 assigned-clocks = <&clk 73>,
     <&clk 120>;
 assigned-clock-parents = <&clk 64>,
     <&clk 57>;
 status = "disabled";
};

&pcie_phy{
 ext_osc = <1>;
 status = "okay";
};

&sai2 {
 #sound-dai-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai2>;
 assigned-clocks = <&clk 124>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <12288000>;
 status = "okay";
};

&sai3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai3>;
 assigned-clocks = <&clk 125>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <12288000>;
 clocks = <&audiomix_clk 8>, <&clk 0>,
   <&audiomix_clk 9>, <&clk 0>,
   <&clk 0>;
 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
 fsl,sai-mclk-direction-output;
 status = "okay";
};

&xcvr {
 #sound-dai-cells = <0>;
 status = "okay";
};

&sdma2 {
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 assigned-clocks = <&clk 142>;
 assigned-clock-parents = <&clk 49>;
 fsl,uart-has-rtscts;
 status = "okay";
};

&uart2 {

 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 assigned-clocks = <&clk 144>;
 assigned-clock-parents = <&clk 49>;
 fsl,uart-has-rtscts;
 status = "okay";
};

&usb3_phy0 {
 vbus-power-supply = <&ptn5110>;
 fsl,phy-tx-vref-tune = <6>;
 fsl,phy-tx-rise-tune = <0>;
 fsl,phy-tx-preemp-amp-tune = <3>;
 fsl,phy-comp-dis-tune = <7>;
 fsl,pcs-tx-deemph-3p5db = <0x21>;
 fsl,phy-pcs-tx-swing-full = <0x7f>;
 status = "okay";
};

&usb3_0 {
 status = "okay";
};

&usb_dwc3_0 {
 dr_mode = "otg";
 hnp-disable;
 srp-disable;
 adp-disable;
 usb-role-switch;
 status = "okay";

 port {
  usb3_drd_sw: endpoint {
   remote-endpoint = <&typec_dr_sw>;
  };
 };
};

&usb3_phy1 {
 fsl,phy-tx-preemp-amp-tune = <2>;
 status = "okay";
};

&usb3_1 {
 status = "okay";
};

&usb_dwc3_1 {
 dr_mode = "host";
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 bus-width = <4>;
 non-removable;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 cd-gpios = <&gpio2 12 1>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 bus-width = <4>;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x240 0x4A0 0x000 0x0 0x0 0x400001c3
   0x244 0x4A4 0x000 0x0 0x0 0x400001c3
   0x24C 0x4AC 0x000 0x0 0x0 0x40000019
   0x248 0x4A8 0x000 0x0 0x0 0x40000019
  >;
 };

 pinctrl_pwm1: pwm1grp {
  fsl,pins = <
   0x018 0x278 0x000 0x1 0x0 0x116
  >;
 };

 pinctrl_pwm2: pwm2grp {
  fsl,pins = <
   0x040 0x2A0 0x000 0x2 0x0 0x116
  >;
 };

 pinctrl_pwm4: pwm4grp {
  fsl,pins = <
   0x12C 0x38C 0x000 0x2 0x0 0x116
  >;
 };

 pinctrl_ecspi2: ecspi2grp {
  fsl,pins = <
   0x1F0 0x450 0x568 0x0 0x1 0x82
   0x1F4 0x454 0x570 0x0 0x1 0x82
   0x1F8 0x458 0x56C 0x0 0x1 0x82
  >;
 };

 pinctrl_ecspi2_cs: ecspi2cs {
  fsl,pins = <
   0x1FC 0x45C 0x000 0x5 0x0 0x40000
  >;
 };

 pinctrl_eqos: eqosgrp {
  fsl,pins = <
   0x054 0x2B4 0x000 0x0 0x0 0x3
   0x058 0x2B8 0x590 0x0 0x1 0x3
   0x07C 0x2DC 0x000 0x0 0x0 0x91
   0x080 0x2E0 0x000 0x0 0x0 0x91
   0x084 0x2E4 0x000 0x0 0x0 0x91
   0x088 0x2E8 0x000 0x0 0x0 0x91
   0x078 0x2D8 0x000 0x0 0x0 0x91
   0x074 0x2D4 0x000 0x0 0x0 0x91
   0x068 0x2C8 0x000 0x0 0x0 0x1f
   0x064 0x2C4 0x000 0x0 0x0 0x1f
   0x060 0x2C0 0x000 0x0 0x0 0x1f
   0x05C 0x2BC 0x000 0x0 0x0 0x1f
   0x06C 0x2CC 0x000 0x0 0x0 0x1f
   0x070 0x2D0 0x000 0x0 0x0 0x1f
   0x1A0 0x400 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_fec: fecgrp {
  fsl,pins = <
   0x158 0x3B8 0x000 0x4 0x0 0x3
   0x15C 0x3BC 0x57C 0x4 0x1 0x3
   0x160 0x3C0 0x580 0x4 0x1 0x91
   0x164 0x3C4 0x584 0x4 0x1 0x91
   0x168 0x3C8 0x000 0x4 0x0 0x91
   0x16C 0x3CC 0x000 0x4 0x0 0x91
   0x174 0x3D4 0x000 0x4 0x0 0x91
   0x170 0x3D0 0x588 0x4 0x1 0x91
   0x178 0x3D8 0x000 0x4 0x0 0x1f
   0x17C 0x3DC 0x000 0x4 0x0 0x1f
   0x180 0x3E0 0x000 0x4 0x0 0x1f
   0x184 0x3E4 0x000 0x4 0x0 0x1f
   0x188 0x3E8 0x000 0x4 0x0 0x1f
   0x18C 0x3EC 0x000 0x4 0x0 0x1f
   0x150 0x3B0 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_flexcan1: flexcan1grp {
  fsl,pins = <
   0x1D8 0x438 0x54C 0x4 0x2 0x154
   0x1D4 0x434 0x000 0x4 0x0 0x154
  >;
 };

 pinctrl_flexcan2: flexcan2grp {
  fsl,pins = <
   0x144 0x3A4 0x550 0x6 0x0 0x154
   0x140 0x3A0 0x000 0x6 0x0 0x154
  >;
 };

 pinctrl_flexcan1_reg: flexcan1reggrp {
  fsl,pins = <
   0x1DC 0x43C 0x000 0x5 0x0 0x154
  >;
 };

 pinctrl_flexcan2_reg: flexcan2reggrp {
  fsl,pins = <
   0x1B4 0x414 0x000 0x5 0x0 0x154
  >;
 };

 pinctrl_flexspi0: flexspi0grp {
  fsl,pins = <
   0x0E0 0x340 0x000 0x1 0x0 0x1c2
   0x0E4 0x344 0x000 0x1 0x0 0x82
   0x0F8 0x358 0x000 0x1 0x0 0x82
   0x0FC 0x35C 0x000 0x1 0x0 0x82
   0x100 0x360 0x000 0x1 0x0 0x82
   0x104 0x364 0x000 0x1 0x0 0x82
  >;
 };

 pinctrl_gpio_led: gpioledgrp {
  fsl,pins = <
   0x120 0x380 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x200 0x460 0x5A4 0x0 0x2 0x400001c3
   0x204 0x464 0x5A8 0x0 0x2 0x400001c3
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x208 0x468 0x5AC 0x0 0x2 0x400001c3
   0x20C 0x46C 0x5B0 0x0 0x2 0x400001c3
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x210 0x470 0x5B4 0x0 0x4 0x400001c3
   0x214 0x474 0x5B8 0x0 0x4 0x400001c3
  >;
 };

 pinctrl_mipi_dsi_en: mipi_dsi_en {
  fsl,pins = <
   0x034 0x294 0x000 0x0 0x0 0x16
  >;
 };

 pinctrl_pcie: pciegrp {
  fsl,pins = <
   0x218 0x478 0x5A0 0x2 0x0 0x61
   0x0A4 0x304 0x000 0x5 0x0 0x41
   0x0A8 0x308 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_pmic: pmicirq {
  fsl,pins = <
   0x020 0x280 0x000 0x0 0x0 0x41
  >;
 };

 pinctrl_typec: typec1grp {
  fsl,pins = <
   0x194 0x3F4 0x000 0x5 0x0 0x1c4
  >;
 };

 pinctrl_typec_mux: typec1muxgrp {
  fsl,pins = <
   0x198 0x3F8 0x000 0x5 0x0 0x16
  >;
 };

 pinctrl_pdm: pdmgrp {
  fsl,pins = <
   0x130 0x390 0x000 0x4 0x0 0xd6
   0x134 0x394 0x4C0 0x4 0x3 0xd6
   0x138 0x398 0x4C4 0x4 0x3 0xd6
   0x13C 0x39C 0x4C8 0x4 0x3 0xd6
   0x140 0x3A0 0x4CC 0x4 0x3 0xd6
  >;
 };

 pinctrl_sai2: sai2grp {
  fsl,pins = <
   0x1AC 0x40C 0x000 0x0 0x0 0xd6
   0x1A8 0x408 0x000 0x0 0x0 0xd6
   0x1B0 0x410 0x000 0x0 0x0 0xd6
   0x1A4 0x404 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_sai3: sai3grp {
  fsl,pins = <
   0x1C4 0x424 0x4EC 0x0 0x1 0xd6
   0x1C8 0x428 0x4E8 0x0 0x1 0xd6
   0x1C0 0x420 0x4E4 0x0 0x1 0xd6
   0x1CC 0x42C 0x000 0x0 0x0 0xd6
   0x1D0 0x430 0x4E0 0x0 0x2 0xd6
   0x1B8 0x418 0x000 0x5 0x0 0xd6
   0x1BC 0x41C 0x000 0x5 0x0 0xd6
  >;
 };

 pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
  fsl,pins = <
   0x038 0x298 0x000 0x0 0x0 0x16
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x220 0x480 0x5E8 0x0 0x4 0x140
   0x224 0x484 0x000 0x0 0x0 0x140
   0x230 0x490 0x000 0x1 0x0 0x140
   0x234 0x494 0x5E4 0x1 0x5 0x140
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x228 0x488 0x5F0 0x0 0x6 0x49
   0x22C 0x48C 0x000 0x0 0x0 0x49
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x1E0 0x440 0x5F8 0x1 0x4 0x140
   0x1E4 0x444 0x000 0x1 0x0 0x140
   0x1EC 0x44C 0x5F4 0x1 0x3 0x140
   0x1E8 0x448 0x000 0x1 0x0 0x140
  >;
 };

 pinctrl_usb1_vbus: usb1grp {
  fsl,pins = <
   0x04C 0x2AC 0x000 0x0 0x0 0x19
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   0x08C 0x2EC 0x000 0x0 0x0 0x190
   0x090 0x2F0 0x000 0x0 0x0 0x1d0
   0x094 0x2F4 0x000 0x0 0x0 0x1d0
   0x098 0x2F8 0x000 0x0 0x0 0x1d0
   0x09C 0x2FC 0x000 0x0 0x0 0x1d0
   0x0A0 0x300 0x000 0x0 0x0 0x1d0
  >;
 };

 pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
  fsl,pins = <
   0x08C 0x2EC 0x000 0x0 0x0 0x194
   0x090 0x2F0 0x000 0x0 0x0 0x1d4
   0x094 0x2F4 0x000 0x0 0x0 0x1d4
   0x098 0x2F8 0x000 0x0 0x0 0x1d4
   0x09C 0x2FC 0x000 0x0 0x0 0x1d4
   0x0A0 0x300 0x000 0x0 0x0 0x1d4
  >;
 };

 pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
  fsl,pins = <
   0x08C 0x2EC 0x000 0x0 0x0 0x196
   0x090 0x2F0 0x000 0x0 0x0 0x1d6
   0x094 0x2F4 0x000 0x0 0x0 0x1d6
   0x098 0x2F8 0x000 0x0 0x0 0x1d6
   0x09C 0x2FC 0x000 0x0 0x0 0x1d6
   0x0A0 0x300 0x000 0x0 0x0 0x1d6
  >;
 };

 pinctrl_usdhc2_gpio: usdhc2grp-gpio {
  fsl,pins = <
   0x0BC 0x31C 0x000 0x5 0x0 0x1c4
   0x0D8 0x338 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   0x0C0 0x320 0x000 0x0 0x0 0x190
   0x0C4 0x324 0x000 0x0 0x0 0x1d0
   0x0C8 0x328 0x000 0x0 0x0 0x1d0
   0x0CC 0x32C 0x000 0x0 0x0 0x1d0
   0x0D0 0x330 0x000 0x0 0x0 0x1d0
   0x0D4 0x334 0x000 0x0 0x0 0x1d0
   0x024 0x284 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
  fsl,pins = <
   0x0C0 0x320 0x000 0x0 0x0 0x194
   0x0C4 0x324 0x000 0x0 0x0 0x1d4
   0x0C8 0x328 0x000 0x0 0x0 0x1d4
   0x0CC 0x32C 0x000 0x0 0x0 0x1d4
   0x0D0 0x330 0x000 0x0 0x0 0x1d4
   0x0D4 0x334 0x000 0x0 0x0 0x1d4
   0x024 0x284 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
  fsl,pins = <
   0x0C0 0x320 0x000 0x0 0x0 0x196
   0x0C4 0x324 0x000 0x0 0x0 0x1d6
   0x0C8 0x328 0x000 0x0 0x0 0x1d6
   0x0CC 0x32C 0x000 0x0 0x0 0x1d6
   0x0D0 0x330 0x000 0x0 0x0 0x1d6
   0x0D4 0x334 0x000 0x0 0x0 0x1d6
   0x024 0x284 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x190
   0x128 0x388 0x60C 0x2 0x1 0x1d0
   0x108 0x368 0x610 0x2 0x1 0x1d0
   0x10C 0x36C 0x614 0x2 0x1 0x1d0
   0x110 0x370 0x618 0x2 0x1 0x1d0
   0x114 0x374 0x61C 0x2 0x1 0x1d0
   0x11C 0x37C 0x620 0x2 0x1 0x1d0
   0x0EC 0x34C 0x624 0x2 0x1 0x1d0
   0x0F0 0x350 0x628 0x2 0x1 0x1d0
   0x0F4 0x354 0x62C 0x2 0x1 0x1d0
   0x0E8 0x348 0x630 0x2 0x1 0x190
  >;
 };

 pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x194
   0x128 0x388 0x60C 0x2 0x1 0x1d4
   0x108 0x368 0x610 0x2 0x1 0x1d4
   0x10C 0x36C 0x614 0x2 0x1 0x1d4
   0x110 0x370 0x618 0x2 0x1 0x1d4
   0x114 0x374 0x61C 0x2 0x1 0x1d4
   0x11C 0x37C 0x620 0x2 0x1 0x1d4
   0x0EC 0x34C 0x624 0x2 0x1 0x1d4
   0x0F0 0x350 0x628 0x2 0x1 0x1d4
   0x0F4 0x354 0x62C 0x2 0x1 0x1d4
   0x0E8 0x348 0x630 0x2 0x1 0x194
  >;
 };

 pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x196
   0x128 0x388 0x60C 0x2 0x1 0x1d6
   0x108 0x368 0x610 0x2 0x1 0x1d6
   0x10C 0x36C 0x614 0x2 0x1 0x1d6
   0x110 0x370 0x618 0x2 0x1 0x1d6
   0x114 0x374 0x61C 0x2 0x1 0x1d6
   0x11C 0x37C 0x620 0x2 0x1 0x1d6
   0x0EC 0x34C 0x624 0x2 0x1 0x1d6
   0x0F0 0x350 0x628 0x2 0x1 0x1d6
   0x0F4 0x354 0x62C 0x2 0x1 0x1d6
   0x0E8 0x348 0x630 0x2 0x1 0x196
  >;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins = <
   0x01C 0x27C 0x000 0x1 0x0 0xc6
  >;
 };

 pinctrl_csi0_pwn: csi0_pwn_grp {
  fsl,pins = <
   0x0B8 0x318 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_csi0_rst: csi0_rst_grp {
  fsl,pins = <
   0x02C 0x28C 0x000 0x0 0x0 0x19
  >;
 };

 pinctrl_csi_mclk: csi_mclk_grp {
  fsl,pins = <
   0x050 0x2B0 0x000 0x6 0x0 0x59
  >;
 };
};

&vpu_g1 {
 status = "okay";
};

&vpu_g2 {
 status = "okay";
};

&vpu_vc8000e {
 status = "okay";
};

&gpu_3d {
 status = "okay";
};

&gpu_2d {
 status = "okay";
};

&ml_vipsi {
 status = "okay";
};

&mix_gpu_ml {
 status = "okay";
};

&mipi_csi_0 {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";

 port@0 {
  reg = <0>;
  mipi_csi0_ep: endpoint {
   remote-endpoint = <&ov5640_mipi_0_ep>;
   data-lanes = <2>;
   csis-hs-settle = <13>;
   csis-clk-settle = <2>;
   csis-wclk;
  };
 };
};

&mipi_csi_1 {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "disabled";

 port@1 {
  reg = <1>;
  mipi_csi1_ep: endpoint {
   remote-endpoint = <&ov5640_mipi_1_ep>;
   data-lanes = <2>;
   csis-hs-settle = <13>;
   csis-clk-settle = <2>;
   csis-wclk;
  };
 };
};

&cameradev {
 status = "okay";
};

&isi_0 {
 status = "okay";

 cap_device {
  status = "okay";
 };

 m2m_device {
  status = "okay";
 };
};

&isi_1 {
 status = "disabled";

 cap_device {
  status = "okay";
 };
};

&dsp {
 status = "okay";
};
# 9 "arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts" 2

&pcie{
 status = "disabled";
};

&pcie_ep{
 status = "okay";
};
