Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct  1 22:34:40 2025
| Host         : mike-NH5xAx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stop_watch_timing_summary_routed.rpt -pb stop_watch_timing_summary_routed.pb -rpx stop_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (16)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 7 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.331        0.000                      0                  198        0.167        0.000                      0                  198        3.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.331        0.000                      0                  198        0.167        0.000                      0                  198        3.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.732ns (24.376%)  route 2.271ns (75.624%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.611     8.414    U1/count1[0]_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567    12.959    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[10]/C
                         clock pessimism              0.451    13.411    
                         clock uncertainty           -0.035    13.375    
    SLICE_X37Y29         FDRE (Setup_fdre_C_R)       -0.631    12.744    U1/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.732ns (24.376%)  route 2.271ns (75.624%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.611     8.414    U1/count1[0]_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567    12.959    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[11]/C
                         clock pessimism              0.451    13.411    
                         clock uncertainty           -0.035    13.375    
    SLICE_X37Y29         FDRE (Setup_fdre_C_R)       -0.631    12.744    U1/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.732ns (24.376%)  route 2.271ns (75.624%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.611     8.414    U1/count1[0]_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567    12.959    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
                         clock pessimism              0.451    13.411    
                         clock uncertainty           -0.035    13.375    
    SLICE_X37Y29         FDRE (Setup_fdre_C_R)       -0.631    12.744    U1/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.732ns (24.376%)  route 2.271ns (75.624%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.611     8.414    U1/count1[0]_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567    12.959    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[9]/C
                         clock pessimism              0.451    13.411    
                         clock uncertainty           -0.035    13.375    
    SLICE_X37Y29         FDRE (Setup_fdre_C_R)       -0.631    12.744    U1/count1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.732ns (24.698%)  route 2.232ns (75.302%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.572     8.375    U1/count1[0]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564    12.956    U1/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[0]/C
                         clock pessimism              0.428    13.385    
                         clock uncertainty           -0.035    13.349    
    SLICE_X37Y27         FDRE (Setup_fdre_C_R)       -0.631    12.718    U1/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.732ns (24.698%)  route 2.232ns (75.302%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.572     8.375    U1/count1[0]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564    12.956    U1/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[1]/C
                         clock pessimism              0.428    13.385    
                         clock uncertainty           -0.035    13.349    
    SLICE_X37Y27         FDRE (Setup_fdre_C_R)       -0.631    12.718    U1/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.732ns (24.698%)  route 2.232ns (75.302%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.572     8.375    U1/count1[0]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564    12.956    U1/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[2]/C
                         clock pessimism              0.428    13.385    
                         clock uncertainty           -0.035    13.349    
    SLICE_X37Y27         FDRE (Setup_fdre_C_R)       -0.631    12.718    U1/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.732ns (24.698%)  route 2.232ns (75.302%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.572     8.375    U1/count1[0]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564    12.956    U1/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  U1/count1_reg[3]/C
                         clock pessimism              0.428    13.385    
                         clock uncertainty           -0.035    13.349    
    SLICE_X37Y27         FDRE (Setup_fdre_C_R)       -0.631    12.718    U1/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.732ns (25.113%)  route 2.183ns (74.886%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.523     8.326    U1/count1[0]_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  U1/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.566    12.958    U1/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  U1/count1_reg[4]/C
                         clock pessimism              0.428    13.387    
                         clock uncertainty           -0.035    13.351    
    SLICE_X37Y28         FDRE (Setup_fdre_C_R)       -0.631    12.720    U1/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 U1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.732ns (25.113%)  route 2.183ns (74.886%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.742     5.411    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  U1/count1_reg[8]/Q
                         net (fo=3, routed)           0.833     6.700    U1/count1_reg[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.824 f  U1/p100hz_i_2/O
                         net (fo=2, routed)           0.826     7.650    U1/p100hz_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.152     7.802 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.523     8.326    U1/count1[0]_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  U1/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.566    12.958    U1/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  U1/count1_reg[5]/C
                         clock pessimism              0.428    13.387    
                         clock uncertainty           -0.035    13.351    
    SLICE_X37Y28         FDRE (Setup_fdre_C_R)       -0.631    12.720    U1/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  4.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U4/U2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U4/U2/lapdisplay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U4/U2/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  U4/U2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U4/U2/counter_reg[0]/Q
                         net (fo=6, routed)           0.131     1.768    U4/U2/counter[0]
    SLICE_X40Y29         FDRE                                         r  U4/U2/lapdisplay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.011    U4/U2/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  U4/U2/lapdisplay_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.070     1.601    U4/U2/lapdisplay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U4/U4/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U4/U4/lapdisplay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U4/U4/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  U4/U4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  U4/U4/counter_reg[2]/Q
                         net (fo=4, routed)           0.075     1.699    U4/U4/counter[2]
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U4/U4/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[2]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.016     1.525    U4/U4/lapdisplay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U4/U4/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U4/U4/lapdisplay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.109%)  route 0.078ns (37.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U4/U4/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  U4/U4/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  U4/U4/counter_reg[3]/Q
                         net (fo=3, routed)           0.078     1.702    U4/U4/counter[3]
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U4/U4/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[3]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.019     1.528    U4/U4/lapdisplay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U4/U4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U4/U4/lapdisplay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U4/U4/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  U4/U4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U4/U4/counter_reg[1]/Q
                         net (fo=4, routed)           0.118     1.755    U4/U4/counter[1]
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U4/U4/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[1]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.066     1.575    U4/U4/lapdisplay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U4/U4/lapdisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U5/pmod_digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.673%)  route 0.148ns (44.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U4/U4/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  U4/U4/lapdisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U4/U4/lapdisplay_reg[2]/Q
                         net (fo=7, routed)           0.148     1.785    U4/U4/lapdisplay_reg_n_0_[2]
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  U4/U4/pmod_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U5/D[1]
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.011    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.121     1.632    U5/pmod_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U4/U2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U4/U2/carry_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.110%)  route 0.118ns (38.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U4/U2/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  U4/U2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U4/U2/counter_reg[1]/Q
                         net (fo=5, routed)           0.118     1.756    U4/U2/counter[1]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  U4/U2/carry_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    U4/U2/carry_out_i_1__0_n_0
    SLICE_X39Y29         FDRE                                         r  U4/U2/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.009    U4/U2/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  U4/U2/carry_out_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.092     1.601    U4/U2/carry_out_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U2/lap_init_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U2/lap_init_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.226ns (76.920%)  route 0.068ns (23.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.582     1.494    U2/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  U2/lap_init_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  U2/lap_init_sync2_reg/Q
                         net (fo=3, routed)           0.068     1.690    U2/lap_init_sync2
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.098     1.788 r  U2/lap_init_d1_i_1/O
                         net (fo=1, routed)           0.000     1.788    U2/lap_init_d1_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  U2/lap_init_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     2.008    U2/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  U2/lap_init_d1_reg/C
                         clock pessimism             -0.514     1.494    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.092     1.586    U2/lap_init_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U5/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U5/cnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U5/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  U5/cnt_reg[3]/Q
                         net (fo=5, routed)           0.121     1.758    U5/cnt[3]
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  U5/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    U5/cnt_0[6]
    SLICE_X41Y27         FDSE                                         r  U5/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.009    U5/clk_IBUF_BUFG
    SLICE_X41Y27         FDSE                                         r  U5/cnt_reg[6]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X41Y27         FDSE (Hold_fdse_C_D)         0.092     1.601    U5/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U4/U3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U4/U3/carry_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.414%)  route 0.127ns (40.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.500    U4/U3/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  U4/U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U4/U3/counter_reg[0]/Q
                         net (fo=6, routed)           0.127     1.768    U4/U3/counter[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  U4/U3/carry_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.813    U4/U3/carry_out_i_1__1_n_0
    SLICE_X40Y31         FDRE                                         r  U4/U3/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     2.013    U4/U3/clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  U4/U3/carry_out_reg/C
                         clock pessimism             -0.500     1.513    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092     1.605    U4/U3/carry_out_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U5/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U5/cnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.496    U5/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  U5/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U5/cnt_reg[1]/Q
                         net (fo=8, routed)           0.142     1.780    U5/cnt[1]
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.048     1.828 r  U5/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U5/cnt_0[4]
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.009    U5/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[4]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X40Y27         FDSE (Hold_fdse_C_D)         0.107     1.616    U5/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    U1/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y29    U1/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y29    U1/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y30    U1/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y30    U1/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y30    U1/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y30    U1/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y31    U1/count1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    U1/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    U1/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    U1/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    U1/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    U1/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    U1/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y30    U1/count1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/pmod_digit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 3.987ns (61.374%)  route 2.509ns (38.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  U5/pmod_digit_reg[6]/Q
                         net (fo=1, routed)           2.509     8.378    s_digit_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531    11.908 r  s_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.908    s_digit[6]
    V17                                                               r  s_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 4.115ns (66.047%)  route 2.115ns (33.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  U5/pmod_digit_reg[2]/Q
                         net (fo=1, routed)           2.115     8.046    s_digit_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    11.642 r  s_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.642    s_digit[2]
    T12                                                               r  s_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.062ns (65.716%)  route 2.119ns (34.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  U5/pmod_digit_reg[3]/Q
                         net (fo=1, routed)           2.119     7.988    s_digit_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.606    11.594 r  s_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.594    s_digit[3]
    U12                                                               r  s_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.158ns (69.031%)  route 1.865ns (30.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  U5/pmod_digit_reg[1]/Q
                         net (fo=1, routed)           1.865     7.796    s_digit_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    11.436 r  s_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.436    s_digit[1]
    Y14                                                               r  s_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.156ns (69.129%)  route 1.856ns (30.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  U5/pmod_digit_reg[0]/Q
                         net (fo=1, routed)           1.856     7.787    s_digit_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638    11.424 r  s_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.424    s_digit[0]
    W14                                                               r  s_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.937ns  (logic 4.134ns (69.623%)  route 1.804ns (30.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  U5/pmod_digit_reg[4]/Q
                         net (fo=1, routed)           1.804     7.734    s_digit_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    11.350 r  s_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.350    s_digit[4]
    U14                                                               r  s_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 4.068ns (68.908%)  route 1.835ns (31.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.744     5.413    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  U5/pmod_digit_reg[5]/Q
                         net (fo=1, routed)           1.835     7.704    s_digit_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612    11.316 r  s_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.316    s_digit[5]
    U15                                                               r  s_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/pmod_digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.453ns (78.436%)  route 0.399ns (21.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  U5/pmod_digit_reg[5]/Q
                         net (fo=1, routed)           0.399     2.038    s_digit_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     3.350 r  s_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.350    s_digit[5]
    U15                                                               r  s_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.480ns (79.116%)  route 0.391ns (20.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  U5/pmod_digit_reg[4]/Q
                         net (fo=1, routed)           0.391     2.052    s_digit_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.368 r  s_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.368    s_digit[4]
    U14                                                               r  s_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.504ns (78.806%)  route 0.404ns (21.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  U5/pmod_digit_reg[1]/Q
                         net (fo=1, routed)           0.404     2.066    s_digit_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     3.406 r  s_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.406    s_digit[1]
    Y14                                                               r  s_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.501ns (78.232%)  route 0.418ns (21.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  U5/pmod_digit_reg[0]/Q
                         net (fo=1, routed)           0.418     2.079    s_digit_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     3.416 r  s_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.416    s_digit[0]
    W14                                                               r  s_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.447ns (73.041%)  route 0.534ns (26.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  U5/pmod_digit_reg[3]/Q
                         net (fo=1, routed)           0.534     2.172    s_digit_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.306     3.478 r  s_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.478    s_digit[3]
    U12                                                               r  s_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.461ns (73.443%)  route 0.528ns (26.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  U5/pmod_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  U5/pmod_digit_reg[2]/Q
                         net (fo=1, routed)           0.528     2.189    s_digit_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     3.486 r  s_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.486    s_digit[2]
    T12                                                               r  s_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_digit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.372ns (65.971%)  route 0.708ns (34.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.497    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  U5/pmod_digit_reg[6]/Q
                         net (fo=1, routed)           0.708     2.346    s_digit_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.231     3.578 r  s_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.578    s_digit[6]
    V17                                                               r  s_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.652ns (36.284%)  route 2.901ns (63.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.752     4.553    U5/SR[0]
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.652ns (36.284%)  route 2.901ns (63.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.752     4.553    U5/SR[0]
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.652ns (36.284%)  route 2.901ns (63.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.752     4.553    U5/SR[0]
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.652ns (36.284%)  route 2.901ns (63.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.752     4.553    U5/SR[0]
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  U5/cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.652ns (36.319%)  route 2.897ns (63.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.748     4.549    U5/SR[0]
    SLICE_X41Y27         FDRE                                         r  U5/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  U5/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.652ns (36.319%)  route 2.897ns (63.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.748     4.549    U5/SR[0]
    SLICE_X41Y27         FDRE                                         r  U5/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  U5/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.652ns (36.319%)  route 2.897ns (63.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.748     4.549    U5/SR[0]
    SLICE_X41Y27         FDSE                                         r  U5/cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X41Y27         FDSE                                         r  U5/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/sel_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.652ns (36.319%)  route 2.897ns (63.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.748     4.549    U5/SR[0]
    SLICE_X41Y27         FDRE                                         r  U5/sel_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     4.957    U5/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  U5/sel_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U6/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 1.652ns (36.344%)  route 2.894ns (63.656%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.745     4.546    U6/sel_reg_1
    SLICE_X43Y30         FDRE                                         r  U6/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568     4.960    U6/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  U6/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U6/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 1.652ns (36.344%)  route 2.894ns (63.656%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.149     2.677    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          1.745     4.546    U6/sel_reg_1
    SLICE_X43Y30         FDRE                                         r  U6/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568     4.960    U6/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  U6/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lap_init
                            (input port)
  Destination:            U2/lap_init_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.222ns (26.637%)  route 0.610ns (73.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  lap_init (IN)
                         net (fo=0)                   0.000     0.000    lap_init
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  lap_init_IBUF_inst/O
                         net (fo=1, routed)           0.610     0.832    U2/lap_init_IBUF
    SLICE_X39Y28         FDRE                                         r  U2/lap_init_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.849     2.008    U2/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  U2/lap_init_sync1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.344ns (36.518%)  route 0.597ns (63.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U1/reset_n_IBUF
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.048     0.782 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.159     0.941    U1/count1[0]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U1/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.344ns (36.518%)  route 0.597ns (63.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U1/reset_n_IBUF
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.048     0.782 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.159     0.941    U1/count1[0]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U1/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.344ns (36.518%)  route 0.597ns (63.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U1/reset_n_IBUF
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.048     0.782 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.159     0.941    U1/count1[0]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U1/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.344ns (36.518%)  route 0.597ns (63.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U1/reset_n_IBUF
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.048     0.782 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.159     0.941    U1/count1[0]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.010    U1/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  U1/count1_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/pmod_digit_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.341ns (35.252%)  route 0.625ns (64.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          0.187     0.966    U5/SR[0]
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.011    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/pmod_digit_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.341ns (35.252%)  route 0.625ns (64.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          0.187     0.966    U5/SR[0]
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.011    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U5/pmod_digit_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.341ns (35.252%)  route 0.625ns (64.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U2/reset_n_IBUF
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=61, routed)          0.187     0.966    U5/SR[0]
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.011    U5/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  U5/pmod_digit_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.344ns (34.556%)  route 0.651ns (65.444%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U1/reset_n_IBUF
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.048     0.782 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.212     0.994    U1/count1[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U1/count1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.011    U1/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  U1/count1_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.344ns (34.487%)  route 0.653ns (65.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.734    U1/reset_n_IBUF
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.048     0.782 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.214     0.996    U1/count1[0]_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.009    U1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  U1/count1_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/pmod_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 4.045ns (63.665%)  route 2.309ns (36.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.737     5.406    U5/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  U5/pmod_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  U5/pmod_sel_reg/Q
                         net (fo=1, routed)           2.309     8.232    s_digit_sel_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.527    11.760 r  s_digit_sel_OBUF_inst/O
                         net (fo=0)                   0.000    11.760    s_digit_sel
    V18                                                               r  s_digit_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.251ns  (logic 4.138ns (66.196%)  route 2.113ns (33.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  U6/pmod_digit_reg[2]/Q
                         net (fo=1, routed)           2.113     8.045    c_digit_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620    11.665 r  c_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.665    c_digit[2]
    T11                                                               r  c_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 4.130ns (66.132%)  route 2.115ns (33.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  U6/pmod_digit_reg[3]/Q
                         net (fo=1, routed)           2.115     8.047    c_digit_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    11.659 r  c_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.659    c_digit[3]
    T10                                                               r  c_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.084ns (66.406%)  route 2.066ns (33.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  U6/pmod_digit_reg[5]/Q
                         net (fo=1, routed)           2.066     7.998    c_digit_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.566    11.564 r  c_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.564    c_digit[5]
    T15                                                               r  c_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.069ns  (logic 4.019ns (66.229%)  route 2.050ns (33.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  U6/pmod_digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U6/pmod_digit_reg[4]/Q
                         net (fo=1, routed)           2.050     7.919    c_digit_OBUF[4]
    T14                  OBUF (Prop_obuf_I_O)         3.563    11.483 r  c_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.483    c_digit[4]
    T14                                                               r  c_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.028ns (68.062%)  route 1.890ns (31.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  U6/pmod_digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U6/pmod_digit_reg[6]/Q
                         net (fo=1, routed)           1.890     7.760    c_digit_OBUF[6]
    P14                  OBUF (Prop_obuf_I_O)         3.572    11.332 r  c_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.332    c_digit[6]
    P14                                                               r  c_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 4.023ns (68.373%)  route 1.861ns (31.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.746     5.415    U6/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  U6/pmod_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  U6/pmod_sel_reg/Q
                         net (fo=1, routed)           1.861     7.732    c_digit_sel_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    11.299 r  c_digit_sel_OBUF_inst/O
                         net (fo=0)                   0.000    11.299    c_digit_sel
    R14                                                               r  c_digit_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 4.073ns (69.221%)  route 1.811ns (30.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  U6/pmod_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  U6/pmod_digit_reg[1]/Q
                         net (fo=1, routed)           1.811     7.681    c_digit_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         3.617    11.299 r  c_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.299    c_digit[1]
    W15                                                               r  c_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 4.142ns (71.324%)  route 1.665ns (28.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.745     5.414    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  U6/pmod_digit_reg[0]/Q
                         net (fo=1, routed)           1.665     7.597    c_digit_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.624    11.221 r  c_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.221    c_digit[0]
    V15                                                               r  c_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/pmod_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.488ns (81.743%)  route 0.332ns (18.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  U6/pmod_digit_reg[0]/Q
                         net (fo=1, routed)           0.332     1.994    c_digit_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.324     3.318 r  c_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.318    c_digit[0]
    V15                                                               r  c_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.409ns (77.245%)  route 0.415ns (22.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.499    U6/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  U6/pmod_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  U6/pmod_sel_reg/Q
                         net (fo=1, routed)           0.415     2.055    c_digit_sel_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.323 r  c_digit_sel_OBUF_inst/O
                         net (fo=0)                   0.000     3.323    c_digit_sel
    R14                                                               r  c_digit_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.458ns (79.405%)  route 0.378ns (20.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  U6/pmod_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U6/pmod_digit_reg[1]/Q
                         net (fo=1, routed)           0.378     2.017    c_digit_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.317     3.335 r  c_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.335    c_digit[1]
    W15                                                               r  c_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.414ns (76.626%)  route 0.431ns (23.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  U6/pmod_digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U6/pmod_digit_reg[6]/Q
                         net (fo=1, routed)           0.431     2.070    c_digit_OBUF[6]
    P14                  OBUF (Prop_obuf_I_O)         1.273     3.343 r  c_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.343    c_digit[6]
    P14                                                               r  c_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.405ns (74.238%)  route 0.488ns (25.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  U6/pmod_digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U6/pmod_digit_reg[4]/Q
                         net (fo=1, routed)           0.488     2.127    c_digit_OBUF[4]
    T14                  OBUF (Prop_obuf_I_O)         1.264     3.391 r  c_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.391    c_digit[4]
    T14                                                               r  c_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.431ns (74.021%)  route 0.502ns (25.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  U6/pmod_digit_reg[5]/Q
                         net (fo=1, routed)           0.502     2.164    c_digit_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.431 r  c_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.431    c_digit[5]
    T15                                                               r  c_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.476ns (73.649%)  route 0.528ns (26.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  U6/pmod_digit_reg[3]/Q
                         net (fo=1, routed)           0.528     2.190    c_digit_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     3.503 r  c_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.503    c_digit[3]
    T10                                                               r  c_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/pmod_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_digit_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.392ns (69.231%)  route 0.619ns (30.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.581     1.493    U5/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  U5/pmod_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  U5/pmod_sel_reg/Q
                         net (fo=1, routed)           0.619     2.276    s_digit_sel_OBUF
    V18                  OBUF (Prop_obuf_I_O)         1.228     3.504 r  s_digit_sel_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    s_digit_sel
    V18                                                               r  s_digit_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/pmod_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.484ns (73.715%)  route 0.529ns (26.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.498    U6/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  U6/pmod_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  U6/pmod_digit_reg[2]/Q
                         net (fo=1, routed)           0.529     2.191    c_digit_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.320     3.511 r  c_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.511    c_digit[2]
    T11                                                               r  c_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------





