Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Sep  5 13:31:32 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.198        0.000                      0                  550        0.154        0.000                      0                  550       41.160        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.198        0.000                      0                  398        0.154        0.000                      0                  398       41.160        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             79.026        0.000                      0                  152        0.988        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.198ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.133ns (41.577%)  route 2.997ns (58.423%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.958 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.292 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.292    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_6
    SLICE_X3Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                 78.198    

Slack (MET) :             78.281ns  (required time - arrival time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.828ns (17.298%)  route 3.959ns (82.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.552     5.096    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y64          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.552 r  I2C_Test_i/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          1.610     7.162    I2C_Test_i/Read_Sensorsmod_0/U0/i_busy
    SLICE_X4Y62          LUT5 (Prop_lut5_I3_O)        0.124     7.286 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt[2]_i_3/O
                         net (fo=4, routed)           0.976     8.262    I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt[2]_i_3_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_3/O
                         net (fo=1, routed)           0.452     8.838    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_3_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.962 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.920     9.882    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data0
    SLICE_X9Y59          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.438    88.132    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y59          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[6]/C
                         clock pessimism              0.271    88.404    
                         clock uncertainty           -0.035    88.368    
    SLICE_X9Y59          FDRE (Setup_fdre_C_CE)      -0.205    88.163    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.163    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 78.281    

Slack (MET) :             78.309ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.022ns (40.285%)  route 2.997ns (59.715%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.958 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.181 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.181    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_7
    SLICE_X3Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                 78.309    

Slack (MET) :             78.312ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.019ns (40.249%)  route 2.997ns (59.751%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.178 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.178    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_6
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 78.312    

Slack (MET) :             78.333ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.998ns (39.998%)  route 2.997ns (60.002%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.157 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.157    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_4
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 78.333    

Slack (MET) :             78.370ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.890ns (18.170%)  route 4.008ns (81.830%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.622     5.166    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y62          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     5.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          2.628     8.311    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_4/O
                         net (fo=1, routed)           0.957     9.392    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_4_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_3/O
                         net (fo=1, routed)           0.423     9.940    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_3_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.124    10.064 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.064    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.438    88.132    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y59          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/C
                         clock pessimism              0.257    88.390    
                         clock uncertainty           -0.035    88.354    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079    88.433    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 78.370    

Slack (MET) :             78.386ns  (required time - arrival time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.828ns (17.490%)  route 3.906ns (82.510%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.552     5.096    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y64          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.552 r  I2C_Test_i/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          1.610     7.162    I2C_Test_i/Read_Sensorsmod_0/U0/i_busy
    SLICE_X4Y62          LUT5 (Prop_lut5_I3_O)        0.124     7.286 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt[2]_i_3/O
                         net (fo=4, routed)           0.867     8.153    I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt[2]_i_3_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I3_O)        0.124     8.277 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.829     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.124     9.230 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.600     9.830    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.504    88.198    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X3Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 78.386    

Slack (MET) :             78.407ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 1.924ns (39.096%)  route 2.997ns (60.904%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.083 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.083    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_5
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 78.407    

Slack (MET) :             78.423ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.908ns (38.897%)  route 2.997ns (61.103%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.067 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.067    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_7
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 78.423    

Slack (MET) :             78.427ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.905ns (38.860%)  route 2.997ns (61.140%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.463     6.081    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[9]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.124     6.205 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3/O
                         net (fo=1, routed)           1.112     7.317    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.441 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.422     8.863    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.987 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     8.987    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.388 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.064 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.064    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_6
    SLICE_X3Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.499    88.193    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)        0.062    88.491    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 78.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.154%)  route 0.124ns (46.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.124     1.729    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[2]
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.076     1.575    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/Q
                         net (fo=2, routed)           0.121     1.726    I2C_Test_i/I2Cmod_0/U0/data_rx[7]
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X11Y63         FDCE (Hold_fdce_C_D)         0.078     1.557    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.482%)  route 0.128ns (47.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/Q
                         net (fo=8, routed)           0.128     1.732    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[0]
    SLICE_X8Y62          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.829     1.979    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y62          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X8Y62          FDCE (Hold_fdce_C_D)         0.063     1.563    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.496    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y58          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=5, routed)           0.071     1.731    I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.776    I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X3Y58          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.862     2.012    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y58          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.092     1.601    I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.496    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y59          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=11, routed)          0.126     1.763    I2C_Test_i/UART_TXmod_0/U0/r_SM_Main[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    I2C_Test_i/UART_TXmod_0/U0/r_SM_Main__0[2]
    SLICE_X2Y59          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.862     2.012    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y59          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.630    I2C_Test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.261%)  route 0.151ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/Q
                         net (fo=8, routed)           0.151     1.756    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[1]
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.076     1.575    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.121     1.749    I2C_Test_i/I2Cmod_0/U0/data_rx[6]
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X11Y63         FDCE (Hold_fdce_C_D)         0.076     1.555    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.095     1.723    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X11Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  I2C_Test_i/I2Cmod_0/U0/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     1.768    I2C_Test_i/I2Cmod_0/U0/scl_ena_i_1_n_0
    SLICE_X11Y65         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y65         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                         clock pessimism             -0.500     1.477    
    SLICE_X11Y65         FDCE (Hold_fdce_C_D)         0.092     1.569    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.155     1.760    I2C_Test_i/I2Cmod_0/U0/data_rx[5]
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X11Y63         FDCE (Hold_fdce_C_D)         0.071     1.550    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.589     1.493    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/Q
                         net (fo=4, routed)           0.105     1.762    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[1]
    SLICE_X3Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.858     2.008    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X3Y63          FDCE (Hold_fdce_C_D)         0.091     1.597    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X9Y65    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y65   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y66   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X10Y65   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X9Y65    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X9Y65    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y65   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y65   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X9Y65    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X9Y65    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y65   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y65   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X10Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.026ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.580ns (15.083%)  route 3.265ns (84.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         2.066     9.003    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X5Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                 79.026    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[4]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[5]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[6]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.619%)  route 3.134ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.934     8.871    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X7Y60          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.505    88.199    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y60          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[7]/C
                         clock pessimism              0.270    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    88.029    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[7]
  -------------------------------------------------------------------
                         required time                         88.029    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.158    

Slack (MET) :             79.441ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.580ns (16.917%)  route 2.848ns (83.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          1.200     6.813    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         1.649     8.586    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X4Y62          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.503    88.197    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y62          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt_reg[1]/C
                         clock pessimism              0.270    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    I2C_Test_i/Read_Sensorsmod_0/U0/Main.busy_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                 79.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.912%)  route 0.748ns (80.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.259     2.423    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y60         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.831     1.981    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y60         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.912%)  route 0.748ns (80.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.259     2.423    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y60         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.831     1.981    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y60         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.912%)  route 0.748ns (80.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.259     2.423    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y60         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.831     1.981    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y60         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.912%)  route 0.748ns (80.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.259     2.423    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y60         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.831     1.981    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y60         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[23]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X10Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.722%)  route 0.757ns (80.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.268     2.432    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y63          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.432    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.722%)  route 0.757ns (80.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.268     2.432    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y63          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.432    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.722%)  route 0.757ns (80.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.268     2.432    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y63          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.432    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.722%)  route 0.757ns (80.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.268     2.432    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y63          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.432    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.722%)  route 0.757ns (80.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.268     2.432    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y63          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.432    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.722%)  route 0.757ns (80.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=20, routed)          0.489     2.118    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X11Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.163 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=123, routed)         0.268     2.432    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y63          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.432    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.169ns (46.430%)  route 4.810ns (53.570%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.550     5.094    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.612 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.847     6.459    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X11Y66         LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.963    10.546    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    14.073 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.073    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 4.106ns (47.174%)  route 4.598ns (52.825%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.552     5.096    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y63          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.552 f  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.991     6.543    I2C_Test_i/I2Cmod_0/U0/scl_clk
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.667 f  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.606    10.273    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    13.799 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.799    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 4.010ns (52.162%)  route 3.678ns (47.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.621     5.165    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.518     5.683 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           3.678     9.360    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.853 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    12.853    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 3.964ns (51.531%)  route 3.728ns (48.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.614     5.158    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           3.728     9.342    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.850 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.850    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 4.043ns (61.803%)  route 2.499ns (38.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.625     5.169    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y57          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           2.499     8.185    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.710 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.710    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.390ns (66.739%)  route 0.693ns (33.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.592     1.496    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y57          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.693     2.352    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.578 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.578    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.357ns (53.146%)  route 1.197ns (46.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.589     1.493    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y63          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           1.197     2.854    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.047 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     4.047    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.350ns (52.216%)  route 1.235ns (47.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.489    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.235     2.865    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.074 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.010ns (36.771%)  route 1.737ns (63.229%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y65         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.227     1.832    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.509     3.386    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.210 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.210    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.010ns (35.292%)  route 1.852ns (64.708%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.558     1.462    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y67         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/Q
                         net (fo=11, routed)          0.190     1.793    I2C_Test_i/I2Cmod_0/U0/data_clk_prev
    SLICE_X11Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.662     3.500    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.324 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.324    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.526ns  (logic 1.581ns (28.611%)  route 3.945ns (71.389%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.945     5.402    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.526 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     5.526    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 1.581ns (29.074%)  route 3.857ns (70.926%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.857     5.314    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.438 r  I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.438    I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.581ns (29.511%)  route 3.776ns (70.489%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.776     5.233    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.357 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     5.357    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.339ns  (logic 1.581ns (29.613%)  route 3.758ns (70.387%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.758     5.215    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.339 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.339    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 1.581ns (30.013%)  route 3.687ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.687     5.144    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.268 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.268    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.613ns (31.266%)  route 3.546ns (68.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.734     4.197    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.150     4.347 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.812     5.159    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.499     4.863    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.581ns (30.995%)  route 3.520ns (69.005%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.520     4.977    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.101 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     5.101    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.023ns  (logic 1.581ns (31.472%)  route 3.442ns (68.528%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.442     4.899    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.023 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     5.023    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.433     4.797    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y67         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.613ns (32.457%)  route 3.357ns (67.543%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.734     4.197    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.150     4.347 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.623     4.970    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.499     4.863    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.581ns (32.939%)  route 3.219ns (67.061%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.219     4.676    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     4.800 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     4.800    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.434     4.798    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.285%)  route 1.105ns (82.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.105     1.336    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.003    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.276ns (19.712%)  route 1.124ns (80.288%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.124     1.355    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y67          LUT3 (Prop_lut3_I0_O)        0.045     1.400 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.400    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.003    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.269ns (16.550%)  route 1.355ns (83.450%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.355     1.578    I2C_Test_i/I2Cmod_0/U0/scl_i
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.623 r  I2C_Test_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.623    I2C_Test_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X10Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y63         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.277ns (17.039%)  route 1.349ns (82.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.124     1.355    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.046     1.401 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.225     1.626    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.003    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.277ns (16.430%)  route 1.409ns (83.570%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.124     1.355    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.046     1.401 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.285     1.686    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.003    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y67          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.270ns (15.886%)  route 1.430ns (84.114%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.430     1.655    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.700 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.700    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.270ns (15.347%)  route 1.489ns (84.653%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.489     1.714    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.825     1.975    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y67         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.270ns (14.962%)  route 1.535ns (85.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.535     1.760    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.805    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.270ns (14.349%)  route 1.612ns (85.651%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.612     1.837    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.882 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.882    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.270ns (14.311%)  route 1.617ns (85.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.617     1.842    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.887 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C





