// Seed: 871636035
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1'b0] = -1'h0 == id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 ();
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[-1'b0] = id_10;
endmodule
