# Digital-Logic-Design-2021-2022
Implementation of a working component module in the VHDL language for the 2021-2022 academic project.
