{"sha": "1ea9206ac52cffd3f77af12805216a4b435ebaa4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWVhOTIwNmFjNTJjZmZkM2Y3N2FmMTI4MDUyMTZhNGI0MzVlYmFhNA==", "commit": {"author": {"name": "Richard Sandiford", "email": "rdsandiford@googlemail.com", "date": "2011-03-27T09:33:20Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2011-03-27T09:33:20Z"}, "message": "re PR target/38598 (MIPS extendsidi2 does not have a LO alternative)\n\ngcc/\n\tPR target/38598\n\t* config/mips/mips.md (extendsidi2): Add an \"l\" alternative.\n\tUpdate commentary.\n\ngcc/testsuite/\n\tPR target/38598\n\t* gcc.target/mips/madd-7.c: Remove -mlong32.\n\t* gcc.target/mips/msub-7.c: Likewise.\n\nFrom-SVN: r171572", "tree": {"sha": "1caf670e98b62961281db9a47f85e4335c751dc3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1caf670e98b62961281db9a47f85e4335c751dc3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1ea9206ac52cffd3f77af12805216a4b435ebaa4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1ea9206ac52cffd3f77af12805216a4b435ebaa4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1ea9206ac52cffd3f77af12805216a4b435ebaa4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1ea9206ac52cffd3f77af12805216a4b435ebaa4/comments", "author": {"login": "rsandifo", "id": 4235983, "node_id": "MDQ6VXNlcjQyMzU5ODM=", "avatar_url": "https://avatars.githubusercontent.com/u/4235983?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo", "html_url": "https://github.com/rsandifo", "followers_url": "https://api.github.com/users/rsandifo/followers", "following_url": "https://api.github.com/users/rsandifo/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo/orgs", "repos_url": "https://api.github.com/users/rsandifo/repos", "events_url": "https://api.github.com/users/rsandifo/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b99ce2a8b92662555be709c4944c365f28bdc2ee", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b99ce2a8b92662555be709c4944c365f28bdc2ee", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b99ce2a8b92662555be709c4944c365f28bdc2ee"}], "stats": {"total": 46, "additions": 31, "deletions": 15}, "files": [{"sha": "41c0ef22801c5025de170edbe90ed5f0fd74277d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1ea9206ac52cffd3f77af12805216a4b435ebaa4", "patch": "@@ -1,3 +1,9 @@\n+2011-03-27  Richard Sandiford  <rdsandiford@googlemail.com>\n+\n+\tPR target/38598\n+\t* config/mips/mips.md (extendsidi2): Add an \"l\" alternative.\n+\tUpdate commentary.\n+\n 2011-03-27  Richard Sandiford  <rdsandiford@googlemail.com>\n \n \t* config/mips/mips.c (mips_prepare_builtin_arg): Replace icode and"}, {"sha": "c5276c0dcfa8248093a3f59927e2bd3129d4a760", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 17, "deletions": 11, "changes": 28, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=1ea9206ac52cffd3f77af12805216a4b435ebaa4", "patch": "@@ -2963,19 +2963,25 @@\n ;; Extension insns.\n ;; Those for integer source operand are ordered widest source type first.\n \n-;; When TARGET_64BIT, all SImode integer registers should already be in\n-;; sign-extended form (see TRULY_NOOP_TRUNCATION and truncdisi2).  We can\n-;; therefore get rid of register->register instructions if we constrain\n-;; the source to be in the same register as the destination.\n-;;\n-;; The register alternative has type \"arith\" so that the pre-reload\n-;; scheduler will treat it as a move.  This reflects what happens if\n-;; the register alternative needs a reload.\n+;; When TARGET_64BIT, all SImode integer and accumulator registers\n+;; should already be in sign-extended form (see TRULY_NOOP_TRUNCATION\n+;; and truncdisi2).  We can therefore get rid of register->register\n+;; instructions if we constrain the source to be in the same register as\n+;; the destination.\n+;;\n+;; Only the pre-reload scheduler sees the type of the register alternatives;\n+;; we split them into nothing before the post-reload scheduler runs.\n+;; These alternatives therefore have type \"move\" in order to reflect\n+;; what happens if the two pre-reload operands cannot be tied, and are\n+;; instead allocated two separate GPRs.  We don't distinguish between\n+;; the GPR and LO cases because we don't usually know during pre-reload\n+;; scheduling whether an operand will be LO or not.\n (define_insn_and_split \"extendsidi2\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n-        (sign_extend:DI (match_operand:SI 1 \"nonimmediate_operand\" \"0,m\")))]\n+  [(set (match_operand:DI 0 \"register_operand\" \"=d,l,d\")\n+        (sign_extend:DI (match_operand:SI 1 \"nonimmediate_operand\" \"0,0,m\")))]\n   \"TARGET_64BIT\"\n   \"@\n+   #\n    #\n    lw\\t%0,%1\"\n   \"&& reload_completed && register_operand (operands[1], VOIDmode)\"\n@@ -2984,7 +2990,7 @@\n   emit_note (NOTE_INSN_DELETED);\n   DONE;\n }\n-  [(set_attr \"move_type\" \"move,load\")\n+  [(set_attr \"move_type\" \"move,move,load\")\n    (set_attr \"mode\" \"DI\")])\n \n (define_expand \"extend<SHORT:mode><GPR:mode>2\""}, {"sha": "781db97ffd6f4f65a7535e9b729a1488b08f9fd5", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=1ea9206ac52cffd3f77af12805216a4b435ebaa4", "patch": "@@ -1,3 +1,9 @@\n+2011-03-27  Richard Sandiford  <rdsandiford@googlemail.com>\n+\n+\tPR target/38598\n+\t* gcc.target/mips/madd-7.c: Remove -mlong32.\n+\t* gcc.target/mips/msub-7.c: Likewise.\n+\n 2011-03-27  Ira Rosen  <ira.rosen@linaro.org>\n \n \t* gcc.dg/vect/vect-outer-5.c: Reduce the distance between data"}, {"sha": "b43d7207427821f281391c11fa590182fb8680f9", "filename": "gcc/testsuite/gcc.target/mips/madd-7.c", "status": "modified", "additions": 1, "deletions": 2, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmadd-7.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmadd-7.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmadd-7.c?ref=1ea9206ac52cffd3f77af12805216a4b435ebaa4", "patch": "@@ -1,5 +1,4 @@\n-/* -mlong32 added because of PR target/38598.  */\n-/* { dg-options \"-O2 -march=5kc -mlong32\" } */\n+/* { dg-options \"-O2 -march=5kc\" } */\n /* { dg-final { scan-assembler-not \"\\tmul\\t\" } } */\n /* { dg-final { scan-assembler \"\\tmadd\\t\" } } */\n "}, {"sha": "7ae96acb42ead34111114cc116c91bf84859fe4d", "filename": "gcc/testsuite/gcc.target/mips/msub-7.c", "status": "modified", "additions": 1, "deletions": 2, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmsub-7.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1ea9206ac52cffd3f77af12805216a4b435ebaa4/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmsub-7.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmsub-7.c?ref=1ea9206ac52cffd3f77af12805216a4b435ebaa4", "patch": "@@ -1,5 +1,4 @@\n-/* -mlong32 added because of PR target/38598.  */\n-/* { dg-options \"-O2 -march=5kc -mlong32\" } */\n+/* { dg-options \"-O2 -march=5kc\" } */\n /* { dg-final { scan-assembler-not \"\\tmul\\t\" } } */\n /* { dg-final { scan-assembler \"\\tmsub\\t\" } } */\n "}]}