Analysis & Synthesis report for ad7606
Tue Sep 05 18:59:31 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component
 19. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated
 20. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p
 21. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p
 22. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram
 23. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp
 24. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp
 25. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 26. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13
 27. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 28. Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16
 29. Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
 30. Source assignments for data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram
 31. Source assignments for sld_signaltap:auto_signaltap_0
 32. Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2
 33. Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4
 34. Parameter Settings for User Entity Instance: ad7606:ad7606
 35. Parameter Settings for User Entity Instance: ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component
 36. Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1
 37. Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3
 38. Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4
 39. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
 40. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
 41. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
 42. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder
 43. Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult
 44. Parameter Settings for User Entity Instance: data_fifo:data_fifo|scfifo:scfifo_component
 45. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 46. Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0
 47. Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0
 48. dcfifo Parameter Settings by Entity Instance
 49. scfifo Parameter Settings by Entity Instance
 50. lpm_mult Parameter Settings by Entity Instance
 51. altshift_taps Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "data_fifo:data_fifo"
 53. Port Connectivity Checks: "data_cail:data_cail"
 54. Signal Tap Logic Analyzer Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 05 18:59:31 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; ad7606                                          ;
; Top-level Entity Name              ; ad_control_top                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,006                                           ;
;     Total combinational functions  ; 1,157                                           ;
;     Dedicated logic registers      ; 1,577                                           ;
; Total registers                    ; 1577                                            ;
; Total pins                         ; 26                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 205,890                                         ;
; Embedded Multiplier 9-bit elements ; 7                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; ad_control_top     ; ad7606             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/data_cail.v                                                 ; yes             ; User Verilog HDL File                        ; H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v                                                        ;             ;
; ../rtl/ad7606.v                                                    ; yes             ; User Verilog HDL File                        ; H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v                                                           ;             ;
; ip/ad_fifo.v                                                       ; yes             ; User Wizard-Generated File                   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v                                                       ;             ;
; ip/short_to_float.v                                                ; yes             ; User Wizard-Generated File                   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v                                                ;             ;
; ip/mult.v                                                          ; yes             ; User Wizard-Generated File                   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v                                                          ;             ;
; ../rtl/ad_control_top.v                                            ; yes             ; User Verilog HDL File                        ; H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v                                                   ;             ;
; ip/data_fifo.v                                                     ; yes             ; User Wizard-Generated File                   ; H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v                                                     ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                     ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                          ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                        ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                           ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                        ;             ;
; db/dcfifo_3dj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf                                                 ;             ;
; db/a_gray2bin_sgb.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_sgb.tdf                                              ;             ;
; db/a_graycounter_r57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf                                           ;             ;
; db/a_graycounter_njc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf                                           ;             ;
; db/altsyncram_9o41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_9o41.tdf                                             ;             ;
; db/dffpipe_ed9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_ed9.tdf                                                 ;             ;
; db/alt_synch_pipe_unl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf                                          ;             ;
; db/dffpipe_fd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_fd9.tdf                                                 ;             ;
; db/alt_synch_pipe_vnl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf                                          ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_gd9.tdf                                                 ;             ;
; db/cmpr_d66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_d66.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                       ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc                                           ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                          ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                               ;             ;
; db/add_sub_71f.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf                                                 ;             ;
; db/add_sub_q0f.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf                                                 ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                       ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/comptree.inc                                          ;             ;
; db/cmpr_6mg.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf                                                    ;             ;
; db/add_sub_oge.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf                                                 ;             ;
; db/add_sub_2sa.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf                                                 ;             ;
; db/add_sub_0lg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf                                                 ;             ;
; db/add_sub_ptb.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                          ;             ;
; db/mult_5ks.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf                                                    ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                            ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                         ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                          ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;             ;
; db/scfifo_km21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf                                                 ;             ;
; db/a_dpfifo_rs21.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf                                               ;             ;
; db/a_fefifo_s7f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/a_fefifo_s7f.tdf                                                ;             ;
; db/cntr_go7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_go7.tdf                                                    ;             ;
; db/altsyncram_enm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf                                             ;             ;
; db/cntr_4ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4ob.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; db/altsyncram_8b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_8b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                            ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld  ;
; db/ip/sld8b325b2f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                     ;             ;
; db/shift_taps_v4m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf                                              ;             ;
; db/altsyncram_2b81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf                                             ;             ;
; db/cntr_4pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf                                                    ;             ;
; db/shift_taps_c6m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_c6m.tdf                                              ;             ;
; db/altsyncram_3l31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_3l31.tdf                                             ;             ;
; db/add_sub_24e.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf                                                 ;             ;
; db/cntr_6pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,006     ;
;                                             ;           ;
; Total combinational functions               ; 1157      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 429       ;
;     -- 3 input functions                    ; 430       ;
;     -- <=2 input functions                  ; 298       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 937       ;
;     -- arithmetic mode                      ; 220       ;
;                                             ;           ;
; Total registers                             ; 1577      ;
;     -- Dedicated logic registers            ; 1577      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
; Total memory bits                           ; 205890    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 7         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1066      ;
; Total fan-out                               ; 9942      ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |ad_control_top                                                                                                                         ; 1157 (7)            ; 1577 (7)                  ; 205890      ; 7            ; 1       ; 3         ; 26   ; 0            ; |ad_control_top                                                                                                                                                                                                                                                                                                                                            ; ad_control_top                         ; work         ;
;    |ad7606:ad7606|                                                                                                                      ; 85 (25)             ; 98 (17)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606                                                                                                                                                                                                                                                                                                                              ; ad7606                                 ; work         ;
;       |ad_fifo:ad_fifo|                                                                                                                 ; 60 (0)              ; 81 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo                                                                                                                                                                                                                                                                                                              ; ad_fifo                                ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 60 (0)              ; 81 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                      ; dcfifo                                 ; work         ;
;             |dcfifo_3dj1:auto_generated|                                                                                                ; 60 (11)             ; 81 (21)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated                                                                                                                                                                                                                                                           ; dcfifo_3dj1                            ; work         ;
;                |a_gray2bin_sgb:rdptr_g_gray2bin|                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin                                                                                                                                                                                                                           ; a_gray2bin_sgb                         ; work         ;
;                |a_gray2bin_sgb:rs_dgwp_gray2bin|                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_gray2bin_sgb:rs_dgwp_gray2bin                                                                                                                                                                                                                           ; a_gray2bin_sgb                         ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                                                                                            ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p                                                                                                                                                                                                                               ; a_graycounter_njc                      ; work         ;
;                |a_graycounter_r57:rdptr_g1p|                                                                                            ; 16 (16)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p                                                                                                                                                                                                                               ; a_graycounter_r57                      ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|                                                                                             ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                                                                                                                                                                ; alt_synch_pipe_unl                     ; work         ;
;                   |dffpipe_fd9:dffpipe13|                                                                                               ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13                                                                                                                                                                                                          ; dffpipe_fd9                            ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                                                                                             ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                                                                                                                                                                ; alt_synch_pipe_vnl                     ; work         ;
;                   |dffpipe_gd9:dffpipe16|                                                                                               ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16                                                                                                                                                                                                          ; dffpipe_gd9                            ; work         ;
;                |altsyncram_9o41:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram                                                                                                                                                                                                                                  ; altsyncram_9o41                        ; work         ;
;                |cmpr_d66:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                                                                  ; cmpr_d66                               ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                                                   ; cmpr_d66                               ; work         ;
;                |dffpipe_ed9:rs_brp|                                                                                                     ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp                                                                                                                                                                                                                                        ; dffpipe_ed9                            ; work         ;
;                |dffpipe_ed9:rs_bwp|                                                                                                     ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp                                                                                                                                                                                                                                        ; dffpipe_ed9                            ; work         ;
;    |data_cail:data_cail|                                                                                                                ; 289 (9)             ; 270 (7)                   ; 66          ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail                                                                                                                                                                                                                                                                                                                        ; data_cail                              ; work         ;
;       |mult:mult|                                                                                                                       ; 206 (0)             ; 208 (0)                   ; 66          ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult                                                                                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;          |mult_altfp_mult_trn:mult_altfp_mult_trn_component|                                                                            ; 206 (126)           ; 208 (121)                 ; 66          ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component                                                                                                                                                                                                                                                            ; mult_altfp_mult_trn                    ; work         ;
;             |altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|                                                                              ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0                                                                                                                                                                                                               ; altshift_taps                          ; work         ;
;                |shift_taps_v4m:auto_generated|                                                                                          ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated                                                                                                                                                                                 ; shift_taps_v4m                         ; work         ;
;                   |altsyncram_2b81:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2                                                                                                                                                     ; altsyncram_2b81                        ; work         ;
;                   |cntr_4pf:cntr1|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|cntr_4pf:cntr1                                                                                                                                                                  ; cntr_4pf                               ; work         ;
;             |altshift_taps:input_is_infinity_dffe_0_rtl_0|                                                                              ; 7 (0)               ; 4 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0                                                                                                                                                                                                               ; altshift_taps                          ; work         ;
;                |shift_taps_c6m:auto_generated|                                                                                          ; 7 (2)               ; 4 (2)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated                                                                                                                                                                                 ; shift_taps_c6m                         ; work         ;
;                   |altsyncram_3l31:altsyncram4|                                                                                         ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4                                                                                                                                                     ; altsyncram_3l31                        ; work         ;
;                   |cntr_6pf:cntr1|                                                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                  ; cntr_6pf                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 7 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                  ; lpm_add_sub                            ; work         ;
;                |add_sub_oge:auto_generated|                                                                                             ; 7 (7)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated                                                                                                                                                                                                       ; add_sub_oge                            ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                  ; lpm_add_sub                            ; work         ;
;                |add_sub_2sa:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated                                                                                                                                                                                                       ; add_sub_2sa                            ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                 ; lpm_mult                               ; work         ;
;                |mult_5ks:auto_generated|                                                                                                ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                         ; mult_5ks                               ; work         ;
;       |short_to_float:short_to_float|                                                                                                   ; 74 (0)              ; 55 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float                                                                                                                                                                                                                                                                                          ; short_to_float                         ; work         ;
;          |short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|                                                  ; 74 (19)             ; 55 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component                                                                                                                                                                                                              ; short_to_float_altfp_convert_p1n       ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3                                                                                                                                                                                         ; lpm_add_sub                            ; work         ;
;                |add_sub_q0f:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated                                                                                                                                                              ; add_sub_q0f                            ; work         ;
;             |lpm_compare:cmpr4|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4                                                                                                                                                                                            ; lpm_compare                            ; work         ;
;                |cmpr_6mg:auto_generated|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated                                                                                                                                                                    ; cmpr_6mg                               ; work         ;
;             |short_to_float_altbarrel_shift_uvf:altbarrel_shift5|                                                                       ; 38 (38)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5                                                                                                                                                          ; short_to_float_altbarrel_shift_uvf     ; work         ;
;             |short_to_float_altpriority_encoder_rb6:altpriority_encoder2|                                                               ; 15 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                                                  ; short_to_float_altpriority_encoder_rb6 ; work         ;
;                |short_to_float_altpriority_encoder_be8:altpriority_encoder7|                                                            ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7                                                                                      ; short_to_float_altpriority_encoder_be8 ; work         ;
;                   |short_to_float_altpriority_encoder_6e8:altpriority_encoder15|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15                         ; short_to_float_altpriority_encoder_6e8 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 647 (2)             ; 1111 (98)                 ; 204800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 645 (0)             ; 1013 (0)                  ; 204800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 645 (86)            ; 1013 (280)                ; 204800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 204800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                             ; work         ;
;                |altsyncram_8b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 204800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated                                                                                                                                                 ; altsyncram_8b24                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 232 (2)             ; 412 (4)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                        ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                           ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 98 (0)              ; 245 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 98 (0)              ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (18)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                           ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 114 (16)            ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector                ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect                  ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 140 (10)            ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                            ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                            ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                            ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                            ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad_control_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 2            ; 9            ; 2            ; 9            ; 18     ; None ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 50           ; 4096         ; 50           ; 204800 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File     ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; FIFO          ; 18.1    ; N/A          ; N/A          ; |ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo                                                                                                                                                                                                                                       ; ip/ad_fifo.v        ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |ad_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; ALTFP_MULT    ; 18.1    ; N/A          ; N/A          ; |ad_control_top|data_cail:data_cail|mult:mult                                                                                                                                                                                                                                       ; ip/mult.v           ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float                                                                                                                                                                                                                   ; ip/short_to_float.v ;
; Altera ; FIFO          ; 18.1    ; N/A          ; N/A          ; |ad_control_top|data_fifo:data_fifo                                                                                                                                                                                                                                                 ; ip/data_fifo.v      ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 28                                                                                                    ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0..8]                                                               ; Stuck at GND due to stuck port clock_enable                                                          ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[0..8]                                            ; Stuck at GND due to stuck port data_in                                                               ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[0..8]                                                        ; Stuck at GND due to stuck port data_in                                                               ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|dir_pipe[0]         ; Stuck at GND due to stuck port data_in                                                               ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[14,15] ; Lost fanout                                                                                          ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg2[14]                                                      ; Lost fanout                                                                                          ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one_ff_p1                                                                                               ; Stuck at GND due to stuck port data_in                                                               ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero_ff_p1                                                                                              ; Stuck at VCC due to stuck port data_in                                                               ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero_ff_p1                                                                                              ; Stuck at VCC due to stuck port data_in                                                               ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero_ff_p2                                                                                              ; Stuck at VCC due to stuck port data_in                                                               ;
; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0..8]                                                                     ; Lost fanout                                                                                          ;
; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                            ; Lost fanout                                                                                          ;
; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                       ; Lost fanout                                                                                          ;
; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0..8]                                        ; Lost fanout                                                                                          ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp|dffe12a[6]                                                                                        ; Lost fanout                                                                                          ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp|dffe12a[6]                                                                                        ; Lost fanout                                                                                          ;
; rdreq                                                                                                                                                                                                 ; Merged with cail_en                                                                                  ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_round_p[0]                                                                                                        ; Merged with data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lsb_dffe ;
; ad7606:ad7606|mode[2]                                                                                                                                                                                 ; Merged with ad7606:ad7606|mode[1]                                                                    ;
; ad7606:ad7606|mode[0]                                                                                                                                                                                 ; Merged with ad7606:ad7606|wrreq                                                                      ;
; ad7606:ad7606|mode[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                          ;
; Total Number of Removed Registers = 62                                                                                                                                                                ;                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                                                          ; Stuck at GND                   ; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1],                                                                     ;
;                                                                                                                                                                                               ; due to stuck port clock_enable ; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0],                                                                     ;
;                                                                                                                                                                                               ;                                ; data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                          ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|dir_pipe[0] ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[14], ;
;                                                                                                                                                                                               ; due to stuck port data_in      ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[15], ;
;                                                                                                                                                                                               ;                                ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg2[14]                                                    ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[8]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[8]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[7]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[7]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[6]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[6]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[5]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[5]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[4]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[4]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[3]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[3]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[2]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[2]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[1]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[1]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[0]                                       ; Stuck at GND                   ; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[0]                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1577  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 95    ;
; Number of registers using Asynchronous Clear ; 533   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 552   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ad7606:ad7606|clk_25m                                                                                                                                                                                                                                                                                                           ; 72      ;
; ad_reset~reg0                                                                                                                                                                                                                                                                                                                   ; 1       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                                                                                         ; 7       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                                                                                                                                         ; 5       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                                                                                                                                                                                                            ; 4       ;
; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                         ; Megafunction                                                                                                   ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_not_zero_ff1                                                                                                    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_not_zero_dffe_1                                                                                                 ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_not_zero_dffe_0                                                                                                 ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1                                                                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[23..30]                                                      ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|exponent_bus_pre_reg[0..7]                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|exponent_bus_pre_reg2[0..7]                                             ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|exponent_bus_pre_reg3[0..7]                                             ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_ff1                                                                                                 ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_1                                                                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0                                                                                              ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_nan_ff1                                                                                                      ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_nan_dffe_1                                                                                                   ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_nan_dffe_0                                                                                                   ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|result_reg[9..22]                                                       ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mantissa_pre_round_reg[9..22]                                           ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
; data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper2d[0..13] ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|sbit_piper1d[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5|smux_w[59]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad7606:ad7606 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; PULSE          ; 01111101 ; Unsigned Binary                ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_3dj1  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15           ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_71f  ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                 ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_q0f  ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_6mg     ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_oge  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_2sa  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ptb  ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                    ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                          ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                 ;
; CBXI_PARAMETER                                 ; mult_5ks     ; Untyped                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fifo:data_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------+
; Parameter Name          ; Value        ; Type                                            ;
+-------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                  ;
; lpm_width               ; 32           ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                         ;
; USE_EAB                 ; ON           ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                         ;
; CBXI_PARAMETER          ; scfifo_km21  ; Untyped                                         ;
+-------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 49                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 49                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 223                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 49                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 50                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                     ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                     ;
; WIDTH          ; 9              ; Untyped                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_v4m ; Untyped                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                     ;
; WIDTH          ; 16             ; Untyped                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                            ;
;     -- LPM_WIDTH           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                    ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                             ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 1                                           ;
; Entity Instance            ; data_fifo:data_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                ;
;     -- lpm_width           ; 32                                          ;
;     -- LPM_NUMWORDS        ; 512                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
+----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                      ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                          ;
; Entity Instance                       ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                         ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                            ;
;     -- TAP_DISTANCE        ; 4                                                                                                                            ;
;     -- WIDTH               ; 9                                                                                                                            ;
; Entity Instance            ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                            ;
;     -- TAP_DISTANCE        ; 3                                                                                                                            ;
;     -- WIDTH               ; 16                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fifo:data_fifo"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "data_cail:data_cail"      ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; data_len[15..4]    ; Input ; Info     ; Stuck at GND ;
; data_len[2..0]     ; Input ; Info     ; Stuck at GND ;
; data_len[3]        ; Input ; Info     ; Stuck at VCC ;
; cail_param[29..26] ; Input ; Info     ; Stuck at VCC ;
; cail_param[20..18] ; Input ; Info     ; Stuck at VCC ;
; cail_param[5..3]   ; Input ; Info     ; Stuck at VCC ;
; cail_param[31..30] ; Input ; Info     ; Stuck at GND ;
; cail_param[25..21] ; Input ; Info     ; Stuck at GND ;
; cail_param[17..15] ; Input ; Info     ; Stuck at GND ;
; cail_param[13..9]  ; Input ; Info     ; Stuck at GND ;
; cail_param[7..6]   ; Input ; Info     ; Stuck at GND ;
; cail_param[2..0]   ; Input ; Info     ; Stuck at GND ;
; cail_param[14]     ; Input ; Info     ; Stuck at VCC ;
; cail_param[8]      ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 49                  ; 49               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 375                         ;
;     CLR               ; 71                          ;
;     CLR SCLR          ; 19                          ;
;     ENA CLR           ; 22                          ;
;     SLD               ; 25                          ;
;     plain             ; 238                         ;
; cycloneiii_lcell_comb ; 383                         ;
;     arith             ; 135                         ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 59                          ;
;     normal            ; 248                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 121                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 6.90                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                              ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+---------+
; Name                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                 ; Details ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+---------+
; data_fifo:data_fifo|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[0]  ; N/A     ;
; data_fifo:data_fifo|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[0]  ; N/A     ;
; data_fifo:data_fifo|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[0]  ; N/A     ;
; data_fifo:data_fifo|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[10] ; N/A     ;
; data_fifo:data_fifo|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[10] ; N/A     ;
; data_fifo:data_fifo|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[10] ; N/A     ;
; data_fifo:data_fifo|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[11] ; N/A     ;
; data_fifo:data_fifo|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[11] ; N/A     ;
; data_fifo:data_fifo|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[11] ; N/A     ;
; data_fifo:data_fifo|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[12] ; N/A     ;
; data_fifo:data_fifo|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[12] ; N/A     ;
; data_fifo:data_fifo|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[12] ; N/A     ;
; data_fifo:data_fifo|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[13] ; N/A     ;
; data_fifo:data_fifo|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[13] ; N/A     ;
; data_fifo:data_fifo|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[13] ; N/A     ;
; data_fifo:data_fifo|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[14] ; N/A     ;
; data_fifo:data_fifo|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[14] ; N/A     ;
; data_fifo:data_fifo|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[14] ; N/A     ;
; data_fifo:data_fifo|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[15] ; N/A     ;
; data_fifo:data_fifo|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[15] ; N/A     ;
; data_fifo:data_fifo|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[15] ; N/A     ;
; data_fifo:data_fifo|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[16] ; N/A     ;
; data_fifo:data_fifo|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[16] ; N/A     ;
; data_fifo:data_fifo|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[16] ; N/A     ;
; data_fifo:data_fifo|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[17] ; N/A     ;
; data_fifo:data_fifo|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[17] ; N/A     ;
; data_fifo:data_fifo|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[17] ; N/A     ;
; data_fifo:data_fifo|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[18] ; N/A     ;
; data_fifo:data_fifo|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[18] ; N/A     ;
; data_fifo:data_fifo|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[18] ; N/A     ;
; data_fifo:data_fifo|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[19] ; N/A     ;
; data_fifo:data_fifo|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[19] ; N/A     ;
; data_fifo:data_fifo|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[19] ; N/A     ;
; data_fifo:data_fifo|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[1]  ; N/A     ;
; data_fifo:data_fifo|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[1]  ; N/A     ;
; data_fifo:data_fifo|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[1]  ; N/A     ;
; data_fifo:data_fifo|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[20] ; N/A     ;
; data_fifo:data_fifo|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[20] ; N/A     ;
; data_fifo:data_fifo|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[20] ; N/A     ;
; data_fifo:data_fifo|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[21] ; N/A     ;
; data_fifo:data_fifo|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[21] ; N/A     ;
; data_fifo:data_fifo|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[21] ; N/A     ;
; data_fifo:data_fifo|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[22] ; N/A     ;
; data_fifo:data_fifo|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[22] ; N/A     ;
; data_fifo:data_fifo|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[22] ; N/A     ;
; data_fifo:data_fifo|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[0]  ; N/A     ;
; data_fifo:data_fifo|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[0]  ; N/A     ;
; data_fifo:data_fifo|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[0]  ; N/A     ;
; data_fifo:data_fifo|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[1]  ; N/A     ;
; data_fifo:data_fifo|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[1]  ; N/A     ;
; data_fifo:data_fifo|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[1]  ; N/A     ;
; data_fifo:data_fifo|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[2]  ; N/A     ;
; data_fifo:data_fifo|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[2]  ; N/A     ;
; data_fifo:data_fifo|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[2]  ; N/A     ;
; data_fifo:data_fifo|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[3]  ; N/A     ;
; data_fifo:data_fifo|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[3]  ; N/A     ;
; data_fifo:data_fifo|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[3]  ; N/A     ;
; data_fifo:data_fifo|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[4]  ; N/A     ;
; data_fifo:data_fifo|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[4]  ; N/A     ;
; data_fifo:data_fifo|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[4]  ; N/A     ;
; data_fifo:data_fifo|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[5]  ; N/A     ;
; data_fifo:data_fifo|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[5]  ; N/A     ;
; data_fifo:data_fifo|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[5]  ; N/A     ;
; data_fifo:data_fifo|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[6]  ; N/A     ;
; data_fifo:data_fifo|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[6]  ; N/A     ;
; data_fifo:data_fifo|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[6]  ; N/A     ;
; data_fifo:data_fifo|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[2]  ; N/A     ;
; data_fifo:data_fifo|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[2]  ; N/A     ;
; data_fifo:data_fifo|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[2]  ; N/A     ;
; data_fifo:data_fifo|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[7]  ; N/A     ;
; data_fifo:data_fifo|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[7]  ; N/A     ;
; data_fifo:data_fifo|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|exp_result_ff[7]  ; N/A     ;
; data_fifo:data_fifo|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|sign_node_ff4[0]  ; N/A     ;
; data_fifo:data_fifo|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|sign_node_ff4[0]  ; N/A     ;
; data_fifo:data_fifo|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|sign_node_ff4[0]  ; N/A     ;
; data_fifo:data_fifo|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[3]  ; N/A     ;
; data_fifo:data_fifo|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[3]  ; N/A     ;
; data_fifo:data_fifo|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[3]  ; N/A     ;
; data_fifo:data_fifo|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[4]  ; N/A     ;
; data_fifo:data_fifo|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[4]  ; N/A     ;
; data_fifo:data_fifo|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[4]  ; N/A     ;
; data_fifo:data_fifo|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[5]  ; N/A     ;
; data_fifo:data_fifo|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[5]  ; N/A     ;
; data_fifo:data_fifo|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[5]  ; N/A     ;
; data_fifo:data_fifo|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[6]  ; N/A     ;
; data_fifo:data_fifo|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[6]  ; N/A     ;
; data_fifo:data_fifo|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[6]  ; N/A     ;
; data_fifo:data_fifo|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[7]  ; N/A     ;
; data_fifo:data_fifo|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[7]  ; N/A     ;
; data_fifo:data_fifo|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[7]  ; N/A     ;
; data_fifo:data_fifo|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[8]  ; N/A     ;
; data_fifo:data_fifo|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[8]  ; N/A     ;
; data_fifo:data_fifo|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[8]  ; N/A     ;
; data_fifo:data_fifo|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[9]  ; N/A     ;
; data_fifo:data_fifo|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[9]  ; N/A     ;
; data_fifo:data_fifo|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|man_result_ff[9]  ; N/A     ;
; data_fifo:data_fifo|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|valid                                                                         ; N/A     ;
; data_fifo:data_fifo|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|valid                                                                         ; N/A     ;
; data_fifo:data_fifo|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cail:data_cail|valid                                                                         ; N/A     ;
; data_in[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[0]                                                                                        ; N/A     ;
; data_in[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[0]                                                                                        ; N/A     ;
; data_in[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[0]                                                                                        ; N/A     ;
; data_in[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[10]                                                                                       ; N/A     ;
; data_in[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[10]                                                                                       ; N/A     ;
; data_in[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[10]                                                                                       ; N/A     ;
; data_in[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[11]                                                                                       ; N/A     ;
; data_in[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[11]                                                                                       ; N/A     ;
; data_in[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[11]                                                                                       ; N/A     ;
; data_in[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[12]                                                                                       ; N/A     ;
; data_in[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[12]                                                                                       ; N/A     ;
; data_in[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[12]                                                                                       ; N/A     ;
; data_in[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[13]                                                                                       ; N/A     ;
; data_in[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[13]                                                                                       ; N/A     ;
; data_in[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[13]                                                                                       ; N/A     ;
; data_in[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[14]                                                                                       ; N/A     ;
; data_in[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[14]                                                                                       ; N/A     ;
; data_in[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[14]                                                                                       ; N/A     ;
; data_in[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[15]                                                                                       ; N/A     ;
; data_in[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[15]                                                                                       ; N/A     ;
; data_in[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[15]                                                                                       ; N/A     ;
; data_in[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[1]                                                                                        ; N/A     ;
; data_in[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[1]                                                                                        ; N/A     ;
; data_in[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[1]                                                                                        ; N/A     ;
; data_in[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[2]                                                                                        ; N/A     ;
; data_in[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[2]                                                                                        ; N/A     ;
; data_in[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[2]                                                                                        ; N/A     ;
; data_in[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[3]                                                                                        ; N/A     ;
; data_in[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[3]                                                                                        ; N/A     ;
; data_in[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[3]                                                                                        ; N/A     ;
; data_in[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[4]                                                                                        ; N/A     ;
; data_in[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[4]                                                                                        ; N/A     ;
; data_in[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[4]                                                                                        ; N/A     ;
; data_in[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[5]                                                                                        ; N/A     ;
; data_in[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[5]                                                                                        ; N/A     ;
; data_in[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[5]                                                                                        ; N/A     ;
; data_in[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[6]                                                                                        ; N/A     ;
; data_in[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[6]                                                                                        ; N/A     ;
; data_in[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[6]                                                                                        ; N/A     ;
; data_in[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[7]                                                                                        ; N/A     ;
; data_in[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[7]                                                                                        ; N/A     ;
; data_in[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[7]                                                                                        ; N/A     ;
; data_in[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[8]                                                                                        ; N/A     ;
; data_in[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[8]                                                                                        ; N/A     ;
; data_in[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[8]                                                                                        ; N/A     ;
; data_in[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[9]                                                                                        ; N/A     ;
; data_in[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[9]                                                                                        ; N/A     ;
; data_in[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_in[9]                                                                                        ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; clk                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                                                                               ; N/A     ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Sep 05 18:59:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/data_cail.v
    Info (12023): Found entity 1: data_cail File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad7606.v
    Info (12023): Found entity 1: ad7606 File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v
    Info (12023): Found entity 1: ad7606_tb File: H:/FPGA/cyclone source/09_ad7606/testbench/ad7606_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/ad_fifo.v
    Info (12023): Found entity 1: ad_fifo File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 39
Info (12021): Found 10 design units, including 10 entities, in source file ip/short_to_float.v
    Info (12023): Found entity 1: short_to_float_altbarrel_shift_uvf File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 50
    Info (12023): Found entity 2: short_to_float_altpriority_encoder_3v7 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 151
    Info (12023): Found entity 3: short_to_float_altpriority_encoder_3e8 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 171
    Info (12023): Found entity 4: short_to_float_altpriority_encoder_6v7 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 190
    Info (12023): Found entity 5: short_to_float_altpriority_encoder_6e8 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 222
    Info (12023): Found entity 6: short_to_float_altpriority_encoder_bv7 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 255
    Info (12023): Found entity 7: short_to_float_altpriority_encoder_be8 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 287
    Info (12023): Found entity 8: short_to_float_altpriority_encoder_rb6 File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 320
    Info (12023): Found entity 9: short_to_float_altfp_convert_p1n File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 348
    Info (12023): Found entity 10: short_to_float File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 617
Info (12021): Found 2 design units, including 2 entities, in source file ip/mult.v
    Info (12023): Found entity 1: mult_altfp_mult_trn File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 46
    Info (12023): Found entity 2: mult File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 510
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v
    Info (12023): Found entity 1: ad_data_proc_tb File: H:/FPGA/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad_control_top.v
    Info (12023): Found entity 1: ad_control_top File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v
    Info (12023): Found entity 1: ad_control_top_tb File: H:/FPGA/cyclone source/09_ad7606/testbench/ad_control_top_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/data_fifo.v
    Info (12023): Found entity 1: data_fifo File: H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v Line: 39
Info (12127): Elaborating entity "ad_control_top" for the top level hierarchy
Info (12128): Elaborating entity "ad7606" for hierarchy "ad7606:ad7606" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at ad7606.v(28): object "busy_dly2" assigned a value but never read File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 28
Info (12128): Elaborating entity "ad_fifo" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 55
Info (12128): Elaborating entity "dcfifo" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 84
Info (12133): Instantiated megafunction "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3dj1.tdf
    Info (12023): Found entity 1: dcfifo_3dj1 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_3dj1" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_sgb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf
    Info (12023): Found entity 1: altsyncram_9o41 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_9o41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9o41" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_ed9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_fd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13" File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16" File: H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_d66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:rdempty_eq_comp" File: H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf Line: 70
Info (12128): Elaborating entity "data_cail" for hierarchy "data_cail:data_cail" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 121
Info (12128): Elaborating entity "short_to_float" for hierarchy "data_cail:data_cail|short_to_float:short_to_float" File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 60
Info (12128): Elaborating entity "short_to_float_altfp_convert_p1n" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 632
Info (12128): Elaborating entity "short_to_float_altbarrel_shift_uvf" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 410
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_rb6" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 414
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_bv7" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 334
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_6v7" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 269
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_3v7" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3v7:altpriority_encoder10" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 204
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_3e8" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3e8:altpriority_encoder11" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 209
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_6e8" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 274
Info (12128): Elaborating entity "short_to_float_altpriority_encoder_be8" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 339
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 525
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 525
Info (12133): Instantiated megafunction "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 525
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf
    Info (12023): Found entity 1: add_sub_71f File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_71f" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1|add_sub_71f:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 550
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 550
Info (12133): Instantiated megafunction "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 550
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf
    Info (12023): Found entity 1: add_sub_q0f File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_q0f" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 576
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 576
Info (12133): Instantiated megafunction "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v Line: 576
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf
    Info (12023): Found entity 1: cmpr_6mg File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6mg" for hierarchy "data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "mult" for hierarchy "data_cail:data_cail|mult:mult" File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 68
Info (12128): Elaborating entity "mult_altfp_mult_trn" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 528
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 375
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 375
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 375
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oge.tdf
    Info (12023): Found entity 1: add_sub_oge File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf Line: 22
Info (12128): Elaborating entity "add_sub_oge" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 399
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 399
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 399
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf
    Info (12023): Found entity 1: add_sub_2sa File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2sa" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 422
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 422
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 422
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf
    Info (12023): Found entity 1: add_sub_0lg File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0lg" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 448
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 448
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 448
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf
    Info (12023): Found entity 1: add_sub_ptb File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ptb" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 470
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 470
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v Line: 470
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf
    Info (12023): Found entity 1: mult_5ks File: H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf Line: 33
Info (12128): Elaborating entity "mult_5ks" for hierarchy "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "data_fifo" for hierarchy "data_fifo:data_fifo" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 130
Info (12128): Elaborating entity "scfifo" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v Line: 72
Info (12130): Elaborated megafunction instantiation "data_fifo:data_fifo|scfifo:scfifo_component" File: H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v Line: 72
Info (12133): Instantiated megafunction "data_fifo:data_fifo|scfifo:scfifo_component" with the following parameter: File: H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v Line: 72
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_km21.tdf
    Info (12023): Found entity 1: scfifo_km21 File: H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_km21" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rs21.tdf
    Info (12023): Found entity 1: a_dpfifo_rs21 File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_rs21" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo" File: H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf
    Info (12023): Found entity 1: a_fefifo_s7f File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_fefifo_s7f.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_s7f" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state" File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info (12023): Found entity 1: cntr_go7 File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_go7.tdf Line: 25
Info (12128): Elaborating entity "cntr_go7" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw" File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_fefifo_s7f.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_enm1.tdf
    Info (12023): Found entity 1: altsyncram_enm1 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_enm1" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram" File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:rd_ptr_count" File: H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf
    Info (12023): Found entity 1: altsyncram_8b24 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_8b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: H:/FPGA/cyclone source/09_ad7606/prj/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: H:/FPGA/cyclone source/09_ad7606/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.05.18:59:21 Progress: Loading sld8b325b2f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[0]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 39
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[1]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 69
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[2]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 99
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[3]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 129
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[4]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 159
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[5]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 189
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[6]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 219
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[7]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 249
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[8]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 279
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[9]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 309
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[10]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 339
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[11]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 369
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[12]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 399
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[13]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 429
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[14]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 459
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[15]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 489
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[16]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 519
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[17]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 549
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[18]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 579
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[19]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 609
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[20]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 639
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[21]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 669
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[22]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 699
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[23]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 729
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[24]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 759
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[25]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 789
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[26]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 819
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[27]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 849
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[28]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 879
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[29]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 909
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[30]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 939
        Warning (14320): Synthesized away node "data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|q_b[31]" File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf Line: 969
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|dataa_exp_not_zero_ff_p1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|input_is_infinity_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0"
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf
    Info (12023): Found entity 1: shift_taps_v4m File: H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m File: H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_c6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf
    Info (12023): Found entity 1: altsyncram_3l31 File: H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_3l31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad_os[0]" is stuck at GND File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 21
    Warning (13410): Pin "ad_os[1]" is stuck at GND File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 21
    Warning (13410): Pin "ad_os[2]" is stuck at GND File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 180 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "busy" File: H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v Line: 9
Info (21057): Implemented 2167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 2038 logic cells
    Info (21064): Implemented 91 RAM segments
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4930 megabytes
    Info: Processing ended: Tue Sep 05 18:59:32 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:58


