============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Wed Nov 20 22:42:17 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Wed Nov 20 22:42:17 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1786/2 useful/useless nets, 1602/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 656/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 645/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 644/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 655/0 useful/useless nets, 472/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 790/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 764/0 useful/useless nets, 581/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1020/0 useful/useless nets, 837/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 98 (3.52), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 856/0 useful/useless nets, 673/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 30 SEQ (748 nodes)...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 317/422 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |509   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 256 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2050, tnet num: 635, tinst num: 263, tnode num: 2742, tedge num: 3802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068032s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (137.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177907
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 142093, overlap = 0
PHY-3002 : Step(2): len = 120981, overlap = 0
PHY-3002 : Step(3): len = 113566, overlap = 0
PHY-3002 : Step(4): len = 107326, overlap = 0
PHY-3002 : Step(5): len = 101556, overlap = 0
PHY-3002 : Step(6): len = 96443.9, overlap = 0
PHY-3002 : Step(7): len = 91931.7, overlap = 0
PHY-3002 : Step(8): len = 87243.1, overlap = 0
PHY-3002 : Step(9): len = 82942, overlap = 0
PHY-3002 : Step(10): len = 78276, overlap = 0
PHY-3002 : Step(11): len = 74156.9, overlap = 0
PHY-3002 : Step(12): len = 70169.1, overlap = 0
PHY-3002 : Step(13): len = 66425.7, overlap = 0
PHY-3002 : Step(14): len = 63004.4, overlap = 0
PHY-3002 : Step(15): len = 59590.4, overlap = 0
PHY-3002 : Step(16): len = 56603.2, overlap = 0
PHY-3002 : Step(17): len = 53260, overlap = 0
PHY-3002 : Step(18): len = 50628.5, overlap = 0
PHY-3002 : Step(19): len = 47667.1, overlap = 0
PHY-3002 : Step(20): len = 45010.9, overlap = 0
PHY-3002 : Step(21): len = 42406.4, overlap = 0
PHY-3002 : Step(22): len = 40109.6, overlap = 0
PHY-3002 : Step(23): len = 37561.4, overlap = 0
PHY-3002 : Step(24): len = 35544.7, overlap = 0
PHY-3002 : Step(25): len = 32970.1, overlap = 0
PHY-3002 : Step(26): len = 31166.1, overlap = 0
PHY-3002 : Step(27): len = 29238.8, overlap = 0
PHY-3002 : Step(28): len = 27490.1, overlap = 0
PHY-3002 : Step(29): len = 25511.9, overlap = 0
PHY-3002 : Step(30): len = 24193.5, overlap = 0
PHY-3002 : Step(31): len = 22464.1, overlap = 0
PHY-3002 : Step(32): len = 20598.2, overlap = 0
PHY-3002 : Step(33): len = 19091.4, overlap = 0
PHY-3002 : Step(34): len = 17884.1, overlap = 0
PHY-3002 : Step(35): len = 16027.7, overlap = 0
PHY-3002 : Step(36): len = 15092.4, overlap = 0
PHY-3002 : Step(37): len = 13081.2, overlap = 0
PHY-3002 : Step(38): len = 11833.9, overlap = 1
PHY-3002 : Step(39): len = 11305.8, overlap = 1.5
PHY-3002 : Step(40): len = 9918.5, overlap = 3.25
PHY-3002 : Step(41): len = 9859, overlap = 3
PHY-3002 : Step(42): len = 9022.3, overlap = 3.75
PHY-3002 : Step(43): len = 8676, overlap = 2.25
PHY-3002 : Step(44): len = 8412.8, overlap = 2.25
PHY-3002 : Step(45): len = 8146.4, overlap = 2
PHY-3002 : Step(46): len = 7863.8, overlap = 2
PHY-3002 : Step(47): len = 7445.1, overlap = 2.5
PHY-3002 : Step(48): len = 7375.6, overlap = 2.75
PHY-3002 : Step(49): len = 6953.7, overlap = 2.75
PHY-3002 : Step(50): len = 6734.8, overlap = 3
PHY-3002 : Step(51): len = 6381.9, overlap = 3
PHY-3002 : Step(52): len = 6372.3, overlap = 3
PHY-3002 : Step(53): len = 6270.2, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00543055
PHY-3002 : Step(54): len = 6084.2, overlap = 3
PHY-3002 : Step(55): len = 6004.8, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004496s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46865e-06
PHY-3002 : Step(56): len = 5919.4, overlap = 10.5
PHY-3002 : Step(57): len = 5919.4, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.9373e-06
PHY-3002 : Step(58): len = 5894.9, overlap = 10.5
PHY-3002 : Step(59): len = 5894.9, overlap = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73762e-06
PHY-3002 : Step(60): len = 5875.8, overlap = 19
PHY-3002 : Step(61): len = 5963.7, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.47524e-06
PHY-3002 : Step(62): len = 5931, overlap = 19
PHY-3002 : Step(63): len = 5971.1, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24581e-05
PHY-3002 : Step(64): len = 5935.4, overlap = 19
PHY-3002 : Step(65): len = 6204, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79936e-05
PHY-3002 : Step(66): len = 6097.8, overlap = 18
PHY-3002 : Step(67): len = 6448, overlap = 16.75
PHY-3002 : Step(68): len = 7344, overlap = 16.5
PHY-3002 : Step(69): len = 7854.4, overlap = 15.25
PHY-3002 : Step(70): len = 8292.7, overlap = 14
PHY-3002 : Step(71): len = 8430, overlap = 12.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.59871e-05
PHY-3002 : Step(72): len = 8787.1, overlap = 11.75
PHY-3002 : Step(73): len = 9489.3, overlap = 9
PHY-3002 : Step(74): len = 9627.1, overlap = 9.5
PHY-3002 : Step(75): len = 9588.5, overlap = 9.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.19743e-05
PHY-3002 : Step(76): len = 10095, overlap = 8
PHY-3002 : Step(77): len = 10485.9, overlap = 7.25
PHY-3002 : Step(78): len = 11143.9, overlap = 5.75
PHY-3002 : Step(79): len = 11359.9, overlap = 6.25
PHY-3002 : Step(80): len = 11613.8, overlap = 6.75
PHY-3002 : Step(81): len = 11695.5, overlap = 6.25
PHY-3002 : Step(82): len = 11522.5, overlap = 5.25
PHY-3002 : Step(83): len = 11247.8, overlap = 6.25
PHY-3002 : Step(84): len = 10987, overlap = 7.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000143949
PHY-3002 : Step(85): len = 11527.7, overlap = 8
PHY-3002 : Step(86): len = 11698.6, overlap = 8
PHY-3002 : Step(87): len = 11711.3, overlap = 7.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000287897
PHY-3002 : Step(88): len = 12128.1, overlap = 6.25
PHY-3002 : Step(89): len = 12201.5, overlap = 6.5
PHY-3002 : Step(90): len = 12241.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026710s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (234.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00260864
PHY-3002 : Step(91): len = 15913.4, overlap = 2.25
PHY-3002 : Step(92): len = 14970.3, overlap = 1.75
PHY-3002 : Step(93): len = 14294.7, overlap = 3.5
PHY-3002 : Step(94): len = 13806.5, overlap = 5.25
PHY-3002 : Step(95): len = 13519.9, overlap = 7.25
PHY-3002 : Step(96): len = 13386.1, overlap = 7
PHY-3002 : Step(97): len = 13239.3, overlap = 7.25
PHY-3002 : Step(98): len = 13101.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007675s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14371.8, Over = 0
PHY-3001 : Final: Len = 14371.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21400, over cnt = 33(0%), over = 47, worst = 3
PHY-1002 : len = 22000, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 22176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025631s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.9%)

RUN-1003 : finish command "place" in  1.629818s wall, 2.390625s user + 0.781250s system = 3.171875s CPU (194.6%)

RUN-1004 : used memory is 159 MB, reserved memory is 130 MB, peak memory is 170 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 111 to 83
PHY-1001 : Pin misalignment score is improved from 83 to 83
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21400, over cnt = 33(0%), over = 47, worst = 3
PHY-1002 : len = 22000, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 22176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027688s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (169.3%)

PHY-1001 : End global routing;  0.121868s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (115.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023332s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51344, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.274166s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (114.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51344
PHY-1001 : End DR Iter 1; 0.009764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.367154s wall, 6.109375s user + 0.281250s system = 6.390625s CPU (100.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.622824s wall, 6.375000s user + 0.312500s system = 6.687500s CPU (101.0%)

RUN-1004 : used memory is 260 MB, reserved memory is 237 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4376
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 484 valid insts, and 11861 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.241477s wall, 5.406250s user + 0.046875s system = 5.453125s CPU (243.3%)

RUN-1004 : used memory is 258 MB, reserved memory is 232 MB, peak memory is 539 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.110917s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (100.7%)

RUN-1004 : used memory is 420 MB, reserved memory is 381 MB, peak memory is 539 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.568088s wall, 0.562500s user + 0.109375s system = 0.671875s CPU (10.2%)

RUN-1004 : used memory is 447 MB, reserved memory is 409 MB, peak memory is 539 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.259979s wall, 2.765625s user + 0.218750s system = 2.984375s CPU (32.2%)

RUN-1004 : used memory is 306 MB, reserved memory is 262 MB, peak memory is 539 MB
GUI-1001 : Download success!
