Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: jicunqi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "jicunqi.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "jicunqi"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-fgg484

---- Source Options
Top Module Name                    : jicunqi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\szdl\jicunqi\jicunqi.v" into library work
Parsing module <jicunqi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <jicunqi>.
WARNING:HDLCompiler:91 - "D:\szdl\jicunqi\jicunqi.v" Line 33: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <jicunqi>.
    Related source file is "D:\szdl\jicunqi\jicunqi.v".
WARNING:Xst:737 - Found 1-bit latch for signal <d[2]_clk_DLATCH_3_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <q<3>> created at line 25
WARNING:Xst:737 - Found 1-bit latch for signal <d[1]_clk_DLATCH_5_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <q<2>> created at line 25
WARNING:Xst:737 - Found 1-bit latch for signal <d[0]_clk_DLATCH_7_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <q<1>> created at line 25
    Found 1-bit tristate buffer for signal <q<0>> created at line 25
WARNING:Xst:737 - Found 1-bit latch for signal <d[3]_clk_DLATCH_1_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWR_2_o_clk_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Latch(s).
	inferred   4 Tristate(s).
Unit <jicunqi> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 5
 1-bit latch                                           : 5
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    PWR_2_o_clk_DLATCH_2_q in unit <jicunqi>


Optimizing unit <jicunqi> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block jicunqi, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : jicunqi.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 1
# FlipFlops/Latches                : 5
#      LD                          : 1
#      LDC                         : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 11
#      IBUF                        : 7
#      OBUFT                       : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2l 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  126800     0%  
 Number of Slice LUTs:                    5  out of  63400     0%  
    Number used as Logic:                 5  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      6
   Number with an unused Flip Flop:       5  out of      6    83%  
   Number with an unused LUT:             1  out of      6    16%  
   Number of fully used LUT-FF pairs:     0  out of      6     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    285     3%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+--------------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)          | Load  |
----------------------------------------------------+--------------------------------+-------+
clk                                                 | IBUF+BUFG                      | 4     |
PWR_2_o_clk_DLATCH_2_q_G(PWR_2_o_clk_DLATCH_2_q_G:O)| NONE(*)(PWR_2_o_clk_DLATCH_2_q)| 1     |
----------------------------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.327ns
   Maximum output required time after clock: 1.339ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              1.327ns (Levels of Logic = 2)
  Source:            oe (PAD)
  Destination:       d[0]_clk_DLATCH_7_q (LATCH)
  Destination Clock: clk falling

  Data Path: oe to d[0]_clk_DLATCH_7_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.468  oe_IBUF (oe_IBUF)
     LUT2:I0->O            4   0.105   0.356  oe_clr_OR_2_o1 (oe_clr_OR_2_o)
     LDC:CLR                   0.397          d[0]_clk_DLATCH_7_q
    ----------------------------------------
    Total                      1.327ns (0.503ns logic, 0.824ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PWR_2_o_clk_DLATCH_2_q_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.819ns (Levels of Logic = 2)
  Source:            oe (PAD)
  Destination:       PWR_2_o_clk_DLATCH_2_q (LATCH)
  Destination Clock: PWR_2_o_clk_DLATCH_2_q_G falling

  Data Path: oe to PWR_2_o_clk_DLATCH_2_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.356  oe_IBUF (oe_IBUF)
     INV:I->O              1   0.123   0.339  PWR_2_o_clk_DLATCH_2_q_D1_INV_0 (PWR_2_o_clk_DLATCH_2_q_D)
     LD:D                     -0.015          PWR_2_o_clk_DLATCH_2_q
    ----------------------------------------
    Total                      0.819ns (0.124ns logic, 0.695ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.860ns (Levels of Logic = 1)
  Source:            d[3]_clk_DLATCH_1_q (LATCH)
  Destination:       q<3> (PAD)
  Source Clock:      clk falling

  Data Path: d[3]_clk_DLATCH_1_q to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.521   0.339  d[3]_clk_DLATCH_1_q (d[3]_clk_DLATCH_1_q)
     OBUFT:I->O                0.000          q_3_OBUFT (q<3>)
    ----------------------------------------
    Total                      0.860ns (0.521ns logic, 0.339ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PWR_2_o_clk_DLATCH_2_q_G'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.339ns (Levels of Logic = 2)
  Source:            PWR_2_o_clk_DLATCH_2_q (LATCH)
  Destination:       q<3> (PAD)
  Source Clock:      PWR_2_o_clk_DLATCH_2_q_G falling

  Data Path: PWR_2_o_clk_DLATCH_2_q to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.521   0.339  PWR_2_o_clk_DLATCH_2_q (PWR_2_o_clk_DLATCH_2_q)
     INV:I->O              4   0.123   0.356  PWR_2_o_clk_DLATCH_2_q_inv1_INV_0 (PWR_2_o_clk_DLATCH_2_q_inv)
     OBUFT:T->O                0.000          q_3_OBUFT (q<3>)
    ----------------------------------------
    Total                      1.339ns (0.644ns logic, 0.695ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 

Total memory usage is 4690736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

