// Seed: 3552855935
module module_0;
  wire id_1;
  wire id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8, id_9;
  logic [7:0] id_10, id_11;
  module_0 modCall_1 ();
  assign id_10['b0] = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = id_3;
endmodule
