# yaml-language-server: $schema=../../../schemas/inst_schema.json

sraiw:
  long_name: Shift right arithmetic immediate word
  description: |
    Arithmetic shift (the original sign bit is copied into the vacated upper bits) the
    32-bit value in rs1 right by shamt, and store the sign-extended result in rd.
  definedBy: I
  base: 64
  assembly: xd, xs1, shamt
  encoding:
    match: 0100000----------101-----0011011
    variables:
    - name: shamt
      location: 24-20
    - name: rs1
      location: 19-15
    - name: rd
      location: 11-7
  access:
    s: always
    u: always
    vs: always
    vu: always
  data_independent_timing: true
  operation(): |
    # shamt is between 0-32
    XReg operand = sext(X[rs1], 31);
    X[rd] = sext(operand >>> shamt, 31);



  sail(): |
    {
      let rs1_val = (X(rs1))[31..0];
      let result : bits(32) = match op {
        RISCV_SLLIW => rs1_val << shamt,
        RISCV_SRLIW => rs1_val >> shamt,
        RISCV_SRAIW => shift_right_arith32(rs1_val, shamt)
      };
      X(rd) = sign_extend(result);
      RETIRE_SUCCESS
    }
  
  


