m255
K3
13
cModel Technology
Z0 dC:\altera\13.1\VHDL_test\simulation\qsim
vtest
Z1 I:E6GAz4Zh>Y2AjVcdBgm`0
Z2 Vo6c=bD[D4Vh5gLEnXlUZU2
Z3 dC:\altera\13.1\VHDL_test\simulation\qsim
Z4 w1588746034
Z5 8test.vo
Z6 Ftest.vo
L0 31
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
!i10b 1
Z9 !s100 L;e3oL869[_GJOYA;;4`M0
!s85 0
Z10 !s108 1588746035.893000
Z11 !s107 test.vo|
Z12 !s90 -work|work|test.vo|
!s101 -O0
vtest_vlg_check_tst
!i10b 1
!s100 Ej=b]zS@WEZh:NI4RIm1N2
IX09<Rm]N9HT@7P<Q3@P]10
Vac=]?ICUjZRGJ=^?<c7cY0
R3
Z13 w1588746031
Z14 8Waveform.vwf.vt
Z15 FWaveform.vwf.vt
L0 59
R7
r1
!s85 0
31
Z16 !s108 1588746036.091000
Z17 !s107 Waveform.vwf.vt|
Z18 !s90 -work|work|Waveform.vwf.vt|
!s101 -O0
R8
vtest_vlg_sample_tst
!i10b 1
!s100 >Gi061kFmMn^JmhS1LaVT0
ITR;VDR>YF1zQ@E31Gb<N82
V4cVZ8RGdU2hVW5cD2K^IX0
R3
R13
R14
R15
L0 29
R7
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R8
vtest_vlg_vec_tst
!i10b 1
!s100 Xd[JUTK[3T^f8IU^77gdf1
I48kMS=4ojd>zaR3CP]U^O2
Va5b;6:2=HDheAU5FQATGI3
R3
R13
R14
R15
L0 154
R7
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R8
