# RISC-V Architecture Test RV64ID Makefrag
#
# Copyright (c) 2021. IIT Madras. All rights reserved.
# SPDX-License-Identifier: BSD-3-Clause
#
# Description: Makefrag for RV64I[F]D architectural tests

rv64ifd_sc_tests = \
  d_fadd_b1-01 \
  d_fadd_b10-01 \
  d_fadd_b11-01 \
  d_fadd_b12-01 \
  d_fadd_b13-01 \
  d_fadd_b2-01 \
  d_fadd_b3-01 \
  d_fadd_b4-01 \
  d_fadd_b5-01 \
  d_fadd_b7-01 \
  d_fadd_b8-01 \
  d_fclass_b1-01 \
  d_fcvt.d.l_b25-01 \
  d_fcvt.d.l_b26-01 \
  d_fcvt.d.lu_b25-01 \
  d_fcvt.d.lu_b26-01 \
  d_fcvt.d.s_b1-01 \
  d_fcvt.d.s_b22-01 \
  d_fcvt.d.s_b23-01 \
  d_fcvt.d.s_b24-01 \
  d_fcvt.d.s_b27-01 \
  d_fcvt.d.s_b28-01 \
  d_fcvt.d.s_b29-01 \
  d_fcvt.d.w_b25-01 \
  d_fcvt.d.w_b26-01 \
  d_fcvt.d.wu_b25-01 \
  d_fcvt.d.wu_b26-01 \
  d_fcvt.l.d_b1-01 \
  d_fcvt.l.d_b22-01 \
  d_fcvt.l.d_b23-01 \
  d_fcvt.l.d_b24-01 \
  d_fcvt.l.d_b27-01 \
  d_fcvt.l.d_b28-01 \
  d_fcvt.l.d_b29-01 \
  d_fcvt.lu.d_b1-01 \
  d_fcvt.lu.d_b22-01 \
  d_fcvt.lu.d_b23-01 \
  d_fcvt.lu.d_b24-01 \
  d_fcvt.lu.d_b27-01 \
  d_fcvt.lu.d_b28-01 \
  d_fcvt.lu.d_b29-01 \
  d_fcvt.s.d_b1-01 \
  d_fcvt.s.d_b22-01 \
  d_fcvt.s.d_b23-01 \
  d_fcvt.s.d_b24-01 \
  d_fcvt.s.d_b27-01 \
  d_fcvt.s.d_b28-01 \
  d_fcvt.s.d_b29-01 \
  d_fcvt.w.d_b1-01 \
  d_fcvt.w.d_b22-01 \
  d_fcvt.w.d_b23-01 \
  d_fcvt.w.d_b24-01 \
  d_fcvt.w.d_b27-01 \
  d_fcvt.w.d_b28-01 \
  d_fcvt.w.d_b29-01 \
  d_fcvt.wu.d_b1-01 \
  d_fcvt.wu.d_b22-01 \
  d_fcvt.wu.d_b23-01 \
  d_fcvt.wu.d_b24-01 \
  d_fcvt.wu.d_b27-01 \
  d_fcvt.wu.d_b28-01 \
  d_fcvt.wu.d_b29-01 \
  d_fdiv_b1-01 \
  d_fdiv_b2-01 \
  d_fdiv_b20-01 \
  d_fdiv_b21-01 \
  d_fdiv_b3-01 \
  d_fdiv_b4-01 \
  d_fdiv_b5-01 \
  d_fdiv_b6-01 \
  d_fdiv_b7-01 \
  d_fdiv_b8-01 \
  d_fdiv_b9-01 \
  d_feq_b1-01 \
  d_feq_b19-01 \
  d_fld-align-01 \
  d_fle_b1-01 \
  d_fle_b19-01 \
  d_flt_b1-01 \
  d_flt_b19-01 \
  d_fmadd_b14-01 \
  d_fmadd_b16-01 \
  d_fmadd_b17-01 \
  d_fmadd_b18-01 \
  d_fmadd_b2-01 \
  d_fmadd_b3-01 \
  d_fmadd_b4-01 \
  d_fmadd_b5-01 \
  d_fmadd_b6-01 \
  d_fmadd_b7-01 \
  d_fmadd_b8-01 \
  d_fmax_b1-01 \
  d_fmax_b19-01 \
  d_fmin_b1-01 \
  d_fmin_b19-01 \
  d_fmsub_b14-01 \
  d_fmsub_b16-01 \
  d_fmsub_b17-01 \
  d_fmsub_b18-01 \
  d_fmsub_b2-01 \
  d_fmsub_b3-01 \
  d_fmsub_b4-01 \
  d_fmsub_b5-01 \
  d_fmsub_b6-01 \
  d_fmsub_b7-01 \
  d_fmsub_b8-01 \
  d_fmul_b1-01 \
  d_fmul_b2-01 \
  d_fmul_b3-01 \
  d_fmul_b4-01 \
  d_fmul_b5-01 \
  d_fmul_b6-01 \
  d_fmul_b7-01 \
  d_fmul_b8-01 \
  d_fmul_b9-01 \
  d_fmv.d.x_b25-01 \
  d_fmv.d.x_b26-01 \
  d_fmv.x.d_b1-01 \
  d_fmv.x.d_b22-01 \
  d_fmv.x.d_b23-01 \
  d_fmv.x.d_b24-01 \
  d_fmv.x.d_b27-01 \
  d_fmv.x.d_b28-01 \
  d_fmv.x.d_b29-01 \
  d_fnmadd_b14-01 \
  d_fnmadd_b16-01 \
  d_fnmadd_b17-01 \
  d_fnmadd_b18-01 \
  d_fnmadd_b2-01 \
  d_fnmadd_b3-01 \
  d_fnmadd_b4-01 \
  d_fnmadd_b5-01 \
  d_fnmadd_b6-01 \
  d_fnmadd_b7-01 \
  d_fnmadd_b8-01 \
  d_fnmsub_b14-01 \
  d_fnmsub_b16-01 \
  d_fnmsub_b17-01 \
  d_fnmsub_b18-01 \
  d_fnmsub_b2-01 \
  d_fnmsub_b3-01 \
  d_fnmsub_b4-01 \
  d_fnmsub_b5-01 \
  d_fnmsub_b6-01 \
  d_fnmsub_b7-01 \
  d_fnmsub_b8-01 \
  d_fsd-align-01 \
  d_fsgnj_b1-01 \
  d_fsgnjn_b1-01 \
  d_fsgnjx_b1-01 \
  d_fsqrt_b1-01 \
  d_fsqrt_b2-01 \
  d_fsqrt_b20-01 \
  d_fsqrt_b3-01 \
  d_fsqrt_b4-01 \
  d_fsqrt_b5-01 \
  d_fsqrt_b7-01 \
  d_fsqrt_b8-01 \
  d_fsqrt_b9-01 \
  d_fsub_b1-01 \
  d_fsub_b10-01 \
  d_fsub_b11-01 \
  d_fsub_b12-01 \
  d_fsub_b13-01 \
  d_fsub_b2-01 \
  d_fsub_b3-01 \
  d_fsub_b4-01 \
  d_fsub_b5-01 \
  d_fsub_b7-01 \
  d_fsub_b8-01 \



rv64ifd_tests = $(addsuffix .elf, $(rv64ifd_sc_tests))

target_tests += $(rv64ifd_tests)
