ARM GAS  /tmp/ccxt5sSJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_pwr_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWREx_GetVoltageRange
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB313:
  28              		.file 1 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  15:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * All rights reserved.</center></h2>
  16:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  17:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * License. You may obtain a copy of the License at:
  20:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  22:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  23:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  24:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  25:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  27:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  28:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  29:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  30:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccxt5sSJ.s 			page 2


  31:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  32:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  33:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  34:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  35:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  36:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  37:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  38:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  39:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  41:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  42:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  43:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  44:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  45:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  46:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  47:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  48:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7
  49:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  50:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  51:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  52:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx
  53:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  54:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  55:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  56:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  57:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  58:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  59:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  60:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  61:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  62:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  63:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  64:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  65:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  66:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  67:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  68:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  69:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  70:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  71:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
  72:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  73:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  74:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  75:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  76:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  77:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  78:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  79:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  80:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  81:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  82:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  83:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  84:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  85:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  86:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  87:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccxt5sSJ.s 			page 3


  88:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
  89:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
  90:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
  91:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  92:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
  93:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  94:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  95:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  96:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
  97:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
  98:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  99:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
 100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
 113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 116 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
 117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
ARM GAS  /tmp/ccxt5sSJ.s 			page 4


  41              		.loc 1 132 15
  42 0004 044B     		ldr	r3, .L3
  43 0006 1B68     		ldr	r3, [r3]
  44              		.loc 1 132 21
  45 0008 03F4C063 		and	r3, r3, #1536
 133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  46              		.loc 1 134 1
  47 000c 1846     		mov	r0, r3
  48 000e BD46     		mov	sp, r7
  49              	.LCFI2:
  50              		.cfi_def_cfa_register 13
  51              		@ sp needed
  52 0010 5DF8047B 		ldr	r7, [sp], #4
  53              	.LCFI3:
  54              		.cfi_restore 7
  55              		.cfi_def_cfa_offset 0
  56 0014 7047     		bx	lr
  57              	.L4:
  58 0016 00BF     		.align	2
  59              	.L3:
  60 0018 00700040 		.word	1073770496
  61              		.cfi_endproc
  62              	.LFE313:
  64              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  65              		.align	1
  66              		.global	HAL_PWREx_ControlVoltageScaling
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  72              	HAL_PWREx_ControlVoltageScaling:
  73              	.LFB314:
 135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling: specifies the regulator output voltage to achieve
 141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
ARM GAS  /tmp/ccxt5sSJ.s 			page 5


 159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  74              		.loc 1 165 1
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 16
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              	.LCFI4:
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 85B0     		sub	sp, sp, #20
  84              	.LCFI5:
  85              		.cfi_def_cfa_offset 24
  86 0004 00AF     		add	r7, sp, #0
  87              	.LCFI6:
  88              		.cfi_def_cfa_register 7
  89 0006 7860     		str	r0, [r7, #4]
 166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
ARM GAS  /tmp/ccxt5sSJ.s 			page 6


 200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  90              		.loc 1 240 6
  91 0008 7B68     		ldr	r3, [r7, #4]
  92 000a B3F5007F 		cmp	r3, #512
  93 000e 30D1     		bne	.L6
 241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
  94              		.loc 1 242 9
  95 0010 234B     		ldr	r3, .L12
  96 0012 1B68     		ldr	r3, [r3]
  97 0014 03F4C063 		and	r3, r3, #1536
  98              		.loc 1 242 8
  99 0018 B3F5007F 		cmp	r3, #512
 100 001c 38D0     		beq	.L7
 243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccxt5sSJ.s 			page 7


 101              		.loc 1 245 7
 102 001e 204B     		ldr	r3, .L12
 103 0020 1B68     		ldr	r3, [r3]
 104 0022 23F4C063 		bic	r3, r3, #1536
 105 0026 1E4A     		ldr	r2, .L12
 106 0028 43F40073 		orr	r3, r3, #512
 107 002c 1360     		str	r3, [r2]
 246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 108              		.loc 1 248 53
 109 002e 1D4B     		ldr	r3, .L12+4
 110 0030 1B68     		ldr	r3, [r3]
 111 0032 3222     		movs	r2, #50
 112 0034 02FB03F3 		mul	r3, r2, r3
 113              		.loc 1 248 72
 114 0038 1B4A     		ldr	r2, .L12+8
 115 003a A2FB0323 		umull	r2, r3, r2, r3
 116 003e 9B0C     		lsrs	r3, r3, #18
 117              		.loc 1 248 23
 118 0040 0133     		adds	r3, r3, #1
 119 0042 FB60     		str	r3, [r7, #12]
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 120              		.loc 1 249 13
 121 0044 02E0     		b	.L8
 122              	.L10:
 250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 123              		.loc 1 251 24
 124 0046 FB68     		ldr	r3, [r7, #12]
 125 0048 013B     		subs	r3, r3, #1
 126 004a FB60     		str	r3, [r7, #12]
 127              	.L8:
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 128              		.loc 1 249 15
 129 004c 144B     		ldr	r3, .L12
 130 004e 5B69     		ldr	r3, [r3, #20]
 131 0050 03F48063 		and	r3, r3, #1024
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 132              		.loc 1 249 13
 133 0054 B3F5806F 		cmp	r3, #1024
 134 0058 02D1     		bne	.L9
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 135              		.loc 1 249 55 discriminator 1
 136 005a FB68     		ldr	r3, [r7, #12]
 137 005c 002B     		cmp	r3, #0
 138 005e F2D1     		bne	.L10
 139              	.L9:
 252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 140              		.loc 1 253 11
 141 0060 0F4B     		ldr	r3, .L12
 142 0062 5B69     		ldr	r3, [r3, #20]
 143 0064 03F48063 		and	r3, r3, #1024
 144              		.loc 1 253 10
 145 0068 B3F5806F 		cmp	r3, #1024
 146 006c 10D1     		bne	.L7
ARM GAS  /tmp/ccxt5sSJ.s 			page 8


 254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 147              		.loc 1 255 16
 148 006e 0323     		movs	r3, #3
 149 0070 0FE0     		b	.L11
 150              	.L6:
 256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 151              		.loc 1 261 9
 152 0072 0B4B     		ldr	r3, .L12
 153 0074 1B68     		ldr	r3, [r3]
 154 0076 03F4C063 		and	r3, r3, #1536
 155              		.loc 1 261 8
 156 007a B3F5806F 		cmp	r3, #1024
 157 007e 07D0     		beq	.L7
 262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 158              		.loc 1 264 7
 159 0080 074B     		ldr	r3, .L12
 160 0082 1B68     		ldr	r3, [r3]
 161 0084 23F4C063 		bic	r3, r3, #1536
 162 0088 054A     		ldr	r2, .L12
 163 008a 43F48063 		orr	r3, r3, #1024
 164 008e 1360     		str	r3, [r2]
 165              	.L7:
 265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 166              		.loc 1 270 10
 167 0090 0023     		movs	r3, #0
 168              	.L11:
 271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 169              		.loc 1 271 1
 170 0092 1846     		mov	r0, r3
 171 0094 1437     		adds	r7, r7, #20
 172              	.LCFI7:
 173              		.cfi_def_cfa_offset 4
 174 0096 BD46     		mov	sp, r7
 175              	.LCFI8:
 176              		.cfi_def_cfa_register 13
 177              		@ sp needed
 178 0098 5DF8047B 		ldr	r7, [sp], #4
 179              	.LCFI9:
 180              		.cfi_restore 7
 181              		.cfi_def_cfa_offset 0
 182 009c 7047     		bx	lr
 183              	.L13:
 184 009e 00BF     		.align	2
 185              	.L12:
ARM GAS  /tmp/ccxt5sSJ.s 			page 9


 186 00a0 00700040 		.word	1073770496
 187 00a4 00000000 		.word	SystemCoreClock
 188 00a8 83DE1B43 		.word	1125899907
 189              		.cfi_endproc
 190              	.LFE314:
 192              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_PWREx_EnableBatteryCharging
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv4-sp-d16
 200              	HAL_PWREx_EnableBatteryCharging:
 201              	.LFB315:
 272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT thru an internal resistor.
 277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection: specifies the resistor impedance.
 278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 202              		.loc 1 284 1
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207 0000 80B4     		push	{r7}
 208              	.LCFI10:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 7, -4
 211 0002 83B0     		sub	sp, sp, #12
 212              	.LCFI11:
 213              		.cfi_def_cfa_offset 16
 214 0004 00AF     		add	r7, sp, #0
 215              	.LCFI12:
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
 285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 218              		.loc 1 288 3
 219 0008 094B     		ldr	r3, .L15
 220 000a DB68     		ldr	r3, [r3, #12]
 221 000c 23F40072 		bic	r2, r3, #512
 222 0010 0749     		ldr	r1, .L15
 223 0012 7B68     		ldr	r3, [r7, #4]
 224 0014 1343     		orrs	r3, r3, r2
 225 0016 CB60     		str	r3, [r1, #12]
 289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
ARM GAS  /tmp/ccxt5sSJ.s 			page 10


 291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 226              		.loc 1 291 3
 227 0018 054B     		ldr	r3, .L15
 228 001a DB68     		ldr	r3, [r3, #12]
 229 001c 044A     		ldr	r2, .L15
 230 001e 43F48073 		orr	r3, r3, #256
 231 0022 D360     		str	r3, [r2, #12]
 292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 232              		.loc 1 292 1
 233 0024 00BF     		nop
 234 0026 0C37     		adds	r7, r7, #12
 235              	.LCFI13:
 236              		.cfi_def_cfa_offset 4
 237 0028 BD46     		mov	sp, r7
 238              	.LCFI14:
 239              		.cfi_def_cfa_register 13
 240              		@ sp needed
 241 002a 5DF8047B 		ldr	r7, [sp], #4
 242              	.LCFI15:
 243              		.cfi_restore 7
 244              		.cfi_def_cfa_offset 0
 245 002e 7047     		bx	lr
 246              	.L16:
 247              		.align	2
 248              	.L15:
 249 0030 00700040 		.word	1073770496
 250              		.cfi_endproc
 251              	.LFE315:
 253              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_PWREx_DisableBatteryCharging
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv4-sp-d16
 261              	HAL_PWREx_DisableBatteryCharging:
 262              	.LFB316:
 293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 263              		.loc 1 300 1
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 268 0000 80B4     		push	{r7}
 269              	.LCFI16:
 270              		.cfi_def_cfa_offset 4
 271              		.cfi_offset 7, -4
 272 0002 00AF     		add	r7, sp, #0
 273              	.LCFI17:
 274              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccxt5sSJ.s 			page 11


 301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 275              		.loc 1 301 3
 276 0004 054B     		ldr	r3, .L18
 277 0006 DB68     		ldr	r3, [r3, #12]
 278 0008 044A     		ldr	r2, .L18
 279 000a 23F48073 		bic	r3, r3, #256
 280 000e D360     		str	r3, [r2, #12]
 302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 281              		.loc 1 302 1
 282 0010 00BF     		nop
 283 0012 BD46     		mov	sp, r7
 284              	.LCFI18:
 285              		.cfi_def_cfa_register 13
 286              		@ sp needed
 287 0014 5DF8047B 		ldr	r7, [sp], #4
 288              	.LCFI19:
 289              		.cfi_restore 7
 290              		.cfi_def_cfa_offset 0
 291 0018 7047     		bx	lr
 292              	.L19:
 293 001a 00BF     		.align	2
 294              	.L18:
 295 001c 00700040 		.word	1073770496
 296              		.cfi_endproc
 297              	.LFE316:
 299              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_PWREx_EnableVddUSB
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 307              	HAL_PWREx_EnableVddUSB:
 308              	.LFB317:
 303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 309              		.loc 1 312 1
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 314 0000 80B4     		push	{r7}
 315              	.LCFI20:
 316              		.cfi_def_cfa_offset 4
 317              		.cfi_offset 7, -4
 318 0002 00AF     		add	r7, sp, #0
 319              	.LCFI21:
 320              		.cfi_def_cfa_register 7
 313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
ARM GAS  /tmp/ccxt5sSJ.s 			page 12


 321              		.loc 1 313 3
 322 0004 054B     		ldr	r3, .L21
 323 0006 5B68     		ldr	r3, [r3, #4]
 324 0008 044A     		ldr	r2, .L21
 325 000a 43F48063 		orr	r3, r3, #1024
 326 000e 5360     		str	r3, [r2, #4]
 314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 327              		.loc 1 314 1
 328 0010 00BF     		nop
 329 0012 BD46     		mov	sp, r7
 330              	.LCFI22:
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0014 5DF8047B 		ldr	r7, [sp], #4
 334              	.LCFI23:
 335              		.cfi_restore 7
 336              		.cfi_def_cfa_offset 0
 337 0018 7047     		bx	lr
 338              	.L22:
 339 001a 00BF     		.align	2
 340              	.L21:
 341 001c 00700040 		.word	1073770496
 342              		.cfi_endproc
 343              	.LFE317:
 345              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_PWREx_DisableVddUSB
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	HAL_PWREx_DisableVddUSB:
 354              	.LFB318:
 315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 355              		.loc 1 322 1
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 1, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 360 0000 80B4     		push	{r7}
 361              	.LCFI24:
 362              		.cfi_def_cfa_offset 4
 363              		.cfi_offset 7, -4
 364 0002 00AF     		add	r7, sp, #0
 365              	.LCFI25:
 366              		.cfi_def_cfa_register 7
 323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 367              		.loc 1 323 3
 368 0004 054B     		ldr	r3, .L24
 369 0006 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccxt5sSJ.s 			page 13


 370 0008 044A     		ldr	r2, .L24
 371 000a 23F48063 		bic	r3, r3, #1024
 372 000e 5360     		str	r3, [r2, #4]
 324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 373              		.loc 1 324 1
 374 0010 00BF     		nop
 375 0012 BD46     		mov	sp, r7
 376              	.LCFI26:
 377              		.cfi_def_cfa_register 13
 378              		@ sp needed
 379 0014 5DF8047B 		ldr	r7, [sp], #4
 380              	.LCFI27:
 381              		.cfi_restore 7
 382              		.cfi_def_cfa_offset 0
 383 0018 7047     		bx	lr
 384              	.L25:
 385 001a 00BF     		.align	2
 386              	.L24:
 387 001c 00700040 		.word	1073770496
 388              		.cfi_endproc
 389              	.LFE318:
 391              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_PWREx_EnableVddIO2
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	HAL_PWREx_EnableVddIO2:
 400              	.LFB319:
 325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 401              		.loc 1 334 1
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 1, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406 0000 80B4     		push	{r7}
 407              	.LCFI28:
 408              		.cfi_def_cfa_offset 4
 409              		.cfi_offset 7, -4
 410 0002 00AF     		add	r7, sp, #0
 411              	.LCFI29:
 412              		.cfi_def_cfa_register 7
 335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 413              		.loc 1 335 3
 414 0004 054B     		ldr	r3, .L27
 415 0006 5B68     		ldr	r3, [r3, #4]
 416 0008 044A     		ldr	r2, .L27
ARM GAS  /tmp/ccxt5sSJ.s 			page 14


 417 000a 43F40073 		orr	r3, r3, #512
 418 000e 5360     		str	r3, [r2, #4]
 336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 419              		.loc 1 336 1
 420 0010 00BF     		nop
 421 0012 BD46     		mov	sp, r7
 422              	.LCFI30:
 423              		.cfi_def_cfa_register 13
 424              		@ sp needed
 425 0014 5DF8047B 		ldr	r7, [sp], #4
 426              	.LCFI31:
 427              		.cfi_restore 7
 428              		.cfi_def_cfa_offset 0
 429 0018 7047     		bx	lr
 430              	.L28:
 431 001a 00BF     		.align	2
 432              	.L27:
 433 001c 00700040 		.word	1073770496
 434              		.cfi_endproc
 435              	.LFE319:
 437              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 438              		.align	1
 439              		.global	HAL_PWREx_DisableVddIO2
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	HAL_PWREx_DisableVddIO2:
 446              	.LFB320:
 337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 447              		.loc 1 344 1
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 1, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 452 0000 80B4     		push	{r7}
 453              	.LCFI32:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 7, -4
 456 0002 00AF     		add	r7, sp, #0
 457              	.LCFI33:
 458              		.cfi_def_cfa_register 7
 345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 459              		.loc 1 345 3
 460 0004 054B     		ldr	r3, .L30
 461 0006 5B68     		ldr	r3, [r3, #4]
 462 0008 044A     		ldr	r2, .L30
 463 000a 23F40073 		bic	r3, r3, #512
 464 000e 5360     		str	r3, [r2, #4]
 346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccxt5sSJ.s 			page 15


 465              		.loc 1 346 1
 466 0010 00BF     		nop
 467 0012 BD46     		mov	sp, r7
 468              	.LCFI34:
 469              		.cfi_def_cfa_register 13
 470              		@ sp needed
 471 0014 5DF8047B 		ldr	r7, [sp], #4
 472              	.LCFI35:
 473              		.cfi_restore 7
 474              		.cfi_def_cfa_offset 0
 475 0018 7047     		bx	lr
 476              	.L31:
 477 001a 00BF     		.align	2
 478              	.L30:
 479 001c 00700040 		.word	1073770496
 480              		.cfi_endproc
 481              	.LFE320:
 483              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 484              		.align	1
 485              		.global	HAL_PWREx_EnableInternalWakeUpLine
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu fpv4-sp-d16
 491              	HAL_PWREx_EnableInternalWakeUpLine:
 492              	.LFB321:
 347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 493              		.loc 1 355 1
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 1, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 498 0000 80B4     		push	{r7}
 499              	.LCFI36:
 500              		.cfi_def_cfa_offset 4
 501              		.cfi_offset 7, -4
 502 0002 00AF     		add	r7, sp, #0
 503              	.LCFI37:
 504              		.cfi_def_cfa_register 7
 356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 505              		.loc 1 356 3
 506 0004 054B     		ldr	r3, .L33
 507 0006 9B68     		ldr	r3, [r3, #8]
 508 0008 044A     		ldr	r2, .L33
 509 000a 43F40043 		orr	r3, r3, #32768
 510 000e 9360     		str	r3, [r2, #8]
 357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 511              		.loc 1 357 1
 512 0010 00BF     		nop
ARM GAS  /tmp/ccxt5sSJ.s 			page 16


 513 0012 BD46     		mov	sp, r7
 514              	.LCFI38:
 515              		.cfi_def_cfa_register 13
 516              		@ sp needed
 517 0014 5DF8047B 		ldr	r7, [sp], #4
 518              	.LCFI39:
 519              		.cfi_restore 7
 520              		.cfi_def_cfa_offset 0
 521 0018 7047     		bx	lr
 522              	.L34:
 523 001a 00BF     		.align	2
 524              	.L33:
 525 001c 00700040 		.word	1073770496
 526              		.cfi_endproc
 527              	.LFE321:
 529              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 530              		.align	1
 531              		.global	HAL_PWREx_DisableInternalWakeUpLine
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	HAL_PWREx_DisableInternalWakeUpLine:
 538              	.LFB322:
 358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 539              		.loc 1 365 1
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              	.LCFI40:
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 7, -4
 548 0002 00AF     		add	r7, sp, #0
 549              	.LCFI41:
 550              		.cfi_def_cfa_register 7
 366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 551              		.loc 1 366 3
 552 0004 054B     		ldr	r3, .L36
 553 0006 9B68     		ldr	r3, [r3, #8]
 554 0008 044A     		ldr	r2, .L36
 555 000a 23F40043 		bic	r3, r3, #32768
 556 000e 9360     		str	r3, [r2, #8]
 367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 557              		.loc 1 367 1
 558 0010 00BF     		nop
 559 0012 BD46     		mov	sp, r7
 560              	.LCFI42:
 561              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccxt5sSJ.s 			page 17


 562              		@ sp needed
 563 0014 5DF8047B 		ldr	r7, [sp], #4
 564              	.LCFI43:
 565              		.cfi_restore 7
 566              		.cfi_def_cfa_offset 0
 567 0018 7047     		bx	lr
 568              	.L37:
 569 001a 00BF     		.align	2
 570              	.L36:
 571 001c 00700040 		.word	1073770496
 572              		.cfi_endproc
 573              	.LFE322:
 575              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 576              		.align	1
 577              		.global	HAL_PWREx_EnableGPIOPullUp
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu fpv4-sp-d16
 583              	HAL_PWREx_EnableGPIOPullUp:
 584              	.LFB323:
 368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 585              		.loc 1 393 1
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 16
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0000 80B4     		push	{r7}
 591              	.LCFI44:
 592              		.cfi_def_cfa_offset 4
 593              		.cfi_offset 7, -4
 594 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccxt5sSJ.s 			page 18


 595              	.LCFI45:
 596              		.cfi_def_cfa_offset 24
 597 0004 00AF     		add	r7, sp, #0
 598              	.LCFI46:
 599              		.cfi_def_cfa_register 7
 600 0006 7860     		str	r0, [r7, #4]
 601 0008 3960     		str	r1, [r7]
 394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 602              		.loc 1 394 21
 603 000a 0023     		movs	r3, #0
 604 000c FB73     		strb	r3, [r7, #15]
 395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 605              		.loc 1 399 3
 606 000e 7B68     		ldr	r3, [r7, #4]
 607 0010 072B     		cmp	r3, #7
 608 0012 00F28D80 		bhi	.L39
 609 0016 01A2     		adr	r2, .L41
 610 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 611              		.p2align 2
 612              	.L41:
 613 001c 3D000000 		.word	.L48+1
 614 0020 61000000 		.word	.L47+1
 615 0024 81000000 		.word	.L46+1
 616 0028 9D000000 		.word	.L45+1
 617 002c B9000000 		.word	.L44+1
 618 0030 D5000000 		.word	.L43+1
 619 0034 F1000000 		.word	.L42+1
 620 0038 0D010000 		.word	.L40+1
 621              		.p2align 1
 622              	.L48:
 400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 623              		.loc 1 402 8
 624 003c 414B     		ldr	r3, .L51
 625 003e 1A6A     		ldr	r2, [r3, #32]
 626 0040 3B68     		ldr	r3, [r7]
 627 0042 23F48043 		bic	r3, r3, #16384
 628 0046 3F49     		ldr	r1, .L51
 629 0048 1343     		orrs	r3, r3, r2
 630 004a 0B62     		str	r3, [r1, #32]
 403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 631              		.loc 1 403 8
 632 004c 3D4B     		ldr	r3, .L51
 633 004e 5A6A     		ldr	r2, [r3, #36]
 634 0050 3B68     		ldr	r3, [r7]
 635 0052 23F42043 		bic	r3, r3, #40960
 636 0056 DB43     		mvns	r3, r3
 637 0058 3A49     		ldr	r1, .L51
 638 005a 1340     		ands	r3, r3, r2
 639 005c 4B62     		str	r3, [r1, #36]
 404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 640              		.loc 1 404 8
ARM GAS  /tmp/ccxt5sSJ.s 			page 19


 641 005e 6AE0     		b	.L49
 642              	.L47:
 405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 643              		.loc 1 406 8
 644 0060 384B     		ldr	r3, .L51
 645 0062 9A6A     		ldr	r2, [r3, #40]
 646 0064 3749     		ldr	r1, .L51
 647 0066 3B68     		ldr	r3, [r7]
 648 0068 1343     		orrs	r3, r3, r2
 649 006a 8B62     		str	r3, [r1, #40]
 407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 650              		.loc 1 407 8
 651 006c 354B     		ldr	r3, .L51
 652 006e DA6A     		ldr	r2, [r3, #44]
 653 0070 3B68     		ldr	r3, [r7]
 654 0072 23F01003 		bic	r3, r3, #16
 655 0076 DB43     		mvns	r3, r3
 656 0078 3249     		ldr	r1, .L51
 657 007a 1340     		ands	r3, r3, r2
 658 007c CB62     		str	r3, [r1, #44]
 408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 659              		.loc 1 408 8
 660 007e 5AE0     		b	.L49
 661              	.L46:
 409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 662              		.loc 1 410 8
 663 0080 304B     		ldr	r3, .L51
 664 0082 1A6B     		ldr	r2, [r3, #48]
 665 0084 2F49     		ldr	r1, .L51
 666 0086 3B68     		ldr	r3, [r7]
 667 0088 1343     		orrs	r3, r3, r2
 668 008a 0B63     		str	r3, [r1, #48]
 411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 669              		.loc 1 411 8
 670 008c 2D4B     		ldr	r3, .L51
 671 008e 5A6B     		ldr	r2, [r3, #52]
 672 0090 3B68     		ldr	r3, [r7]
 673 0092 DB43     		mvns	r3, r3
 674 0094 2B49     		ldr	r1, .L51
 675 0096 1340     		ands	r3, r3, r2
 676 0098 4B63     		str	r3, [r1, #52]
 412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 677              		.loc 1 412 8
 678 009a 4CE0     		b	.L49
 679              	.L45:
 413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 680              		.loc 1 415 8
 681 009c 294B     		ldr	r3, .L51
 682 009e 9A6B     		ldr	r2, [r3, #56]
 683 00a0 2849     		ldr	r1, .L51
 684 00a2 3B68     		ldr	r3, [r7]
 685 00a4 1343     		orrs	r3, r3, r2
 686 00a6 8B63     		str	r3, [r1, #56]
ARM GAS  /tmp/ccxt5sSJ.s 			page 20


 416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 687              		.loc 1 416 8
 688 00a8 264B     		ldr	r3, .L51
 689 00aa DA6B     		ldr	r2, [r3, #60]
 690 00ac 3B68     		ldr	r3, [r7]
 691 00ae DB43     		mvns	r3, r3
 692 00b0 2449     		ldr	r1, .L51
 693 00b2 1340     		ands	r3, r3, r2
 694 00b4 CB63     		str	r3, [r1, #60]
 417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 695              		.loc 1 417 8
 696 00b6 3EE0     		b	.L49
 697              	.L44:
 418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 698              		.loc 1 421 8
 699 00b8 224B     		ldr	r3, .L51
 700 00ba 1A6C     		ldr	r2, [r3, #64]
 701 00bc 2149     		ldr	r1, .L51
 702 00be 3B68     		ldr	r3, [r7]
 703 00c0 1343     		orrs	r3, r3, r2
 704 00c2 0B64     		str	r3, [r1, #64]
 422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 705              		.loc 1 422 8
 706 00c4 1F4B     		ldr	r3, .L51
 707 00c6 5A6C     		ldr	r2, [r3, #68]
 708 00c8 3B68     		ldr	r3, [r7]
 709 00ca DB43     		mvns	r3, r3
 710 00cc 1D49     		ldr	r1, .L51
 711 00ce 1340     		ands	r3, r3, r2
 712 00d0 4B64     		str	r3, [r1, #68]
 423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 713              		.loc 1 423 8
 714 00d2 30E0     		b	.L49
 715              	.L43:
 424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 716              		.loc 1 427 8
 717 00d4 1B4B     		ldr	r3, .L51
 718 00d6 9A6C     		ldr	r2, [r3, #72]
 719 00d8 1A49     		ldr	r1, .L51
 720 00da 3B68     		ldr	r3, [r7]
 721 00dc 1343     		orrs	r3, r3, r2
 722 00de 8B64     		str	r3, [r1, #72]
 428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 723              		.loc 1 428 8
 724 00e0 184B     		ldr	r3, .L51
 725 00e2 DA6C     		ldr	r2, [r3, #76]
 726 00e4 3B68     		ldr	r3, [r7]
 727 00e6 DB43     		mvns	r3, r3
 728 00e8 1649     		ldr	r1, .L51
 729 00ea 1340     		ands	r3, r3, r2
 730 00ec CB64     		str	r3, [r1, #76]
ARM GAS  /tmp/ccxt5sSJ.s 			page 21


 429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 731              		.loc 1 429 8
 732 00ee 22E0     		b	.L49
 733              	.L42:
 430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 734              		.loc 1 433 8
 735 00f0 144B     		ldr	r3, .L51
 736 00f2 1A6D     		ldr	r2, [r3, #80]
 737 00f4 1349     		ldr	r1, .L51
 738 00f6 3B68     		ldr	r3, [r7]
 739 00f8 1343     		orrs	r3, r3, r2
 740 00fa 0B65     		str	r3, [r1, #80]
 434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 741              		.loc 1 434 8
 742 00fc 114B     		ldr	r3, .L51
 743 00fe 5A6D     		ldr	r2, [r3, #84]
 744 0100 3B68     		ldr	r3, [r7]
 745 0102 DB43     		mvns	r3, r3
 746 0104 0F49     		ldr	r1, .L51
 747 0106 1340     		ands	r3, r3, r2
 748 0108 4B65     		str	r3, [r1, #84]
 435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 749              		.loc 1 435 8
 750 010a 14E0     		b	.L49
 751              	.L40:
 436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 752              		.loc 1 438 8
 753 010c 0D4B     		ldr	r3, .L51
 754 010e 9A6D     		ldr	r2, [r3, #88]
 755 0110 3B68     		ldr	r3, [r7]
 756 0112 03F00303 		and	r3, r3, #3
 757 0116 0B49     		ldr	r1, .L51
 758 0118 1343     		orrs	r3, r3, r2
 759 011a 8B65     		str	r3, [r1, #88]
 439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 760              		.loc 1 442 8
 761 011c 094B     		ldr	r3, .L51
 762 011e DA6D     		ldr	r2, [r3, #92]
 763 0120 3B68     		ldr	r3, [r7]
 764 0122 03F00303 		and	r3, r3, #3
 765 0126 DB43     		mvns	r3, r3
 766 0128 0649     		ldr	r1, .L51
 767 012a 1340     		ands	r3, r3, r2
 768 012c CB65     		str	r3, [r1, #92]
 443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 769              		.loc 1 444 8
 770 012e 02E0     		b	.L49
 771              	.L39:
ARM GAS  /tmp/ccxt5sSJ.s 			page 22


 445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 772              		.loc 1 452 14
 773 0130 0123     		movs	r3, #1
 774 0132 FB73     		strb	r3, [r7, #15]
 453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 775              		.loc 1 453 7
 776 0134 00BF     		nop
 777              	.L49:
 454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 778              		.loc 1 456 10
 779 0136 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 780              		.loc 1 457 1
 781 0138 1846     		mov	r0, r3
 782 013a 1437     		adds	r7, r7, #20
 783              	.LCFI47:
 784              		.cfi_def_cfa_offset 4
 785 013c BD46     		mov	sp, r7
 786              	.LCFI48:
 787              		.cfi_def_cfa_register 13
 788              		@ sp needed
 789 013e 5DF8047B 		ldr	r7, [sp], #4
 790              	.LCFI49:
 791              		.cfi_restore 7
 792              		.cfi_def_cfa_offset 0
 793 0142 7047     		bx	lr
 794              	.L52:
 795              		.align	2
 796              	.L51:
 797 0144 00700040 		.word	1073770496
 798              		.cfi_endproc
 799              	.LFE323:
 801              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 802              		.align	1
 803              		.global	HAL_PWREx_DisableGPIOPullUp
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	HAL_PWREx_DisableGPIOPullUp:
 810              	.LFB324:
 458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
ARM GAS  /tmp/ccxt5sSJ.s 			page 23


 465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 811              		.loc 1 476 1
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 16
 814              		@ frame_needed = 1, uses_anonymous_args = 0
 815              		@ link register save eliminated.
 816 0000 80B4     		push	{r7}
 817              	.LCFI50:
 818              		.cfi_def_cfa_offset 4
 819              		.cfi_offset 7, -4
 820 0002 85B0     		sub	sp, sp, #20
 821              	.LCFI51:
 822              		.cfi_def_cfa_offset 24
 823 0004 00AF     		add	r7, sp, #0
 824              	.LCFI52:
 825              		.cfi_def_cfa_register 7
 826 0006 7860     		str	r0, [r7, #4]
 827 0008 3960     		str	r1, [r7]
 477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 828              		.loc 1 477 21
 829 000a 0023     		movs	r3, #0
 830 000c FB73     		strb	r3, [r7, #15]
 478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 831              		.loc 1 482 3
 832 000e 7B68     		ldr	r3, [r7, #4]
 833 0010 072B     		cmp	r3, #7
 834 0012 57D8     		bhi	.L54
 835 0014 01A2     		adr	r2, .L56
 836 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 837 001a 00BF     		.p2align 2
 838              	.L56:
 839 001c 3D000000 		.word	.L63+1
 840 0020 51000000 		.word	.L62+1
 841 0024 61000000 		.word	.L61+1
 842 0028 71000000 		.word	.L60+1
 843 002c 81000000 		.word	.L59+1
 844 0030 91000000 		.word	.L58+1
 845 0034 A1000000 		.word	.L57+1
 846 0038 B1000000 		.word	.L55+1
 847              		.p2align 1
 848              	.L63:
 483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
ARM GAS  /tmp/ccxt5sSJ.s 			page 24


 484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 849              		.loc 1 485 8
 850 003c 264B     		ldr	r3, .L66
 851 003e 1A6A     		ldr	r2, [r3, #32]
 852 0040 3B68     		ldr	r3, [r7]
 853 0042 23F48043 		bic	r3, r3, #16384
 854 0046 DB43     		mvns	r3, r3
 855 0048 2349     		ldr	r1, .L66
 856 004a 1340     		ands	r3, r3, r2
 857 004c 0B62     		str	r3, [r1, #32]
 486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 858              		.loc 1 486 8
 859 004e 3CE0     		b	.L64
 860              	.L62:
 487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 861              		.loc 1 488 8
 862 0050 214B     		ldr	r3, .L66
 863 0052 9A6A     		ldr	r2, [r3, #40]
 864 0054 3B68     		ldr	r3, [r7]
 865 0056 DB43     		mvns	r3, r3
 866 0058 1F49     		ldr	r1, .L66
 867 005a 1340     		ands	r3, r3, r2
 868 005c 8B62     		str	r3, [r1, #40]
 489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 869              		.loc 1 489 8
 870 005e 34E0     		b	.L64
 871              	.L61:
 490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 872              		.loc 1 491 8
 873 0060 1D4B     		ldr	r3, .L66
 874 0062 1A6B     		ldr	r2, [r3, #48]
 875 0064 3B68     		ldr	r3, [r7]
 876 0066 DB43     		mvns	r3, r3
 877 0068 1B49     		ldr	r1, .L66
 878 006a 1340     		ands	r3, r3, r2
 879 006c 0B63     		str	r3, [r1, #48]
 492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 880              		.loc 1 492 8
 881 006e 2CE0     		b	.L64
 882              	.L60:
 493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 883              		.loc 1 495 8
 884 0070 194B     		ldr	r3, .L66
 885 0072 9A6B     		ldr	r2, [r3, #56]
 886 0074 3B68     		ldr	r3, [r7]
 887 0076 DB43     		mvns	r3, r3
 888 0078 1749     		ldr	r1, .L66
 889 007a 1340     		ands	r3, r3, r2
 890 007c 8B63     		str	r3, [r1, #56]
 496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 891              		.loc 1 496 8
 892 007e 24E0     		b	.L64
ARM GAS  /tmp/ccxt5sSJ.s 			page 25


 893              	.L59:
 497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 894              		.loc 1 500 8
 895 0080 154B     		ldr	r3, .L66
 896 0082 1A6C     		ldr	r2, [r3, #64]
 897 0084 3B68     		ldr	r3, [r7]
 898 0086 DB43     		mvns	r3, r3
 899 0088 1349     		ldr	r1, .L66
 900 008a 1340     		ands	r3, r3, r2
 901 008c 0B64     		str	r3, [r1, #64]
 501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 902              		.loc 1 501 8
 903 008e 1CE0     		b	.L64
 904              	.L58:
 502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 905              		.loc 1 505 8
 906 0090 114B     		ldr	r3, .L66
 907 0092 9A6C     		ldr	r2, [r3, #72]
 908 0094 3B68     		ldr	r3, [r7]
 909 0096 DB43     		mvns	r3, r3
 910 0098 0F49     		ldr	r1, .L66
 911 009a 1340     		ands	r3, r3, r2
 912 009c 8B64     		str	r3, [r1, #72]
 506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 913              		.loc 1 506 8
 914 009e 14E0     		b	.L64
 915              	.L57:
 507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 916              		.loc 1 510 8
 917 00a0 0D4B     		ldr	r3, .L66
 918 00a2 1A6D     		ldr	r2, [r3, #80]
 919 00a4 3B68     		ldr	r3, [r7]
 920 00a6 DB43     		mvns	r3, r3
 921 00a8 0B49     		ldr	r1, .L66
 922 00aa 1340     		ands	r3, r3, r2
 923 00ac 0B65     		str	r3, [r1, #80]
 511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 924              		.loc 1 511 8
 925 00ae 0CE0     		b	.L64
 926              	.L55:
 512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 927              		.loc 1 514 8
 928 00b0 094B     		ldr	r3, .L66
 929 00b2 9A6D     		ldr	r2, [r3, #88]
 930 00b4 3B68     		ldr	r3, [r7]
 931 00b6 03F00303 		and	r3, r3, #3
ARM GAS  /tmp/ccxt5sSJ.s 			page 26


 932 00ba DB43     		mvns	r3, r3
 933 00bc 0649     		ldr	r1, .L66
 934 00be 1340     		ands	r3, r3, r2
 935 00c0 8B65     		str	r3, [r1, #88]
 515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 936              		.loc 1 515 8
 937 00c2 02E0     		b	.L64
 938              	.L54:
 516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 517:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 519:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 520:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 522:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 939              		.loc 1 522 15
 940 00c4 0123     		movs	r3, #1
 941 00c6 FB73     		strb	r3, [r7, #15]
 523:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 942              		.loc 1 523 8
 943 00c8 00BF     		nop
 944              	.L64:
 524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 525:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 526:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 945              		.loc 1 526 10
 946 00ca FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 527:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 947              		.loc 1 527 1
 948 00cc 1846     		mov	r0, r3
 949 00ce 1437     		adds	r7, r7, #20
 950              	.LCFI53:
 951              		.cfi_def_cfa_offset 4
 952 00d0 BD46     		mov	sp, r7
 953              	.LCFI54:
 954              		.cfi_def_cfa_register 13
 955              		@ sp needed
 956 00d2 5DF8047B 		ldr	r7, [sp], #4
 957              	.LCFI55:
 958              		.cfi_restore 7
 959              		.cfi_def_cfa_offset 0
 960 00d6 7047     		bx	lr
 961              	.L67:
 962              		.align	2
 963              	.L66:
 964 00d8 00700040 		.word	1073770496
 965              		.cfi_endproc
 966              	.LFE324:
 968              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 969              		.align	1
 970              		.global	HAL_PWREx_EnableGPIOPullDown
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu fpv4-sp-d16
 976              	HAL_PWREx_EnableGPIOPullDown:
 977              	.LFB325:
ARM GAS  /tmp/ccxt5sSJ.s 			page 27


 528:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 529:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 530:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 531:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 532:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 533:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 536:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 537:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 538:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 541:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 544:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 546:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 548:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 550:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 978              		.loc 1 553 1
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 16
 981              		@ frame_needed = 1, uses_anonymous_args = 0
 982              		@ link register save eliminated.
 983 0000 80B4     		push	{r7}
 984              	.LCFI56:
 985              		.cfi_def_cfa_offset 4
 986              		.cfi_offset 7, -4
 987 0002 85B0     		sub	sp, sp, #20
 988              	.LCFI57:
 989              		.cfi_def_cfa_offset 24
 990 0004 00AF     		add	r7, sp, #0
 991              	.LCFI58:
 992              		.cfi_def_cfa_register 7
 993 0006 7860     		str	r0, [r7, #4]
 994 0008 3960     		str	r1, [r7]
 554:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 995              		.loc 1 554 21
 996 000a 0023     		movs	r3, #0
 997 000c FB73     		strb	r3, [r7, #15]
 555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 556:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 557:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 559:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 998              		.loc 1 559 3
 999 000e 7B68     		ldr	r3, [r7, #4]
 1000 0010 072B     		cmp	r3, #7
 1001 0012 00F28D80 		bhi	.L69
 1002 0016 01A2     		adr	r2, .L71
ARM GAS  /tmp/ccxt5sSJ.s 			page 28


 1003 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1004              		.p2align 2
 1005              	.L71:
 1006 001c 3D000000 		.word	.L78+1
 1007 0020 61000000 		.word	.L77+1
 1008 0024 81000000 		.word	.L76+1
 1009 0028 9D000000 		.word	.L75+1
 1010 002c B9000000 		.word	.L74+1
 1011 0030 D5000000 		.word	.L73+1
 1012 0034 F1000000 		.word	.L72+1
 1013 0038 0D010000 		.word	.L70+1
 1014              		.p2align 1
 1015              	.L78:
 560:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 562:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1016              		.loc 1 562 8
 1017 003c 414B     		ldr	r3, .L81
 1018 003e 5A6A     		ldr	r2, [r3, #36]
 1019 0040 3B68     		ldr	r3, [r7]
 1020 0042 23F42043 		bic	r3, r3, #40960
 1021 0046 3F49     		ldr	r1, .L81
 1022 0048 1343     		orrs	r3, r3, r2
 1023 004a 4B62     		str	r3, [r1, #36]
 563:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 1024              		.loc 1 563 8
 1025 004c 3D4B     		ldr	r3, .L81
 1026 004e 1A6A     		ldr	r2, [r3, #32]
 1027 0050 3B68     		ldr	r3, [r7]
 1028 0052 23F48043 		bic	r3, r3, #16384
 1029 0056 DB43     		mvns	r3, r3
 1030 0058 3A49     		ldr	r1, .L81
 1031 005a 1340     		ands	r3, r3, r2
 1032 005c 0B62     		str	r3, [r1, #32]
 564:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1033              		.loc 1 564 8
 1034 005e 6AE0     		b	.L79
 1035              	.L77:
 565:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1036              		.loc 1 566 8
 1037 0060 384B     		ldr	r3, .L81
 1038 0062 DA6A     		ldr	r2, [r3, #44]
 1039 0064 3B68     		ldr	r3, [r7]
 1040 0066 23F01003 		bic	r3, r3, #16
 1041 006a 3649     		ldr	r1, .L81
 1042 006c 1343     		orrs	r3, r3, r2
 1043 006e CB62     		str	r3, [r1, #44]
 567:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 1044              		.loc 1 567 8
 1045 0070 344B     		ldr	r3, .L81
 1046 0072 9A6A     		ldr	r2, [r3, #40]
 1047 0074 3B68     		ldr	r3, [r7]
 1048 0076 DB43     		mvns	r3, r3
 1049 0078 3249     		ldr	r1, .L81
 1050 007a 1340     		ands	r3, r3, r2
 1051 007c 8B62     		str	r3, [r1, #40]
ARM GAS  /tmp/ccxt5sSJ.s 			page 29


 568:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1052              		.loc 1 568 8
 1053 007e 5AE0     		b	.L79
 1054              	.L76:
 569:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 570:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 1055              		.loc 1 570 8
 1056 0080 304B     		ldr	r3, .L81
 1057 0082 5A6B     		ldr	r2, [r3, #52]
 1058 0084 2F49     		ldr	r1, .L81
 1059 0086 3B68     		ldr	r3, [r7]
 1060 0088 1343     		orrs	r3, r3, r2
 1061 008a 4B63     		str	r3, [r1, #52]
 571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 1062              		.loc 1 571 8
 1063 008c 2D4B     		ldr	r3, .L81
 1064 008e 1A6B     		ldr	r2, [r3, #48]
 1065 0090 3B68     		ldr	r3, [r7]
 1066 0092 DB43     		mvns	r3, r3
 1067 0094 2B49     		ldr	r1, .L81
 1068 0096 1340     		ands	r3, r3, r2
 1069 0098 0B63     		str	r3, [r1, #48]
 572:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1070              		.loc 1 572 8
 1071 009a 4CE0     		b	.L79
 1072              	.L75:
 573:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 574:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 575:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 1073              		.loc 1 575 8
 1074 009c 294B     		ldr	r3, .L81
 1075 009e DA6B     		ldr	r2, [r3, #60]
 1076 00a0 2849     		ldr	r1, .L81
 1077 00a2 3B68     		ldr	r3, [r7]
 1078 00a4 1343     		orrs	r3, r3, r2
 1079 00a6 CB63     		str	r3, [r1, #60]
 576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 1080              		.loc 1 576 8
 1081 00a8 264B     		ldr	r3, .L81
 1082 00aa 9A6B     		ldr	r2, [r3, #56]
 1083 00ac 3B68     		ldr	r3, [r7]
 1084 00ae DB43     		mvns	r3, r3
 1085 00b0 2449     		ldr	r1, .L81
 1086 00b2 1340     		ands	r3, r3, r2
 1087 00b4 8B63     		str	r3, [r1, #56]
 577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1088              		.loc 1 577 8
 1089 00b6 3EE0     		b	.L79
 1090              	.L74:
 578:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 581:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 1091              		.loc 1 581 8
 1092 00b8 224B     		ldr	r3, .L81
 1093 00ba 5A6C     		ldr	r2, [r3, #68]
 1094 00bc 2149     		ldr	r1, .L81
ARM GAS  /tmp/ccxt5sSJ.s 			page 30


 1095 00be 3B68     		ldr	r3, [r7]
 1096 00c0 1343     		orrs	r3, r3, r2
 1097 00c2 4B64     		str	r3, [r1, #68]
 582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 1098              		.loc 1 582 8
 1099 00c4 1F4B     		ldr	r3, .L81
 1100 00c6 1A6C     		ldr	r2, [r3, #64]
 1101 00c8 3B68     		ldr	r3, [r7]
 1102 00ca DB43     		mvns	r3, r3
 1103 00cc 1D49     		ldr	r1, .L81
 1104 00ce 1340     		ands	r3, r3, r2
 1105 00d0 0B64     		str	r3, [r1, #64]
 583:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1106              		.loc 1 583 8
 1107 00d2 30E0     		b	.L79
 1108              	.L73:
 584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 585:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 587:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 1109              		.loc 1 587 8
 1110 00d4 1B4B     		ldr	r3, .L81
 1111 00d6 DA6C     		ldr	r2, [r3, #76]
 1112 00d8 1A49     		ldr	r1, .L81
 1113 00da 3B68     		ldr	r3, [r7]
 1114 00dc 1343     		orrs	r3, r3, r2
 1115 00de CB64     		str	r3, [r1, #76]
 588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 1116              		.loc 1 588 8
 1117 00e0 184B     		ldr	r3, .L81
 1118 00e2 9A6C     		ldr	r2, [r3, #72]
 1119 00e4 3B68     		ldr	r3, [r7]
 1120 00e6 DB43     		mvns	r3, r3
 1121 00e8 1649     		ldr	r1, .L81
 1122 00ea 1340     		ands	r3, r3, r2
 1123 00ec 8B64     		str	r3, [r1, #72]
 589:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1124              		.loc 1 589 8
 1125 00ee 22E0     		b	.L79
 1126              	.L72:
 590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 591:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 593:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 1127              		.loc 1 593 8
 1128 00f0 144B     		ldr	r3, .L81
 1129 00f2 5A6D     		ldr	r2, [r3, #84]
 1130 00f4 1349     		ldr	r1, .L81
 1131 00f6 3B68     		ldr	r3, [r7]
 1132 00f8 1343     		orrs	r3, r3, r2
 1133 00fa 4B65     		str	r3, [r1, #84]
 594:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 1134              		.loc 1 594 8
 1135 00fc 114B     		ldr	r3, .L81
 1136 00fe 1A6D     		ldr	r2, [r3, #80]
 1137 0100 3B68     		ldr	r3, [r7]
 1138 0102 DB43     		mvns	r3, r3
ARM GAS  /tmp/ccxt5sSJ.s 			page 31


 1139 0104 0F49     		ldr	r1, .L81
 1140 0106 1340     		ands	r3, r3, r2
 1141 0108 0B65     		str	r3, [r1, #80]
 595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1142              		.loc 1 595 8
 1143 010a 14E0     		b	.L79
 1144              	.L70:
 596:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 597:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 599:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 600:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 601:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1145              		.loc 1 601 8
 1146 010c 0D4B     		ldr	r3, .L81
 1147 010e DA6D     		ldr	r2, [r3, #92]
 1148 0110 3B68     		ldr	r3, [r7]
 1149 0112 03F00303 		and	r3, r3, #3
 1150 0116 0B49     		ldr	r1, .L81
 1151 0118 1343     		orrs	r3, r3, r2
 1152 011a CB65     		str	r3, [r1, #92]
 602:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 603:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1153              		.loc 1 603 8
 1154 011c 094B     		ldr	r3, .L81
 1155 011e 9A6D     		ldr	r2, [r3, #88]
 1156 0120 3B68     		ldr	r3, [r7]
 1157 0122 03F00303 		and	r3, r3, #3
 1158 0126 DB43     		mvns	r3, r3
 1159 0128 0649     		ldr	r1, .L81
 1160 012a 1340     		ands	r3, r3, r2
 1161 012c 8B65     		str	r3, [r1, #88]
 604:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1162              		.loc 1 604 8
 1163 012e 02E0     		b	.L79
 1164              	.L69:
 605:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 607:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 608:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 609:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 610:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1165              		.loc 1 612 14
 1166 0130 0123     		movs	r3, #1
 1167 0132 FB73     		strb	r3, [r7, #15]
 613:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1168              		.loc 1 613 7
 1169 0134 00BF     		nop
 1170              	.L79:
 614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 616:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1171              		.loc 1 616 10
 1172 0136 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccxt5sSJ.s 			page 32


 1173              		.loc 1 617 1
 1174 0138 1846     		mov	r0, r3
 1175 013a 1437     		adds	r7, r7, #20
 1176              	.LCFI59:
 1177              		.cfi_def_cfa_offset 4
 1178 013c BD46     		mov	sp, r7
 1179              	.LCFI60:
 1180              		.cfi_def_cfa_register 13
 1181              		@ sp needed
 1182 013e 5DF8047B 		ldr	r7, [sp], #4
 1183              	.LCFI61:
 1184              		.cfi_restore 7
 1185              		.cfi_def_cfa_offset 0
 1186 0142 7047     		bx	lr
 1187              	.L82:
 1188              		.align	2
 1189              	.L81:
 1190 0144 00700040 		.word	1073770496
 1191              		.cfi_endproc
 1192              	.LFE325:
 1194              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1195              		.align	1
 1196              		.global	HAL_PWREx_DisableGPIOPullDown
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
 1200              		.fpu fpv4-sp-d16
 1202              	HAL_PWREx_DisableGPIOPullDown:
 1203              	.LFB326:
 618:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 620:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 622:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 624:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 626:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 628:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 629:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 632:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 634:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 635:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 636:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1204              		.loc 1 636 1
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 16
 1207              		@ frame_needed = 1, uses_anonymous_args = 0
 1208              		@ link register save eliminated.
 1209 0000 80B4     		push	{r7}
 1210              	.LCFI62:
 1211              		.cfi_def_cfa_offset 4
 1212              		.cfi_offset 7, -4
ARM GAS  /tmp/ccxt5sSJ.s 			page 33


 1213 0002 85B0     		sub	sp, sp, #20
 1214              	.LCFI63:
 1215              		.cfi_def_cfa_offset 24
 1216 0004 00AF     		add	r7, sp, #0
 1217              	.LCFI64:
 1218              		.cfi_def_cfa_register 7
 1219 0006 7860     		str	r0, [r7, #4]
 1220 0008 3960     		str	r1, [r7]
 637:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1221              		.loc 1 637 21
 1222 000a 0023     		movs	r3, #0
 1223 000c FB73     		strb	r3, [r7, #15]
 638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 639:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 640:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 641:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 642:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1224              		.loc 1 642 3
 1225 000e 7B68     		ldr	r3, [r7, #4]
 1226 0010 072B     		cmp	r3, #7
 1227 0012 59D8     		bhi	.L84
 1228 0014 01A2     		adr	r2, .L86
 1229 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1230 001a 00BF     		.p2align 2
 1231              	.L86:
 1232 001c 3D000000 		.word	.L93+1
 1233 0020 51000000 		.word	.L92+1
 1234 0024 65000000 		.word	.L91+1
 1235 0028 75000000 		.word	.L90+1
 1236 002c 85000000 		.word	.L89+1
 1237 0030 95000000 		.word	.L88+1
 1238 0034 A5000000 		.word	.L87+1
 1239 0038 B5000000 		.word	.L85+1
 1240              		.p2align 1
 1241              	.L93:
 643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 645:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1242              		.loc 1 645 8
 1243 003c 274B     		ldr	r3, .L96
 1244 003e 5A6A     		ldr	r2, [r3, #36]
 1245 0040 3B68     		ldr	r3, [r7]
 1246 0042 23F42043 		bic	r3, r3, #40960
 1247 0046 DB43     		mvns	r3, r3
 1248 0048 2449     		ldr	r1, .L96
 1249 004a 1340     		ands	r3, r3, r2
 1250 004c 4B62     		str	r3, [r1, #36]
 646:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1251              		.loc 1 646 8
 1252 004e 3EE0     		b	.L94
 1253              	.L92:
 647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 648:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1254              		.loc 1 648 8
 1255 0050 224B     		ldr	r3, .L96
 1256 0052 DA6A     		ldr	r2, [r3, #44]
 1257 0054 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccxt5sSJ.s 			page 34


 1258 0056 23F01003 		bic	r3, r3, #16
 1259 005a DB43     		mvns	r3, r3
 1260 005c 1F49     		ldr	r1, .L96
 1261 005e 1340     		ands	r3, r3, r2
 1262 0060 CB62     		str	r3, [r1, #44]
 649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1263              		.loc 1 649 8
 1264 0062 34E0     		b	.L94
 1265              	.L91:
 650:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 651:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1266              		.loc 1 651 8
 1267 0064 1D4B     		ldr	r3, .L96
 1268 0066 5A6B     		ldr	r2, [r3, #52]
 1269 0068 3B68     		ldr	r3, [r7]
 1270 006a DB43     		mvns	r3, r3
 1271 006c 1B49     		ldr	r1, .L96
 1272 006e 1340     		ands	r3, r3, r2
 1273 0070 4B63     		str	r3, [r1, #52]
 652:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1274              		.loc 1 652 8
 1275 0072 2CE0     		b	.L94
 1276              	.L90:
 653:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 654:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 655:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1277              		.loc 1 655 8
 1278 0074 194B     		ldr	r3, .L96
 1279 0076 DA6B     		ldr	r2, [r3, #60]
 1280 0078 3B68     		ldr	r3, [r7]
 1281 007a DB43     		mvns	r3, r3
 1282 007c 1749     		ldr	r1, .L96
 1283 007e 1340     		ands	r3, r3, r2
 1284 0080 CB63     		str	r3, [r1, #60]
 656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1285              		.loc 1 656 8
 1286 0082 24E0     		b	.L94
 1287              	.L89:
 657:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 658:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 660:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1288              		.loc 1 660 8
 1289 0084 154B     		ldr	r3, .L96
 1290 0086 5A6C     		ldr	r2, [r3, #68]
 1291 0088 3B68     		ldr	r3, [r7]
 1292 008a DB43     		mvns	r3, r3
 1293 008c 1349     		ldr	r1, .L96
 1294 008e 1340     		ands	r3, r3, r2
 1295 0090 4B64     		str	r3, [r1, #68]
 661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1296              		.loc 1 661 8
 1297 0092 1CE0     		b	.L94
 1298              	.L88:
 662:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 663:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 664:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
ARM GAS  /tmp/ccxt5sSJ.s 			page 35


 665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 1299              		.loc 1 665 8
 1300 0094 114B     		ldr	r3, .L96
 1301 0096 DA6C     		ldr	r2, [r3, #76]
 1302 0098 3B68     		ldr	r3, [r7]
 1303 009a DB43     		mvns	r3, r3
 1304 009c 0F49     		ldr	r1, .L96
 1305 009e 1340     		ands	r3, r3, r2
 1306 00a0 CB64     		str	r3, [r1, #76]
 666:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1307              		.loc 1 666 8
 1308 00a2 14E0     		b	.L94
 1309              	.L87:
 667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 668:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 669:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 670:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 1310              		.loc 1 670 8
 1311 00a4 0D4B     		ldr	r3, .L96
 1312 00a6 5A6D     		ldr	r2, [r3, #84]
 1313 00a8 3B68     		ldr	r3, [r7]
 1314 00aa DB43     		mvns	r3, r3
 1315 00ac 0B49     		ldr	r1, .L96
 1316 00ae 1340     		ands	r3, r3, r2
 1317 00b0 4B65     		str	r3, [r1, #84]
 671:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1318              		.loc 1 671 8
 1319 00b2 0CE0     		b	.L94
 1320              	.L85:
 672:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 673:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 675:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 676:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1321              		.loc 1 677 8
 1322 00b4 094B     		ldr	r3, .L96
 1323 00b6 DA6D     		ldr	r2, [r3, #92]
 1324 00b8 3B68     		ldr	r3, [r7]
 1325 00ba 03F00303 		and	r3, r3, #3
 1326 00be DB43     		mvns	r3, r3
 1327 00c0 0649     		ldr	r1, .L96
 1328 00c2 1340     		ands	r3, r3, r2
 1329 00c4 CB65     		str	r3, [r1, #92]
 678:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1330              		.loc 1 679 8
 1331 00c6 02E0     		b	.L94
 1332              	.L84:
 680:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 681:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 682:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 684:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 685:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1333              		.loc 1 686 14
ARM GAS  /tmp/ccxt5sSJ.s 			page 36


 1334 00c8 0123     		movs	r3, #1
 1335 00ca FB73     		strb	r3, [r7, #15]
 687:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1336              		.loc 1 687 7
 1337 00cc 00BF     		nop
 1338              	.L94:
 688:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 689:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 690:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1339              		.loc 1 690 10
 1340 00ce FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 691:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1341              		.loc 1 691 1
 1342 00d0 1846     		mov	r0, r3
 1343 00d2 1437     		adds	r7, r7, #20
 1344              	.LCFI65:
 1345              		.cfi_def_cfa_offset 4
 1346 00d4 BD46     		mov	sp, r7
 1347              	.LCFI66:
 1348              		.cfi_def_cfa_register 13
 1349              		@ sp needed
 1350 00d6 5DF8047B 		ldr	r7, [sp], #4
 1351              	.LCFI67:
 1352              		.cfi_restore 7
 1353              		.cfi_def_cfa_offset 0
 1354 00da 7047     		bx	lr
 1355              	.L97:
 1356              		.align	2
 1357              	.L96:
 1358 00dc 00700040 		.word	1073770496
 1359              		.cfi_endproc
 1360              	.LFE326:
 1362              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1363              		.align	1
 1364              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1365              		.syntax unified
 1366              		.thumb
 1367              		.thumb_func
 1368              		.fpu fpv4-sp-d16
 1370              	HAL_PWREx_EnablePullUpPullDownConfig:
 1371              	.LFB327:
 692:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 695:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 697:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 699:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 700:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 701:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 703:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 704:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 706:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1372              		.loc 1 706 1
ARM GAS  /tmp/ccxt5sSJ.s 			page 37


 1373              		.cfi_startproc
 1374              		@ args = 0, pretend = 0, frame = 0
 1375              		@ frame_needed = 1, uses_anonymous_args = 0
 1376              		@ link register save eliminated.
 1377 0000 80B4     		push	{r7}
 1378              	.LCFI68:
 1379              		.cfi_def_cfa_offset 4
 1380              		.cfi_offset 7, -4
 1381 0002 00AF     		add	r7, sp, #0
 1382              	.LCFI69:
 1383              		.cfi_def_cfa_register 7
 707:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1384              		.loc 1 707 3
 1385 0004 054B     		ldr	r3, .L99
 1386 0006 9B68     		ldr	r3, [r3, #8]
 1387 0008 044A     		ldr	r2, .L99
 1388 000a 43F48063 		orr	r3, r3, #1024
 1389 000e 9360     		str	r3, [r2, #8]
 708:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1390              		.loc 1 708 1
 1391 0010 00BF     		nop
 1392 0012 BD46     		mov	sp, r7
 1393              	.LCFI70:
 1394              		.cfi_def_cfa_register 13
 1395              		@ sp needed
 1396 0014 5DF8047B 		ldr	r7, [sp], #4
 1397              	.LCFI71:
 1398              		.cfi_restore 7
 1399              		.cfi_def_cfa_offset 0
 1400 0018 7047     		bx	lr
 1401              	.L100:
 1402 001a 00BF     		.align	2
 1403              	.L99:
 1404 001c 00700040 		.word	1073770496
 1405              		.cfi_endproc
 1406              	.LFE327:
 1408              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1409              		.align	1
 1410              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv4-sp-d16
 1416              	HAL_PWREx_DisablePullUpPullDownConfig:
 1417              	.LFB328:
 709:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 711:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 712:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 714:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 715:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 716:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 717:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 718:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1418              		.loc 1 718 1
 1419              		.cfi_startproc
ARM GAS  /tmp/ccxt5sSJ.s 			page 38


 1420              		@ args = 0, pretend = 0, frame = 0
 1421              		@ frame_needed = 1, uses_anonymous_args = 0
 1422              		@ link register save eliminated.
 1423 0000 80B4     		push	{r7}
 1424              	.LCFI72:
 1425              		.cfi_def_cfa_offset 4
 1426              		.cfi_offset 7, -4
 1427 0002 00AF     		add	r7, sp, #0
 1428              	.LCFI73:
 1429              		.cfi_def_cfa_register 7
 719:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1430              		.loc 1 719 3
 1431 0004 054B     		ldr	r3, .L102
 1432 0006 9B68     		ldr	r3, [r3, #8]
 1433 0008 044A     		ldr	r2, .L102
 1434 000a 23F48063 		bic	r3, r3, #1024
 1435 000e 9360     		str	r3, [r2, #8]
 720:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1436              		.loc 1 720 1
 1437 0010 00BF     		nop
 1438 0012 BD46     		mov	sp, r7
 1439              	.LCFI74:
 1440              		.cfi_def_cfa_register 13
 1441              		@ sp needed
 1442 0014 5DF8047B 		ldr	r7, [sp], #4
 1443              	.LCFI75:
 1444              		.cfi_restore 7
 1445              		.cfi_def_cfa_offset 0
 1446 0018 7047     		bx	lr
 1447              	.L103:
 1448 001a 00BF     		.align	2
 1449              	.L102:
 1450 001c 00700040 		.word	1073770496
 1451              		.cfi_endproc
 1452              	.LFE328:
 1454              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1455              		.align	1
 1456              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1460              		.fpu fpv4-sp-d16
 1462              	HAL_PWREx_EnableSRAM2ContentRetention:
 1463              	.LFB329:
 721:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 722:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 724:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 725:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 726:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is set, SRAM2 is powered by the low-power regulator in
 727:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         Standby mode and its content is kept.
 728:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 729:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 730:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 731:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1464              		.loc 1 731 1
 1465              		.cfi_startproc
ARM GAS  /tmp/ccxt5sSJ.s 			page 39


 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 1, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 1469 0000 80B4     		push	{r7}
 1470              	.LCFI76:
 1471              		.cfi_def_cfa_offset 4
 1472              		.cfi_offset 7, -4
 1473 0002 00AF     		add	r7, sp, #0
 1474              	.LCFI77:
 1475              		.cfi_def_cfa_register 7
 732:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_RRS);
 1476              		.loc 1 732 3
 1477 0004 054B     		ldr	r3, .L105
 1478 0006 9B68     		ldr	r3, [r3, #8]
 1479 0008 044A     		ldr	r2, .L105
 1480 000a 43F48073 		orr	r3, r3, #256
 1481 000e 9360     		str	r3, [r2, #8]
 733:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1482              		.loc 1 733 1
 1483 0010 00BF     		nop
 1484 0012 BD46     		mov	sp, r7
 1485              	.LCFI78:
 1486              		.cfi_def_cfa_register 13
 1487              		@ sp needed
 1488 0014 5DF8047B 		ldr	r7, [sp], #4
 1489              	.LCFI79:
 1490              		.cfi_restore 7
 1491              		.cfi_def_cfa_offset 0
 1492 0018 7047     		bx	lr
 1493              	.L106:
 1494 001a 00BF     		.align	2
 1495              	.L105:
 1496 001c 00700040 		.word	1073770496
 1497              		.cfi_endproc
 1498              	.LFE329:
 1500              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1501              		.align	1
 1502              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1506              		.fpu fpv4-sp-d16
 1508              	HAL_PWREx_DisableSRAM2ContentRetention:
 1509              	.LFB330:
 734:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 735:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 736:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 737:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 738:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is reset, SRAM2 is powered off in Standby mode
 739:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 740:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 741:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 742:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 743:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1510              		.loc 1 743 1
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccxt5sSJ.s 			page 40


 1513              		@ frame_needed = 1, uses_anonymous_args = 0
 1514              		@ link register save eliminated.
 1515 0000 80B4     		push	{r7}
 1516              	.LCFI80:
 1517              		.cfi_def_cfa_offset 4
 1518              		.cfi_offset 7, -4
 1519 0002 00AF     		add	r7, sp, #0
 1520              	.LCFI81:
 1521              		.cfi_def_cfa_register 7
 744:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1522              		.loc 1 744 3
 1523 0004 054B     		ldr	r3, .L108
 1524 0006 9B68     		ldr	r3, [r3, #8]
 1525 0008 044A     		ldr	r2, .L108
 1526 000a 23F48073 		bic	r3, r3, #256
 1527 000e 9360     		str	r3, [r2, #8]
 745:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1528              		.loc 1 745 1
 1529 0010 00BF     		nop
 1530 0012 BD46     		mov	sp, r7
 1531              	.LCFI82:
 1532              		.cfi_def_cfa_register 13
 1533              		@ sp needed
 1534 0014 5DF8047B 		ldr	r7, [sp], #4
 1535              	.LCFI83:
 1536              		.cfi_restore 7
 1537              		.cfi_def_cfa_offset 0
 1538 0018 7047     		bx	lr
 1539              	.L109:
 1540 001a 00BF     		.align	2
 1541              	.L108:
 1542 001c 00700040 		.word	1073770496
 1543              		.cfi_endproc
 1544              	.LFE330:
 1546              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1547              		.align	1
 1548              		.global	HAL_PWREx_EnablePVM1
 1549              		.syntax unified
 1550              		.thumb
 1551              		.thumb_func
 1552              		.fpu fpv4-sp-d16
 1554              	HAL_PWREx_EnablePVM1:
 1555              	.LFB331:
 746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 747:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_ENULP)
 749:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 750:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 751:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 752:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 755:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 758:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccxt5sSJ.s 			page 41


 760:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 762:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 764:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 765:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 767:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 768:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_ENULP */
 770:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 771:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 772:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 773:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 774:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 775:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 776:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 778:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 779:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 780:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 781:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 784:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 787:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 789:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 791:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 793:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 794:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 796:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 797:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 799:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 800:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 801:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 802:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 803:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 805:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 807:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 808:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 809:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 810:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 811:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 812:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 813:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 814:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 815:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 816:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccxt5sSJ.s 			page 42


 817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 818:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 819:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 820:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 822:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 823:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 825:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 826:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 827:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 828:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 829:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 830:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 831:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 832:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 833:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 834:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 835:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 836:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 837:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 838:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 839:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 840:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 841:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 842:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 843:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 844:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 845:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 846:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 847:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 848:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 849:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 850:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1556              		.loc 1 850 1
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 0
 1559              		@ frame_needed = 1, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 1561 0000 80B4     		push	{r7}
 1562              	.LCFI84:
 1563              		.cfi_def_cfa_offset 4
 1564              		.cfi_offset 7, -4
 1565 0002 00AF     		add	r7, sp, #0
 1566              	.LCFI85:
 1567              		.cfi_def_cfa_register 7
 851:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1568              		.loc 1 851 3
 1569 0004 054B     		ldr	r3, .L111
 1570 0006 5B68     		ldr	r3, [r3, #4]
 1571 0008 044A     		ldr	r2, .L111
 1572 000a 43F01003 		orr	r3, r3, #16
 1573 000e 5360     		str	r3, [r2, #4]
 852:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1574              		.loc 1 852 1
 1575 0010 00BF     		nop
 1576 0012 BD46     		mov	sp, r7
ARM GAS  /tmp/ccxt5sSJ.s 			page 43


 1577              	.LCFI86:
 1578              		.cfi_def_cfa_register 13
 1579              		@ sp needed
 1580 0014 5DF8047B 		ldr	r7, [sp], #4
 1581              	.LCFI87:
 1582              		.cfi_restore 7
 1583              		.cfi_def_cfa_offset 0
 1584 0018 7047     		bx	lr
 1585              	.L112:
 1586 001a 00BF     		.align	2
 1587              	.L111:
 1588 001c 00700040 		.word	1073770496
 1589              		.cfi_endproc
 1590              	.LFE331:
 1592              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1593              		.align	1
 1594              		.global	HAL_PWREx_DisablePVM1
 1595              		.syntax unified
 1596              		.thumb
 1597              		.thumb_func
 1598              		.fpu fpv4-sp-d16
 1600              	HAL_PWREx_DisablePVM1:
 1601              	.LFB332:
 853:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 854:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 855:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 856:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 857:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 858:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 859:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1602              		.loc 1 859 1
 1603              		.cfi_startproc
 1604              		@ args = 0, pretend = 0, frame = 0
 1605              		@ frame_needed = 1, uses_anonymous_args = 0
 1606              		@ link register save eliminated.
 1607 0000 80B4     		push	{r7}
 1608              	.LCFI88:
 1609              		.cfi_def_cfa_offset 4
 1610              		.cfi_offset 7, -4
 1611 0002 00AF     		add	r7, sp, #0
 1612              	.LCFI89:
 1613              		.cfi_def_cfa_register 7
 860:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1614              		.loc 1 860 3
 1615 0004 054B     		ldr	r3, .L114
 1616 0006 5B68     		ldr	r3, [r3, #4]
 1617 0008 044A     		ldr	r2, .L114
 1618 000a 23F01003 		bic	r3, r3, #16
 1619 000e 5360     		str	r3, [r2, #4]
 861:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1620              		.loc 1 861 1
 1621 0010 00BF     		nop
 1622 0012 BD46     		mov	sp, r7
 1623              	.LCFI90:
 1624              		.cfi_def_cfa_register 13
 1625              		@ sp needed
 1626 0014 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccxt5sSJ.s 			page 44


 1627              	.LCFI91:
 1628              		.cfi_restore 7
 1629              		.cfi_def_cfa_offset 0
 1630 0018 7047     		bx	lr
 1631              	.L115:
 1632 001a 00BF     		.align	2
 1633              	.L114:
 1634 001c 00700040 		.word	1073770496
 1635              		.cfi_endproc
 1636              	.LFE332:
 1638              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 1639              		.align	1
 1640              		.global	HAL_PWREx_EnablePVM2
 1641              		.syntax unified
 1642              		.thumb
 1643              		.thumb_func
 1644              		.fpu fpv4-sp-d16
 1646              	HAL_PWREx_EnablePVM2:
 1647              	.LFB333:
 862:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 863:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 865:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 866:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 867:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 868:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 869:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 870:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 871:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1648              		.loc 1 871 1
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 1, uses_anonymous_args = 0
 1652              		@ link register save eliminated.
 1653 0000 80B4     		push	{r7}
 1654              	.LCFI92:
 1655              		.cfi_def_cfa_offset 4
 1656              		.cfi_offset 7, -4
 1657 0002 00AF     		add	r7, sp, #0
 1658              	.LCFI93:
 1659              		.cfi_def_cfa_register 7
 872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 1660              		.loc 1 872 3
 1661 0004 054B     		ldr	r3, .L117
 1662 0006 5B68     		ldr	r3, [r3, #4]
 1663 0008 044A     		ldr	r2, .L117
 1664 000a 43F02003 		orr	r3, r3, #32
 1665 000e 5360     		str	r3, [r2, #4]
 873:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1666              		.loc 1 873 1
 1667 0010 00BF     		nop
 1668 0012 BD46     		mov	sp, r7
 1669              	.LCFI94:
 1670              		.cfi_def_cfa_register 13
 1671              		@ sp needed
 1672 0014 5DF8047B 		ldr	r7, [sp], #4
 1673              	.LCFI95:
ARM GAS  /tmp/ccxt5sSJ.s 			page 45


 1674              		.cfi_restore 7
 1675              		.cfi_def_cfa_offset 0
 1676 0018 7047     		bx	lr
 1677              	.L118:
 1678 001a 00BF     		.align	2
 1679              	.L117:
 1680 001c 00700040 		.word	1073770496
 1681              		.cfi_endproc
 1682              	.LFE333:
 1684              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 1685              		.align	1
 1686              		.global	HAL_PWREx_DisablePVM2
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1690              		.fpu fpv4-sp-d16
 1692              	HAL_PWREx_DisablePVM2:
 1693              	.LFB334:
 874:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 875:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 876:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 877:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 878:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 879:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 880:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1694              		.loc 1 880 1
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 0
 1697              		@ frame_needed = 1, uses_anonymous_args = 0
 1698              		@ link register save eliminated.
 1699 0000 80B4     		push	{r7}
 1700              	.LCFI96:
 1701              		.cfi_def_cfa_offset 4
 1702              		.cfi_offset 7, -4
 1703 0002 00AF     		add	r7, sp, #0
 1704              	.LCFI97:
 1705              		.cfi_def_cfa_register 7
 881:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 1706              		.loc 1 881 3
 1707 0004 054B     		ldr	r3, .L120
 1708 0006 5B68     		ldr	r3, [r3, #4]
 1709 0008 044A     		ldr	r2, .L120
 1710 000a 23F02003 		bic	r3, r3, #32
 1711 000e 5360     		str	r3, [r2, #4]
 882:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1712              		.loc 1 882 1
 1713 0010 00BF     		nop
 1714 0012 BD46     		mov	sp, r7
 1715              	.LCFI98:
 1716              		.cfi_def_cfa_register 13
 1717              		@ sp needed
 1718 0014 5DF8047B 		ldr	r7, [sp], #4
 1719              	.LCFI99:
 1720              		.cfi_restore 7
 1721              		.cfi_def_cfa_offset 0
 1722 0018 7047     		bx	lr
 1723              	.L121:
ARM GAS  /tmp/ccxt5sSJ.s 			page 46


 1724 001a 00BF     		.align	2
 1725              	.L120:
 1726 001c 00700040 		.word	1073770496
 1727              		.cfi_endproc
 1728              	.LFE334:
 1730              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1731              		.align	1
 1732              		.global	HAL_PWREx_EnablePVM3
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1736              		.fpu fpv4-sp-d16
 1738              	HAL_PWREx_EnablePVM3:
 1739              	.LFB335:
 883:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 884:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 886:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 888:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 889:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 890:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1740              		.loc 1 891 1
 1741              		.cfi_startproc
 1742              		@ args = 0, pretend = 0, frame = 0
 1743              		@ frame_needed = 1, uses_anonymous_args = 0
 1744              		@ link register save eliminated.
 1745 0000 80B4     		push	{r7}
 1746              	.LCFI100:
 1747              		.cfi_def_cfa_offset 4
 1748              		.cfi_offset 7, -4
 1749 0002 00AF     		add	r7, sp, #0
 1750              	.LCFI101:
 1751              		.cfi_def_cfa_register 7
 892:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1752              		.loc 1 892 3
 1753 0004 054B     		ldr	r3, .L123
 1754 0006 5B68     		ldr	r3, [r3, #4]
 1755 0008 044A     		ldr	r2, .L123
 1756 000a 43F04003 		orr	r3, r3, #64
 1757 000e 5360     		str	r3, [r2, #4]
 893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1758              		.loc 1 893 1
 1759 0010 00BF     		nop
 1760 0012 BD46     		mov	sp, r7
 1761              	.LCFI102:
 1762              		.cfi_def_cfa_register 13
 1763              		@ sp needed
 1764 0014 5DF8047B 		ldr	r7, [sp], #4
 1765              	.LCFI103:
 1766              		.cfi_restore 7
 1767              		.cfi_def_cfa_offset 0
 1768 0018 7047     		bx	lr
 1769              	.L124:
 1770 001a 00BF     		.align	2
 1771              	.L123:
ARM GAS  /tmp/ccxt5sSJ.s 			page 47


 1772 001c 00700040 		.word	1073770496
 1773              		.cfi_endproc
 1774              	.LFE335:
 1776              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1777              		.align	1
 1778              		.global	HAL_PWREx_DisablePVM3
 1779              		.syntax unified
 1780              		.thumb
 1781              		.thumb_func
 1782              		.fpu fpv4-sp-d16
 1784              	HAL_PWREx_DisablePVM3:
 1785              	.LFB336:
 894:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 895:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 898:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 899:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1786              		.loc 1 900 1
 1787              		.cfi_startproc
 1788              		@ args = 0, pretend = 0, frame = 0
 1789              		@ frame_needed = 1, uses_anonymous_args = 0
 1790              		@ link register save eliminated.
 1791 0000 80B4     		push	{r7}
 1792              	.LCFI104:
 1793              		.cfi_def_cfa_offset 4
 1794              		.cfi_offset 7, -4
 1795 0002 00AF     		add	r7, sp, #0
 1796              	.LCFI105:
 1797              		.cfi_def_cfa_register 7
 901:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1798              		.loc 1 901 3
 1799 0004 054B     		ldr	r3, .L126
 1800 0006 5B68     		ldr	r3, [r3, #4]
 1801 0008 044A     		ldr	r2, .L126
 1802 000a 23F04003 		bic	r3, r3, #64
 1803 000e 5360     		str	r3, [r2, #4]
 902:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1804              		.loc 1 902 1
 1805 0010 00BF     		nop
 1806 0012 BD46     		mov	sp, r7
 1807              	.LCFI106:
 1808              		.cfi_def_cfa_register 13
 1809              		@ sp needed
 1810 0014 5DF8047B 		ldr	r7, [sp], #4
 1811              	.LCFI107:
 1812              		.cfi_restore 7
 1813              		.cfi_def_cfa_offset 0
 1814 0018 7047     		bx	lr
 1815              	.L127:
 1816 001a 00BF     		.align	2
 1817              	.L126:
 1818 001c 00700040 		.word	1073770496
 1819              		.cfi_endproc
 1820              	.LFE336:
 1822              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
ARM GAS  /tmp/ccxt5sSJ.s 			page 48


 1823              		.align	1
 1824              		.global	HAL_PWREx_EnablePVM4
 1825              		.syntax unified
 1826              		.thumb
 1827              		.thumb_func
 1828              		.fpu fpv4-sp-d16
 1830              	HAL_PWREx_EnablePVM4:
 1831              	.LFB337:
 903:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 904:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 905:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 906:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 907:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 908:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 910:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1832              		.loc 1 910 1
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 0
 1835              		@ frame_needed = 1, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 1837 0000 80B4     		push	{r7}
 1838              	.LCFI108:
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 00AF     		add	r7, sp, #0
 1842              	.LCFI109:
 1843              		.cfi_def_cfa_register 7
 911:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1844              		.loc 1 911 3
 1845 0004 054B     		ldr	r3, .L129
 1846 0006 5B68     		ldr	r3, [r3, #4]
 1847 0008 044A     		ldr	r2, .L129
 1848 000a 43F08003 		orr	r3, r3, #128
 1849 000e 5360     		str	r3, [r2, #4]
 912:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1850              		.loc 1 912 1
 1851 0010 00BF     		nop
 1852 0012 BD46     		mov	sp, r7
 1853              	.LCFI110:
 1854              		.cfi_def_cfa_register 13
 1855              		@ sp needed
 1856 0014 5DF8047B 		ldr	r7, [sp], #4
 1857              	.LCFI111:
 1858              		.cfi_restore 7
 1859              		.cfi_def_cfa_offset 0
 1860 0018 7047     		bx	lr
 1861              	.L130:
 1862 001a 00BF     		.align	2
 1863              	.L129:
 1864 001c 00700040 		.word	1073770496
 1865              		.cfi_endproc
 1866              	.LFE337:
 1868              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1869              		.align	1
 1870              		.global	HAL_PWREx_DisablePVM4
 1871              		.syntax unified
ARM GAS  /tmp/ccxt5sSJ.s 			page 49


 1872              		.thumb
 1873              		.thumb_func
 1874              		.fpu fpv4-sp-d16
 1876              	HAL_PWREx_DisablePVM4:
 1877              	.LFB338:
 913:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 914:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 915:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 916:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 918:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 919:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1878              		.loc 1 919 1
 1879              		.cfi_startproc
 1880              		@ args = 0, pretend = 0, frame = 0
 1881              		@ frame_needed = 1, uses_anonymous_args = 0
 1882              		@ link register save eliminated.
 1883 0000 80B4     		push	{r7}
 1884              	.LCFI112:
 1885              		.cfi_def_cfa_offset 4
 1886              		.cfi_offset 7, -4
 1887 0002 00AF     		add	r7, sp, #0
 1888              	.LCFI113:
 1889              		.cfi_def_cfa_register 7
 920:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 1890              		.loc 1 920 3
 1891 0004 054B     		ldr	r3, .L132
 1892 0006 5B68     		ldr	r3, [r3, #4]
 1893 0008 044A     		ldr	r2, .L132
 1894 000a 23F08003 		bic	r3, r3, #128
 1895 000e 5360     		str	r3, [r2, #4]
 921:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1896              		.loc 1 921 1
 1897 0010 00BF     		nop
 1898 0012 BD46     		mov	sp, r7
 1899              	.LCFI114:
 1900              		.cfi_def_cfa_register 13
 1901              		@ sp needed
 1902 0014 5DF8047B 		ldr	r7, [sp], #4
 1903              	.LCFI115:
 1904              		.cfi_restore 7
 1905              		.cfi_def_cfa_offset 0
 1906 0018 7047     		bx	lr
 1907              	.L133:
 1908 001a 00BF     		.align	2
 1909              	.L132:
 1910 001c 00700040 		.word	1073770496
 1911              		.cfi_endproc
 1912              	.LFE338:
 1914              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 1915              		.align	1
 1916              		.global	HAL_PWREx_ConfigPVM
 1917              		.syntax unified
 1918              		.thumb
 1919              		.thumb_func
 1920              		.fpu fpv4-sp-d16
 1922              	HAL_PWREx_ConfigPVM:
ARM GAS  /tmp/ccxt5sSJ.s 			page 50


 1923              	.LFB339:
 922:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 923:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 925:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 926:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 927:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 928:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 929:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 931:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 933:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 934:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 935:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 937:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 939:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1924              		.loc 1 939 1
 1925              		.cfi_startproc
 1926              		@ args = 0, pretend = 0, frame = 16
 1927              		@ frame_needed = 1, uses_anonymous_args = 0
 1928              		@ link register save eliminated.
 1929 0000 80B4     		push	{r7}
 1930              	.LCFI116:
 1931              		.cfi_def_cfa_offset 4
 1932              		.cfi_offset 7, -4
 1933 0002 85B0     		sub	sp, sp, #20
 1934              	.LCFI117:
 1935              		.cfi_def_cfa_offset 24
 1936 0004 00AF     		add	r7, sp, #0
 1937              	.LCFI118:
 1938              		.cfi_def_cfa_register 7
 1939 0006 7860     		str	r0, [r7, #4]
 940:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1940              		.loc 1 940 21
 1941 0008 0023     		movs	r3, #0
 1942 000a FB73     		strb	r3, [r7, #15]
 941:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 943:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 944:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 946:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 947:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 948:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan thru PVMType to detect which PVMx is set and
 949:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 950:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 1943              		.loc 1 950 21
 1944 000c 7B68     		ldr	r3, [r7, #4]
 1945 000e 1B68     		ldr	r3, [r3]
 1946              		.loc 1 950 3
 1947 0010 802B     		cmp	r3, #128
 1948 0012 00F0EB80 		beq	.L135
 1949 0016 802B     		cmp	r3, #128
 1950 0018 00F23181 		bhi	.L136
ARM GAS  /tmp/ccxt5sSJ.s 			page 51


 1951 001c 402B     		cmp	r3, #64
 1952 001e 00F09C80 		beq	.L137
 1953 0022 402B     		cmp	r3, #64
 1954 0024 00F22B81 		bhi	.L136
 1955 0028 102B     		cmp	r3, #16
 1956 002a 02D0     		beq	.L138
 1957 002c 202B     		cmp	r3, #32
 1958 002e 4AD0     		beq	.L139
 1959 0030 25E1     		b	.L136
 1960              	.L138:
 951:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 952:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 953:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 954:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 955:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 1961              		.loc 1 955 7
 1962 0032 974B     		ldr	r3, .L162
 1963 0034 5B6A     		ldr	r3, [r3, #36]
 1964 0036 964A     		ldr	r2, .L162
 1965 0038 23F00803 		bic	r3, r3, #8
 1966 003c 5362     		str	r3, [r2, #36]
 956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 1967              		.loc 1 956 7
 1968 003e 944B     		ldr	r3, .L162
 1969 0040 1B6A     		ldr	r3, [r3, #32]
 1970 0042 934A     		ldr	r2, .L162
 1971 0044 23F00803 		bic	r3, r3, #8
 1972 0048 1362     		str	r3, [r2, #32]
 957:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 1973              		.loc 1 957 7
 1974 004a 914B     		ldr	r3, .L162
 1975 004c DB6A     		ldr	r3, [r3, #44]
 1976 004e 904A     		ldr	r2, .L162
 1977 0050 23F00803 		bic	r3, r3, #8
 1978 0054 D362     		str	r3, [r2, #44]
 958:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 1979              		.loc 1 958 7
 1980 0056 8E4B     		ldr	r3, .L162
 1981 0058 9B6A     		ldr	r3, [r3, #40]
 1982 005a 8D4A     		ldr	r2, .L162
 1983 005c 23F00803 		bic	r3, r3, #8
 1984 0060 9362     		str	r3, [r2, #40]
 959:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 960:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 961:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1985              		.loc 1 961 21
 1986 0062 7B68     		ldr	r3, [r7, #4]
 1987 0064 5B68     		ldr	r3, [r3, #4]
 1988              		.loc 1 961 28
 1989 0066 03F48033 		and	r3, r3, #65536
 1990              		.loc 1 961 9
 1991 006a 002B     		cmp	r3, #0
 1992 006c 05D0     		beq	.L140
 962:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 963:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 1993              		.loc 1 963 9
 1994 006e 884B     		ldr	r3, .L162
ARM GAS  /tmp/ccxt5sSJ.s 			page 52


 1995 0070 1B6A     		ldr	r3, [r3, #32]
 1996 0072 874A     		ldr	r2, .L162
 1997 0074 43F00803 		orr	r3, r3, #8
 1998 0078 1362     		str	r3, [r2, #32]
 1999              	.L140:
 964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 965:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 966:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 967:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2000              		.loc 1 967 21
 2001 007a 7B68     		ldr	r3, [r7, #4]
 2002 007c 5B68     		ldr	r3, [r3, #4]
 2003              		.loc 1 967 28
 2004 007e 03F40033 		and	r3, r3, #131072
 2005              		.loc 1 967 9
 2006 0082 002B     		cmp	r3, #0
 2007 0084 05D0     		beq	.L141
 968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 969:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 2008              		.loc 1 969 9
 2009 0086 824B     		ldr	r3, .L162
 2010 0088 5B6A     		ldr	r3, [r3, #36]
 2011 008a 814A     		ldr	r2, .L162
 2012 008c 43F00803 		orr	r3, r3, #8
 2013 0090 5362     		str	r3, [r2, #36]
 2014              	.L141:
 970:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 971:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 972:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
 973:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2015              		.loc 1 973 21
 2016 0092 7B68     		ldr	r3, [r7, #4]
 2017 0094 5B68     		ldr	r3, [r3, #4]
 2018              		.loc 1 973 28
 2019 0096 03F00103 		and	r3, r3, #1
 2020              		.loc 1 973 9
 2021 009a 002B     		cmp	r3, #0
 2022 009c 05D0     		beq	.L142
 974:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 975:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 2023              		.loc 1 975 9
 2024 009e 7C4B     		ldr	r3, .L162
 2025 00a0 9B6A     		ldr	r3, [r3, #40]
 2026 00a2 7B4A     		ldr	r2, .L162
 2027 00a4 43F00803 		orr	r3, r3, #8
 2028 00a8 9362     		str	r3, [r2, #40]
 2029              	.L142:
 976:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 977:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 978:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2030              		.loc 1 978 21
 2031 00aa 7B68     		ldr	r3, [r7, #4]
 2032 00ac 5B68     		ldr	r3, [r3, #4]
 2033              		.loc 1 978 28
 2034 00ae 03F00203 		and	r3, r3, #2
 2035              		.loc 1 978 9
 2036 00b2 002B     		cmp	r3, #0
ARM GAS  /tmp/ccxt5sSJ.s 			page 53


 2037 00b4 00F0E680 		beq	.L158
 979:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 980:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 2038              		.loc 1 980 9
 2039 00b8 754B     		ldr	r3, .L162
 2040 00ba DB6A     		ldr	r3, [r3, #44]
 2041 00bc 744A     		ldr	r2, .L162
 2042 00be 43F00803 		orr	r3, r3, #8
 2043 00c2 D362     		str	r3, [r2, #44]
 981:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 982:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2044              		.loc 1 982 7
 2045 00c4 DEE0     		b	.L158
 2046              	.L139:
 983:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 984:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 985:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 986:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
 987:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 988:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 2047              		.loc 1 988 7
 2048 00c6 724B     		ldr	r3, .L162
 2049 00c8 5B6A     		ldr	r3, [r3, #36]
 2050 00ca 714A     		ldr	r2, .L162
 2051 00cc 23F01003 		bic	r3, r3, #16
 2052 00d0 5362     		str	r3, [r2, #36]
 989:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 2053              		.loc 1 989 7
 2054 00d2 6F4B     		ldr	r3, .L162
 2055 00d4 1B6A     		ldr	r3, [r3, #32]
 2056 00d6 6E4A     		ldr	r2, .L162
 2057 00d8 23F01003 		bic	r3, r3, #16
 2058 00dc 1362     		str	r3, [r2, #32]
 990:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 2059              		.loc 1 990 7
 2060 00de 6C4B     		ldr	r3, .L162
 2061 00e0 DB6A     		ldr	r3, [r3, #44]
 2062 00e2 6B4A     		ldr	r2, .L162
 2063 00e4 23F01003 		bic	r3, r3, #16
 2064 00e8 D362     		str	r3, [r2, #44]
 991:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 2065              		.loc 1 991 7
 2066 00ea 694B     		ldr	r3, .L162
 2067 00ec 9B6A     		ldr	r3, [r3, #40]
 2068 00ee 684A     		ldr	r2, .L162
 2069 00f0 23F01003 		bic	r3, r3, #16
 2070 00f4 9362     		str	r3, [r2, #40]
 992:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 993:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 994:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2071              		.loc 1 994 21
 2072 00f6 7B68     		ldr	r3, [r7, #4]
 2073 00f8 5B68     		ldr	r3, [r3, #4]
 2074              		.loc 1 994 28
 2075 00fa 03F48033 		and	r3, r3, #65536
 2076              		.loc 1 994 9
 2077 00fe 002B     		cmp	r3, #0
ARM GAS  /tmp/ccxt5sSJ.s 			page 54


 2078 0100 05D0     		beq	.L145
 995:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 996:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 2079              		.loc 1 996 9
 2080 0102 634B     		ldr	r3, .L162
 2081 0104 1B6A     		ldr	r3, [r3, #32]
 2082 0106 624A     		ldr	r2, .L162
 2083 0108 43F01003 		orr	r3, r3, #16
 2084 010c 1362     		str	r3, [r2, #32]
 2085              	.L145:
 997:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 998:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 999:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1000:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2086              		.loc 1 1000 21
 2087 010e 7B68     		ldr	r3, [r7, #4]
 2088 0110 5B68     		ldr	r3, [r3, #4]
 2089              		.loc 1 1000 28
 2090 0112 03F40033 		and	r3, r3, #131072
 2091              		.loc 1 1000 9
 2092 0116 002B     		cmp	r3, #0
 2093 0118 05D0     		beq	.L146
1001:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1002:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 2094              		.loc 1 1002 9
 2095 011a 5D4B     		ldr	r3, .L162
 2096 011c 5B6A     		ldr	r3, [r3, #36]
 2097 011e 5C4A     		ldr	r2, .L162
 2098 0120 43F01003 		orr	r3, r3, #16
 2099 0124 5362     		str	r3, [r2, #36]
 2100              	.L146:
1003:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1004:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1005:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1006:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2101              		.loc 1 1006 21
 2102 0126 7B68     		ldr	r3, [r7, #4]
 2103 0128 5B68     		ldr	r3, [r3, #4]
 2104              		.loc 1 1006 28
 2105 012a 03F00103 		and	r3, r3, #1
 2106              		.loc 1 1006 9
 2107 012e 002B     		cmp	r3, #0
 2108 0130 05D0     		beq	.L147
1007:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1008:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 2109              		.loc 1 1008 9
 2110 0132 574B     		ldr	r3, .L162
 2111 0134 9B6A     		ldr	r3, [r3, #40]
 2112 0136 564A     		ldr	r2, .L162
 2113 0138 43F01003 		orr	r3, r3, #16
 2114 013c 9362     		str	r3, [r2, #40]
 2115              	.L147:
1009:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1010:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1011:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2116              		.loc 1 1011 21
 2117 013e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccxt5sSJ.s 			page 55


 2118 0140 5B68     		ldr	r3, [r3, #4]
 2119              		.loc 1 1011 28
 2120 0142 03F00203 		and	r3, r3, #2
 2121              		.loc 1 1011 9
 2122 0146 002B     		cmp	r3, #0
 2123 0148 00F09E80 		beq	.L159
1012:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1013:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 2124              		.loc 1 1013 9
 2125 014c 504B     		ldr	r3, .L162
 2126 014e DB6A     		ldr	r3, [r3, #44]
 2127 0150 4F4A     		ldr	r2, .L162
 2128 0152 43F01003 		orr	r3, r3, #16
 2129 0156 D362     		str	r3, [r2, #44]
1014:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1015:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2130              		.loc 1 1015 7
 2131 0158 96E0     		b	.L159
 2132              	.L137:
1016:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1017:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1018:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1019:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1020:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 2133              		.loc 1 1020 7
 2134 015a 4D4B     		ldr	r3, .L162
 2135 015c 5B6A     		ldr	r3, [r3, #36]
 2136 015e 4C4A     		ldr	r2, .L162
 2137 0160 23F02003 		bic	r3, r3, #32
 2138 0164 5362     		str	r3, [r2, #36]
1021:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 2139              		.loc 1 1021 7
 2140 0166 4A4B     		ldr	r3, .L162
 2141 0168 1B6A     		ldr	r3, [r3, #32]
 2142 016a 494A     		ldr	r2, .L162
 2143 016c 23F02003 		bic	r3, r3, #32
 2144 0170 1362     		str	r3, [r2, #32]
1022:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 2145              		.loc 1 1022 7
 2146 0172 474B     		ldr	r3, .L162
 2147 0174 DB6A     		ldr	r3, [r3, #44]
 2148 0176 464A     		ldr	r2, .L162
 2149 0178 23F02003 		bic	r3, r3, #32
 2150 017c D362     		str	r3, [r2, #44]
1023:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 2151              		.loc 1 1023 7
 2152 017e 444B     		ldr	r3, .L162
 2153 0180 9B6A     		ldr	r3, [r3, #40]
 2154 0182 434A     		ldr	r2, .L162
 2155 0184 23F02003 		bic	r3, r3, #32
 2156 0188 9362     		str	r3, [r2, #40]
1024:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1025:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1026:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2157              		.loc 1 1026 21
 2158 018a 7B68     		ldr	r3, [r7, #4]
 2159 018c 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccxt5sSJ.s 			page 56


 2160              		.loc 1 1026 28
 2161 018e 03F48033 		and	r3, r3, #65536
 2162              		.loc 1 1026 9
 2163 0192 002B     		cmp	r3, #0
 2164 0194 05D0     		beq	.L149
1027:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1028:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 2165              		.loc 1 1028 9
 2166 0196 3E4B     		ldr	r3, .L162
 2167 0198 1B6A     		ldr	r3, [r3, #32]
 2168 019a 3D4A     		ldr	r2, .L162
 2169 019c 43F02003 		orr	r3, r3, #32
 2170 01a0 1362     		str	r3, [r2, #32]
 2171              	.L149:
1029:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1030:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1031:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1032:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2172              		.loc 1 1032 21
 2173 01a2 7B68     		ldr	r3, [r7, #4]
 2174 01a4 5B68     		ldr	r3, [r3, #4]
 2175              		.loc 1 1032 28
 2176 01a6 03F40033 		and	r3, r3, #131072
 2177              		.loc 1 1032 9
 2178 01aa 002B     		cmp	r3, #0
 2179 01ac 05D0     		beq	.L150
1033:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1034:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 2180              		.loc 1 1034 9
 2181 01ae 384B     		ldr	r3, .L162
 2182 01b0 5B6A     		ldr	r3, [r3, #36]
 2183 01b2 374A     		ldr	r2, .L162
 2184 01b4 43F02003 		orr	r3, r3, #32
 2185 01b8 5362     		str	r3, [r2, #36]
 2186              	.L150:
1035:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1036:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1037:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1038:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2187              		.loc 1 1038 21
 2188 01ba 7B68     		ldr	r3, [r7, #4]
 2189 01bc 5B68     		ldr	r3, [r3, #4]
 2190              		.loc 1 1038 28
 2191 01be 03F00103 		and	r3, r3, #1
 2192              		.loc 1 1038 9
 2193 01c2 002B     		cmp	r3, #0
 2194 01c4 05D0     		beq	.L151
1039:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1040:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 2195              		.loc 1 1040 9
 2196 01c6 324B     		ldr	r3, .L162
 2197 01c8 9B6A     		ldr	r3, [r3, #40]
 2198 01ca 314A     		ldr	r2, .L162
 2199 01cc 43F02003 		orr	r3, r3, #32
 2200 01d0 9362     		str	r3, [r2, #40]
 2201              	.L151:
1041:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
ARM GAS  /tmp/ccxt5sSJ.s 			page 57


1042:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1043:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2202              		.loc 1 1043 21
 2203 01d2 7B68     		ldr	r3, [r7, #4]
 2204 01d4 5B68     		ldr	r3, [r3, #4]
 2205              		.loc 1 1043 28
 2206 01d6 03F00203 		and	r3, r3, #2
 2207              		.loc 1 1043 9
 2208 01da 002B     		cmp	r3, #0
 2209 01dc 56D0     		beq	.L160
1044:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1045:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 2210              		.loc 1 1045 9
 2211 01de 2C4B     		ldr	r3, .L162
 2212 01e0 DB6A     		ldr	r3, [r3, #44]
 2213 01e2 2B4A     		ldr	r2, .L162
 2214 01e4 43F02003 		orr	r3, r3, #32
 2215 01e8 D362     		str	r3, [r2, #44]
1046:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1047:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2216              		.loc 1 1047 7
 2217 01ea 4FE0     		b	.L160
 2218              	.L135:
1048:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1049:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1050:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1051:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 2219              		.loc 1 1051 7
 2220 01ec 284B     		ldr	r3, .L162
 2221 01ee 5B6A     		ldr	r3, [r3, #36]
 2222 01f0 274A     		ldr	r2, .L162
 2223 01f2 23F04003 		bic	r3, r3, #64
 2224 01f6 5362     		str	r3, [r2, #36]
1052:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 2225              		.loc 1 1052 7
 2226 01f8 254B     		ldr	r3, .L162
 2227 01fa 1B6A     		ldr	r3, [r3, #32]
 2228 01fc 244A     		ldr	r2, .L162
 2229 01fe 23F04003 		bic	r3, r3, #64
 2230 0202 1362     		str	r3, [r2, #32]
1053:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 2231              		.loc 1 1053 7
 2232 0204 224B     		ldr	r3, .L162
 2233 0206 DB6A     		ldr	r3, [r3, #44]
 2234 0208 214A     		ldr	r2, .L162
 2235 020a 23F04003 		bic	r3, r3, #64
 2236 020e D362     		str	r3, [r2, #44]
1054:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 2237              		.loc 1 1054 7
 2238 0210 1F4B     		ldr	r3, .L162
 2239 0212 9B6A     		ldr	r3, [r3, #40]
 2240 0214 1E4A     		ldr	r2, .L162
 2241 0216 23F04003 		bic	r3, r3, #64
 2242 021a 9362     		str	r3, [r2, #40]
1055:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1056:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1057:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
ARM GAS  /tmp/ccxt5sSJ.s 			page 58


 2243              		.loc 1 1057 21
 2244 021c 7B68     		ldr	r3, [r7, #4]
 2245 021e 5B68     		ldr	r3, [r3, #4]
 2246              		.loc 1 1057 28
 2247 0220 03F48033 		and	r3, r3, #65536
 2248              		.loc 1 1057 9
 2249 0224 002B     		cmp	r3, #0
 2250 0226 05D0     		beq	.L153
1058:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 2251              		.loc 1 1059 9
 2252 0228 194B     		ldr	r3, .L162
 2253 022a 1B6A     		ldr	r3, [r3, #32]
 2254 022c 184A     		ldr	r2, .L162
 2255 022e 43F04003 		orr	r3, r3, #64
 2256 0232 1362     		str	r3, [r2, #32]
 2257              	.L153:
1060:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1061:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1062:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1063:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2258              		.loc 1 1063 21
 2259 0234 7B68     		ldr	r3, [r7, #4]
 2260 0236 5B68     		ldr	r3, [r3, #4]
 2261              		.loc 1 1063 28
 2262 0238 03F40033 		and	r3, r3, #131072
 2263              		.loc 1 1063 9
 2264 023c 002B     		cmp	r3, #0
 2265 023e 05D0     		beq	.L154
1064:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1065:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 2266              		.loc 1 1065 9
 2267 0240 134B     		ldr	r3, .L162
 2268 0242 5B6A     		ldr	r3, [r3, #36]
 2269 0244 124A     		ldr	r2, .L162
 2270 0246 43F04003 		orr	r3, r3, #64
 2271 024a 5362     		str	r3, [r2, #36]
 2272              	.L154:
1066:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1067:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1068:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1069:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2273              		.loc 1 1069 21
 2274 024c 7B68     		ldr	r3, [r7, #4]
 2275 024e 5B68     		ldr	r3, [r3, #4]
 2276              		.loc 1 1069 28
 2277 0250 03F00103 		and	r3, r3, #1
 2278              		.loc 1 1069 9
 2279 0254 002B     		cmp	r3, #0
 2280 0256 05D0     		beq	.L155
1070:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1071:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 2281              		.loc 1 1071 9
 2282 0258 0D4B     		ldr	r3, .L162
 2283 025a 9B6A     		ldr	r3, [r3, #40]
 2284 025c 0C4A     		ldr	r2, .L162
 2285 025e 43F04003 		orr	r3, r3, #64
ARM GAS  /tmp/ccxt5sSJ.s 			page 59


 2286 0262 9362     		str	r3, [r2, #40]
 2287              	.L155:
1072:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1073:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1074:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2288              		.loc 1 1074 21
 2289 0264 7B68     		ldr	r3, [r7, #4]
 2290 0266 5B68     		ldr	r3, [r3, #4]
 2291              		.loc 1 1074 28
 2292 0268 03F00203 		and	r3, r3, #2
 2293              		.loc 1 1074 9
 2294 026c 002B     		cmp	r3, #0
 2295 026e 11D0     		beq	.L161
1075:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1076:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 2296              		.loc 1 1076 9
 2297 0270 074B     		ldr	r3, .L162
 2298 0272 DB6A     		ldr	r3, [r3, #44]
 2299 0274 064A     		ldr	r2, .L162
 2300 0276 43F04003 		orr	r3, r3, #64
 2301 027a D362     		str	r3, [r2, #44]
1077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1078:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2302              		.loc 1 1078 7
 2303 027c 0AE0     		b	.L161
 2304              	.L136:
1079:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1080:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1081:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 2305              		.loc 1 1081 14
 2306 027e 0123     		movs	r3, #1
 2307 0280 FB73     		strb	r3, [r7, #15]
1082:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2308              		.loc 1 1082 7
 2309 0282 08E0     		b	.L144
 2310              	.L158:
 982:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 2311              		.loc 1 982 7
 2312 0284 00BF     		nop
 2313 0286 06E0     		b	.L144
 2314              	.L159:
1015:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 2315              		.loc 1 1015 7
 2316 0288 00BF     		nop
 2317 028a 04E0     		b	.L144
 2318              	.L160:
1047:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2319              		.loc 1 1047 7
 2320 028c 00BF     		nop
 2321 028e 02E0     		b	.L144
 2322              	.L163:
 2323              		.align	2
 2324              	.L162:
 2325 0290 00040140 		.word	1073808384
 2326              	.L161:
1078:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2327              		.loc 1 1078 7
ARM GAS  /tmp/ccxt5sSJ.s 			page 60


 2328 0294 00BF     		nop
 2329              	.L144:
1083:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1084:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1085:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 2330              		.loc 1 1085 10
 2331 0296 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1086:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2332              		.loc 1 1086 1
 2333 0298 1846     		mov	r0, r3
 2334 029a 1437     		adds	r7, r7, #20
 2335              	.LCFI119:
 2336              		.cfi_def_cfa_offset 4
 2337 029c BD46     		mov	sp, r7
 2338              	.LCFI120:
 2339              		.cfi_def_cfa_register 13
 2340              		@ sp needed
 2341 029e 5DF8047B 		ldr	r7, [sp], #4
 2342              	.LCFI121:
 2343              		.cfi_restore 7
 2344              		.cfi_def_cfa_offset 0
 2345 02a2 7047     		bx	lr
 2346              		.cfi_endproc
 2347              	.LFE339:
 2349              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2350              		.align	1
 2351              		.global	HAL_PWREx_EnableLowPowerRunMode
 2352              		.syntax unified
 2353              		.thumb
 2354              		.thumb_func
 2355              		.fpu fpv4-sp-d16
 2357              	HAL_PWREx_EnableLowPowerRunMode:
 2358              	.LFB340:
1087:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1088:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1089:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1090:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1091:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1092:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1093:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1094:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1095:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1096:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1097:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1098:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1099:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2359              		.loc 1 1101 1
 2360              		.cfi_startproc
 2361              		@ args = 0, pretend = 0, frame = 0
 2362              		@ frame_needed = 1, uses_anonymous_args = 0
 2363              		@ link register save eliminated.
 2364 0000 80B4     		push	{r7}
 2365              	.LCFI122:
 2366              		.cfi_def_cfa_offset 4
 2367              		.cfi_offset 7, -4
ARM GAS  /tmp/ccxt5sSJ.s 			page 61


 2368 0002 00AF     		add	r7, sp, #0
 2369              	.LCFI123:
 2370              		.cfi_def_cfa_register 7
1102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2371              		.loc 1 1103 3
 2372 0004 054B     		ldr	r3, .L165
 2373 0006 1B68     		ldr	r3, [r3]
 2374 0008 044A     		ldr	r2, .L165
 2375 000a 43F48043 		orr	r3, r3, #16384
 2376 000e 1360     		str	r3, [r2]
1104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2377              		.loc 1 1104 1
 2378 0010 00BF     		nop
 2379 0012 BD46     		mov	sp, r7
 2380              	.LCFI124:
 2381              		.cfi_def_cfa_register 13
 2382              		@ sp needed
 2383 0014 5DF8047B 		ldr	r7, [sp], #4
 2384              	.LCFI125:
 2385              		.cfi_restore 7
 2386              		.cfi_def_cfa_offset 0
 2387 0018 7047     		bx	lr
 2388              	.L166:
 2389 001a 00BF     		.align	2
 2390              	.L165:
 2391 001c 00700040 		.word	1073770496
 2392              		.cfi_endproc
 2393              	.LFE340:
 2395              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
 2396              		.align	1
 2397              		.global	HAL_PWREx_DisableLowPowerRunMode
 2398              		.syntax unified
 2399              		.thumb
 2400              		.thumb_func
 2401              		.fpu fpv4-sp-d16
 2403              	HAL_PWREx_DisableLowPowerRunMode:
 2404              	.LFB341:
1105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2405              		.loc 1 1116 1
 2406              		.cfi_startproc
 2407              		@ args = 0, pretend = 0, frame = 8
 2408              		@ frame_needed = 1, uses_anonymous_args = 0
 2409              		@ link register save eliminated.
 2410 0000 80B4     		push	{r7}
 2411              	.LCFI126:
ARM GAS  /tmp/ccxt5sSJ.s 			page 62


 2412              		.cfi_def_cfa_offset 4
 2413              		.cfi_offset 7, -4
 2414 0002 83B0     		sub	sp, sp, #12
 2415              	.LCFI127:
 2416              		.cfi_def_cfa_offset 16
 2417 0004 00AF     		add	r7, sp, #0
 2418              	.LCFI128:
 2419              		.cfi_def_cfa_register 7
1117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
1118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2420              		.loc 1 1120 3
 2421 0006 174B     		ldr	r3, .L173
 2422 0008 1B68     		ldr	r3, [r3]
 2423 000a 164A     		ldr	r2, .L173
 2424 000c 23F48043 		bic	r3, r3, #16384
 2425 0010 1360     		str	r3, [r2]
1121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2426              		.loc 1 1123 49
 2427 0012 154B     		ldr	r3, .L173+4
 2428 0014 1B68     		ldr	r3, [r3]
 2429 0016 3222     		movs	r2, #50
 2430 0018 02FB03F3 		mul	r3, r2, r3
 2431              		.loc 1 1123 68
 2432 001c 134A     		ldr	r2, .L173+8
 2433 001e A2FB0323 		umull	r2, r3, r2, r3
 2434 0022 9B0C     		lsrs	r3, r3, #18
 2435              		.loc 1 1123 19
 2436 0024 0133     		adds	r3, r3, #1
 2437 0026 7B60     		str	r3, [r7, #4]
1124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2438              		.loc 1 1124 9
 2439 0028 02E0     		b	.L168
 2440              	.L170:
1125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2441              		.loc 1 1126 20
 2442 002a 7B68     		ldr	r3, [r7, #4]
 2443 002c 013B     		subs	r3, r3, #1
 2444 002e 7B60     		str	r3, [r7, #4]
 2445              	.L168:
1124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2446              		.loc 1 1124 11
 2447 0030 0C4B     		ldr	r3, .L173
 2448 0032 5B69     		ldr	r3, [r3, #20]
 2449 0034 03F40073 		and	r3, r3, #512
1124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2450              		.loc 1 1124 9
 2451 0038 B3F5007F 		cmp	r3, #512
 2452 003c 02D1     		bne	.L169
1124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2453              		.loc 1 1124 53 discriminator 1
 2454 003e 7B68     		ldr	r3, [r7, #4]
 2455 0040 002B     		cmp	r3, #0
ARM GAS  /tmp/ccxt5sSJ.s 			page 63


 2456 0042 F2D1     		bne	.L170
 2457              	.L169:
1127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2458              		.loc 1 1128 7
 2459 0044 074B     		ldr	r3, .L173
 2460 0046 5B69     		ldr	r3, [r3, #20]
 2461 0048 03F40073 		and	r3, r3, #512
 2462              		.loc 1 1128 6
 2463 004c B3F5007F 		cmp	r3, #512
 2464 0050 01D1     		bne	.L171
1129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
 2465              		.loc 1 1130 12
 2466 0052 0323     		movs	r3, #3
 2467 0054 00E0     		b	.L172
 2468              	.L171:
1131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2469              		.loc 1 1133 10
 2470 0056 0023     		movs	r3, #0
 2471              	.L172:
1134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2472              		.loc 1 1134 1
 2473 0058 1846     		mov	r0, r3
 2474 005a 0C37     		adds	r7, r7, #12
 2475              	.LCFI129:
 2476              		.cfi_def_cfa_offset 4
 2477 005c BD46     		mov	sp, r7
 2478              	.LCFI130:
 2479              		.cfi_def_cfa_register 13
 2480              		@ sp needed
 2481 005e 5DF8047B 		ldr	r7, [sp], #4
 2482              	.LCFI131:
 2483              		.cfi_restore 7
 2484              		.cfi_def_cfa_offset 0
 2485 0062 7047     		bx	lr
 2486              	.L174:
 2487              		.align	2
 2488              	.L173:
 2489 0064 00700040 		.word	1073770496
 2490 0068 00000000 		.word	SystemCoreClock
 2491 006c 83DE1B43 		.word	1125899907
 2492              		.cfi_endproc
 2493              	.LFE341:
 2495              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2496              		.align	1
 2497              		.global	HAL_PWREx_EnterSTOP0Mode
 2498              		.syntax unified
 2499              		.thumb
 2500              		.thumb_func
 2501              		.fpu fpv4-sp-d16
 2503              	HAL_PWREx_EnterSTOP0Mode:
 2504              	.LFB342:
1135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccxt5sSJ.s 			page 64


1137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2505              		.loc 1 1160 1
 2506              		.cfi_startproc
 2507              		@ args = 0, pretend = 0, frame = 8
 2508              		@ frame_needed = 1, uses_anonymous_args = 0
 2509              		@ link register save eliminated.
 2510 0000 80B4     		push	{r7}
 2511              	.LCFI132:
 2512              		.cfi_def_cfa_offset 4
 2513              		.cfi_offset 7, -4
 2514 0002 83B0     		sub	sp, sp, #12
 2515              	.LCFI133:
 2516              		.cfi_def_cfa_offset 16
 2517 0004 00AF     		add	r7, sp, #0
 2518              	.LCFI134:
 2519              		.cfi_def_cfa_register 7
 2520 0006 0346     		mov	r3, r0
 2521 0008 FB71     		strb	r3, [r7, #7]
1161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2522              		.loc 1 1165 3
 2523 000a 104B     		ldr	r3, .L178
 2524 000c 1B68     		ldr	r3, [r3]
 2525 000e 0F4A     		ldr	r2, .L178
 2526 0010 23F00703 		bic	r3, r3, #7
 2527 0014 1360     		str	r3, [r2]
1166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2528              		.loc 1 1168 3
 2529 0016 0E4B     		ldr	r3, .L178+4
ARM GAS  /tmp/ccxt5sSJ.s 			page 65


 2530 0018 1B69     		ldr	r3, [r3, #16]
 2531 001a 0D4A     		ldr	r2, .L178+4
 2532 001c 43F00403 		orr	r3, r3, #4
 2533 0020 1361     		str	r3, [r2, #16]
1169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2534              		.loc 1 1171 5
 2535 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2536 0024 012B     		cmp	r3, #1
 2537 0026 01D1     		bne	.L176
1172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2538              		.loc 1 1174 5
 2539              		.syntax unified
 2540              	@ 1174 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2541 0028 30BF     		wfi
 2542              	@ 0 "" 2
 2543              		.thumb
 2544              		.syntax unified
 2545 002a 02E0     		b	.L177
 2546              	.L176:
1175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2547              		.loc 1 1179 5
 2548              		.syntax unified
 2549              	@ 1179 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2550 002c 40BF     		sev
 2551              	@ 0 "" 2
1180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2552              		.loc 1 1180 5
 2553              	@ 1180 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2554 002e 20BF     		wfe
 2555              	@ 0 "" 2
1181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2556              		.loc 1 1181 5
 2557              	@ 1181 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2558 0030 20BF     		wfe
 2559              	@ 0 "" 2
 2560              		.thumb
 2561              		.syntax unified
 2562              	.L177:
1182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2563              		.loc 1 1185 3
 2564 0032 074B     		ldr	r3, .L178+4
 2565 0034 1B69     		ldr	r3, [r3, #16]
 2566 0036 064A     		ldr	r2, .L178+4
 2567 0038 23F00403 		bic	r3, r3, #4
 2568 003c 1361     		str	r3, [r2, #16]
1186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccxt5sSJ.s 			page 66


 2569              		.loc 1 1186 1
 2570 003e 00BF     		nop
 2571 0040 0C37     		adds	r7, r7, #12
 2572              	.LCFI135:
 2573              		.cfi_def_cfa_offset 4
 2574 0042 BD46     		mov	sp, r7
 2575              	.LCFI136:
 2576              		.cfi_def_cfa_register 13
 2577              		@ sp needed
 2578 0044 5DF8047B 		ldr	r7, [sp], #4
 2579              	.LCFI137:
 2580              		.cfi_restore 7
 2581              		.cfi_def_cfa_offset 0
 2582 0048 7047     		bx	lr
 2583              	.L179:
 2584 004a 00BF     		.align	2
 2585              	.L178:
 2586 004c 00700040 		.word	1073770496
 2587 0050 00ED00E0 		.word	-536810240
 2588              		.cfi_endproc
 2589              	.LFE342:
 2591              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2592              		.align	1
 2593              		.global	HAL_PWREx_EnterSTOP1Mode
 2594              		.syntax unified
 2595              		.thumb
 2596              		.thumb_func
 2597              		.fpu fpv4-sp-d16
 2599              	HAL_PWREx_EnterSTOP1Mode:
 2600              	.LFB343:
1187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2601              		.loc 1 1211 1
 2602              		.cfi_startproc
ARM GAS  /tmp/ccxt5sSJ.s 			page 67


 2603              		@ args = 0, pretend = 0, frame = 8
 2604              		@ frame_needed = 1, uses_anonymous_args = 0
 2605              		@ link register save eliminated.
 2606 0000 80B4     		push	{r7}
 2607              	.LCFI138:
 2608              		.cfi_def_cfa_offset 4
 2609              		.cfi_offset 7, -4
 2610 0002 83B0     		sub	sp, sp, #12
 2611              	.LCFI139:
 2612              		.cfi_def_cfa_offset 16
 2613 0004 00AF     		add	r7, sp, #0
 2614              	.LCFI140:
 2615              		.cfi_def_cfa_register 7
 2616 0006 0346     		mov	r3, r0
 2617 0008 FB71     		strb	r3, [r7, #7]
1212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2618              		.loc 1 1216 3
 2619 000a 114B     		ldr	r3, .L183
 2620 000c 1B68     		ldr	r3, [r3]
 2621 000e 23F00703 		bic	r3, r3, #7
 2622 0012 0F4A     		ldr	r2, .L183
 2623 0014 43F00103 		orr	r3, r3, #1
 2624 0018 1360     		str	r3, [r2]
1217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2625              		.loc 1 1219 3
 2626 001a 0E4B     		ldr	r3, .L183+4
 2627 001c 1B69     		ldr	r3, [r3, #16]
 2628 001e 0D4A     		ldr	r2, .L183+4
 2629 0020 43F00403 		orr	r3, r3, #4
 2630 0024 1361     		str	r3, [r2, #16]
1220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2631              		.loc 1 1222 5
 2632 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2633 0028 012B     		cmp	r3, #1
 2634 002a 01D1     		bne	.L181
1223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2635              		.loc 1 1225 5
 2636              		.syntax unified
 2637              	@ 1225 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2638 002c 30BF     		wfi
 2639              	@ 0 "" 2
 2640              		.thumb
 2641              		.syntax unified
 2642 002e 02E0     		b	.L182
 2643              	.L181:
1226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
ARM GAS  /tmp/ccxt5sSJ.s 			page 68


1228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2644              		.loc 1 1230 5
 2645              		.syntax unified
 2646              	@ 1230 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2647 0030 40BF     		sev
 2648              	@ 0 "" 2
1231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2649              		.loc 1 1231 5
 2650              	@ 1231 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2651 0032 20BF     		wfe
 2652              	@ 0 "" 2
1232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2653              		.loc 1 1232 5
 2654              	@ 1232 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2655 0034 20BF     		wfe
 2656              	@ 0 "" 2
 2657              		.thumb
 2658              		.syntax unified
 2659              	.L182:
1233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2660              		.loc 1 1236 3
 2661 0036 074B     		ldr	r3, .L183+4
 2662 0038 1B69     		ldr	r3, [r3, #16]
 2663 003a 064A     		ldr	r2, .L183+4
 2664 003c 23F00403 		bic	r3, r3, #4
 2665 0040 1361     		str	r3, [r2, #16]
1237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2666              		.loc 1 1237 1
 2667 0042 00BF     		nop
 2668 0044 0C37     		adds	r7, r7, #12
 2669              	.LCFI141:
 2670              		.cfi_def_cfa_offset 4
 2671 0046 BD46     		mov	sp, r7
 2672              	.LCFI142:
 2673              		.cfi_def_cfa_register 13
 2674              		@ sp needed
 2675 0048 5DF8047B 		ldr	r7, [sp], #4
 2676              	.LCFI143:
 2677              		.cfi_restore 7
 2678              		.cfi_def_cfa_offset 0
 2679 004c 7047     		bx	lr
 2680              	.L184:
 2681 004e 00BF     		.align	2
 2682              	.L183:
 2683 0050 00700040 		.word	1073770496
 2684 0054 00ED00E0 		.word	-536810240
 2685              		.cfi_endproc
 2686              	.LFE343:
 2688              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2689              		.align	1
 2690              		.global	HAL_PWREx_EnterSTOP2Mode
 2691              		.syntax unified
ARM GAS  /tmp/ccxt5sSJ.s 			page 69


 2692              		.thumb
 2693              		.thumb_func
 2694              		.fpu fpv4-sp-d16
 2696              	HAL_PWREx_EnterSTOP2Mode:
 2697              	.LFB344:
1238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2698              		.loc 1 1263 1
 2699              		.cfi_startproc
 2700              		@ args = 0, pretend = 0, frame = 8
 2701              		@ frame_needed = 1, uses_anonymous_args = 0
 2702              		@ link register save eliminated.
 2703 0000 80B4     		push	{r7}
 2704              	.LCFI144:
 2705              		.cfi_def_cfa_offset 4
 2706              		.cfi_offset 7, -4
 2707 0002 83B0     		sub	sp, sp, #12
 2708              	.LCFI145:
 2709              		.cfi_def_cfa_offset 16
 2710 0004 00AF     		add	r7, sp, #0
 2711              	.LCFI146:
 2712              		.cfi_def_cfa_register 7
 2713 0006 0346     		mov	r3, r0
 2714 0008 FB71     		strb	r3, [r7, #7]
1264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2715              		.loc 1 1268 3
 2716 000a 114B     		ldr	r3, .L188
 2717 000c 1B68     		ldr	r3, [r3]
 2718 000e 23F00703 		bic	r3, r3, #7
ARM GAS  /tmp/ccxt5sSJ.s 			page 70


 2719 0012 0F4A     		ldr	r2, .L188
 2720 0014 43F00203 		orr	r3, r3, #2
 2721 0018 1360     		str	r3, [r2]
1269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2722              		.loc 1 1271 3
 2723 001a 0E4B     		ldr	r3, .L188+4
 2724 001c 1B69     		ldr	r3, [r3, #16]
 2725 001e 0D4A     		ldr	r2, .L188+4
 2726 0020 43F00403 		orr	r3, r3, #4
 2727 0024 1361     		str	r3, [r2, #16]
1272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2728              		.loc 1 1274 5
 2729 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2730 0028 012B     		cmp	r3, #1
 2731 002a 01D1     		bne	.L186
1275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2732              		.loc 1 1277 5
 2733              		.syntax unified
 2734              	@ 1277 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2735 002c 30BF     		wfi
 2736              	@ 0 "" 2
 2737              		.thumb
 2738              		.syntax unified
 2739 002e 02E0     		b	.L187
 2740              	.L186:
1278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2741              		.loc 1 1282 5
 2742              		.syntax unified
 2743              	@ 1282 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2744 0030 40BF     		sev
 2745              	@ 0 "" 2
1283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2746              		.loc 1 1283 5
 2747              	@ 1283 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2748 0032 20BF     		wfe
 2749              	@ 0 "" 2
1284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2750              		.loc 1 1284 5
 2751              	@ 1284 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2752 0034 20BF     		wfe
 2753              	@ 0 "" 2
 2754              		.thumb
 2755              		.syntax unified
 2756              	.L187:
1285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
ARM GAS  /tmp/ccxt5sSJ.s 			page 71


1288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2757              		.loc 1 1288 3
 2758 0036 074B     		ldr	r3, .L188+4
 2759 0038 1B69     		ldr	r3, [r3, #16]
 2760 003a 064A     		ldr	r2, .L188+4
 2761 003c 23F00403 		bic	r3, r3, #4
 2762 0040 1361     		str	r3, [r2, #16]
1289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2763              		.loc 1 1289 1
 2764 0042 00BF     		nop
 2765 0044 0C37     		adds	r7, r7, #12
 2766              	.LCFI147:
 2767              		.cfi_def_cfa_offset 4
 2768 0046 BD46     		mov	sp, r7
 2769              	.LCFI148:
 2770              		.cfi_def_cfa_register 13
 2771              		@ sp needed
 2772 0048 5DF8047B 		ldr	r7, [sp], #4
 2773              	.LCFI149:
 2774              		.cfi_restore 7
 2775              		.cfi_def_cfa_offset 0
 2776 004c 7047     		bx	lr
 2777              	.L189:
 2778 004e 00BF     		.align	2
 2779              	.L188:
 2780 0050 00700040 		.word	1073770496
 2781 0054 00ED00E0 		.word	-536810240
 2782              		.cfi_endproc
 2783              	.LFE344:
 2785              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2786              		.align	1
 2787              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2788              		.syntax unified
 2789              		.thumb
 2790              		.thumb_func
 2791              		.fpu fpv4-sp-d16
 2793              	HAL_PWREx_EnterSHUTDOWNMode:
 2794              	.LFB345:
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2795              		.loc 1 1305 1
 2796              		.cfi_startproc
 2797              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccxt5sSJ.s 			page 72


 2798              		@ frame_needed = 1, uses_anonymous_args = 0
 2799              		@ link register save eliminated.
 2800 0000 80B4     		push	{r7}
 2801              	.LCFI150:
 2802              		.cfi_def_cfa_offset 4
 2803              		.cfi_offset 7, -4
 2804 0002 00AF     		add	r7, sp, #0
 2805              	.LCFI151:
 2806              		.cfi_def_cfa_register 7
1306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2807              		.loc 1 1308 3
 2808 0004 094B     		ldr	r3, .L191
 2809 0006 1B68     		ldr	r3, [r3]
 2810 0008 23F00703 		bic	r3, r3, #7
 2811 000c 074A     		ldr	r2, .L191
 2812 000e 43F00403 		orr	r3, r3, #4
 2813 0012 1360     		str	r3, [r2]
1309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2814              		.loc 1 1311 3
 2815 0014 064B     		ldr	r3, .L191+4
 2816 0016 1B69     		ldr	r3, [r3, #16]
 2817 0018 054A     		ldr	r2, .L191+4
 2818 001a 43F00403 		orr	r3, r3, #4
 2819 001e 1361     		str	r3, [r2, #16]
1312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2820              		.loc 1 1318 3
 2821              		.syntax unified
 2822              	@ 1318 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2823 0020 30BF     		wfi
 2824              	@ 0 "" 2
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2825              		.loc 1 1319 1
 2826              		.thumb
 2827              		.syntax unified
 2828 0022 00BF     		nop
 2829 0024 BD46     		mov	sp, r7
 2830              	.LCFI152:
 2831              		.cfi_def_cfa_register 13
 2832              		@ sp needed
 2833 0026 5DF8047B 		ldr	r7, [sp], #4
 2834              	.LCFI153:
 2835              		.cfi_restore 7
 2836              		.cfi_def_cfa_offset 0
 2837 002a 7047     		bx	lr
 2838              	.L192:
 2839              		.align	2
 2840              	.L191:
ARM GAS  /tmp/ccxt5sSJ.s 			page 73


 2841 002c 00700040 		.word	1073770496
 2842 0030 00ED00E0 		.word	-536810240
 2843              		.cfi_endproc
 2844              	.LFE345:
 2846              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2847              		.align	1
 2848              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2849              		.syntax unified
 2850              		.thumb
 2851              		.thumb_func
 2852              		.fpu fpv4-sp-d16
 2854              	HAL_PWREx_PVD_PVM_IRQHandler:
 2855              	.LFB346:
1320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2856              		.loc 1 1330 1
 2857              		.cfi_startproc
 2858              		@ args = 0, pretend = 0, frame = 0
 2859              		@ frame_needed = 1, uses_anonymous_args = 0
 2860 0000 80B5     		push	{r7, lr}
 2861              	.LCFI154:
 2862              		.cfi_def_cfa_offset 8
 2863              		.cfi_offset 7, -8
 2864              		.cfi_offset 14, -4
 2865 0002 00AF     		add	r7, sp, #0
 2866              	.LCFI155:
 2867              		.cfi_def_cfa_register 7
1331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 2868              		.loc 1 1332 6
 2869 0004 1C4B     		ldr	r3, .L200
 2870 0006 5B69     		ldr	r3, [r3, #20]
 2871 0008 03F48033 		and	r3, r3, #65536
 2872              		.loc 1 1332 5
 2873 000c 002B     		cmp	r3, #0
 2874 000e 05D0     		beq	.L194
1333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
 2875              		.loc 1 1335 5
 2876 0010 FFF7FEFF 		bl	HAL_PWR_PVDCallback
1336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 2877              		.loc 1 1338 5
 2878 0014 184B     		ldr	r3, .L200
 2879 0016 4FF48032 		mov	r2, #65536
 2880 001a 5A61     		str	r2, [r3, #20]
ARM GAS  /tmp/ccxt5sSJ.s 			page 74


 2881              	.L194:
1339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 2882              		.loc 1 1342 6
 2883 001c 164B     		ldr	r3, .L200
 2884 001e 5B6B     		ldr	r3, [r3, #52]
 2885 0020 03F00803 		and	r3, r3, #8
 2886              		.loc 1 1342 5
 2887 0024 002B     		cmp	r3, #0
 2888 0026 04D0     		beq	.L195
1343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
 2889              		.loc 1 1345 5
 2890 0028 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
1346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 2891              		.loc 1 1348 5
 2892 002c 124B     		ldr	r3, .L200
 2893 002e 0822     		movs	r2, #8
 2894 0030 5A63     		str	r2, [r3, #52]
 2895              	.L195:
1349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 2896              		.loc 1 1352 6
 2897 0032 114B     		ldr	r3, .L200
 2898 0034 5B6B     		ldr	r3, [r3, #52]
 2899 0036 03F01003 		and	r3, r3, #16
 2900              		.loc 1 1352 5
 2901 003a 002B     		cmp	r3, #0
 2902 003c 04D0     		beq	.L196
1353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
 2903              		.loc 1 1355 5
 2904 003e FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
1356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
1358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 2905              		.loc 1 1358 5
 2906 0042 0D4B     		ldr	r3, .L200
 2907 0044 1022     		movs	r2, #16
 2908 0046 5A63     		str	r2, [r3, #52]
 2909              	.L196:
1359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 2910              		.loc 1 1361 6
 2911 0048 0B4B     		ldr	r3, .L200
 2912 004a 5B6B     		ldr	r3, [r3, #52]
 2913 004c 03F02003 		and	r3, r3, #32
 2914              		.loc 1 1361 5
ARM GAS  /tmp/ccxt5sSJ.s 			page 75


 2915 0050 002B     		cmp	r3, #0
 2916 0052 04D0     		beq	.L197
1362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
 2917              		.loc 1 1364 5
 2918 0054 FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
1365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 2919              		.loc 1 1367 5
 2920 0058 074B     		ldr	r3, .L200
 2921 005a 2022     		movs	r2, #32
 2922 005c 5A63     		str	r2, [r3, #52]
 2923              	.L197:
1368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 2924              		.loc 1 1369 6
 2925 005e 064B     		ldr	r3, .L200
 2926 0060 5B6B     		ldr	r3, [r3, #52]
 2927 0062 03F04003 		and	r3, r3, #64
 2928              		.loc 1 1369 5
 2929 0066 002B     		cmp	r3, #0
 2930 0068 04D0     		beq	.L199
1370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
 2931              		.loc 1 1372 5
 2932 006a FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
1373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 2933              		.loc 1 1375 5
 2934 006e 024B     		ldr	r3, .L200
 2935 0070 4022     		movs	r2, #64
 2936 0072 5A63     		str	r2, [r3, #52]
 2937              	.L199:
1376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2938              		.loc 1 1377 1
 2939 0074 00BF     		nop
 2940 0076 80BD     		pop	{r7, pc}
 2941              	.L201:
 2942              		.align	2
 2943              	.L200:
 2944 0078 00040140 		.word	1073808384
 2945              		.cfi_endproc
 2946              	.LFE346:
 2948              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 2949              		.align	1
 2950              		.weak	HAL_PWREx_PVM1Callback
 2951              		.syntax unified
 2952              		.thumb
 2953              		.thumb_func
 2954              		.fpu fpv4-sp-d16
 2956              	HAL_PWREx_PVM1Callback:
 2957              	.LFB347:
ARM GAS  /tmp/ccxt5sSJ.s 			page 76


1378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2958              		.loc 1 1386 1
 2959              		.cfi_startproc
 2960              		@ args = 0, pretend = 0, frame = 0
 2961              		@ frame_needed = 1, uses_anonymous_args = 0
 2962              		@ link register save eliminated.
 2963 0000 80B4     		push	{r7}
 2964              	.LCFI156:
 2965              		.cfi_def_cfa_offset 4
 2966              		.cfi_offset 7, -4
 2967 0002 00AF     		add	r7, sp, #0
 2968              	.LCFI157:
 2969              		.cfi_def_cfa_register 7
1387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2970              		.loc 1 1390 1
 2971 0004 00BF     		nop
 2972 0006 BD46     		mov	sp, r7
 2973              	.LCFI158:
 2974              		.cfi_def_cfa_register 13
 2975              		@ sp needed
 2976 0008 5DF8047B 		ldr	r7, [sp], #4
 2977              	.LCFI159:
 2978              		.cfi_restore 7
 2979              		.cfi_def_cfa_offset 0
 2980 000c 7047     		bx	lr
 2981              		.cfi_endproc
 2982              	.LFE347:
 2984              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 2985              		.align	1
 2986              		.weak	HAL_PWREx_PVM2Callback
 2987              		.syntax unified
 2988              		.thumb
 2989              		.thumb_func
 2990              		.fpu fpv4-sp-d16
 2992              	HAL_PWREx_PVM2Callback:
 2993              	.LFB348:
1391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2994              		.loc 1 1399 1
ARM GAS  /tmp/ccxt5sSJ.s 			page 77


 2995              		.cfi_startproc
 2996              		@ args = 0, pretend = 0, frame = 0
 2997              		@ frame_needed = 1, uses_anonymous_args = 0
 2998              		@ link register save eliminated.
 2999 0000 80B4     		push	{r7}
 3000              	.LCFI160:
 3001              		.cfi_def_cfa_offset 4
 3002              		.cfi_offset 7, -4
 3003 0002 00AF     		add	r7, sp, #0
 3004              	.LCFI161:
 3005              		.cfi_def_cfa_register 7
1400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3006              		.loc 1 1403 1
 3007 0004 00BF     		nop
 3008 0006 BD46     		mov	sp, r7
 3009              	.LCFI162:
 3010              		.cfi_def_cfa_register 13
 3011              		@ sp needed
 3012 0008 5DF8047B 		ldr	r7, [sp], #4
 3013              	.LCFI163:
 3014              		.cfi_restore 7
 3015              		.cfi_def_cfa_offset 0
 3016 000c 7047     		bx	lr
 3017              		.cfi_endproc
 3018              	.LFE348:
 3020              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 3021              		.align	1
 3022              		.weak	HAL_PWREx_PVM3Callback
 3023              		.syntax unified
 3024              		.thumb
 3025              		.thumb_func
 3026              		.fpu fpv4-sp-d16
 3028              	HAL_PWREx_PVM3Callback:
 3029              	.LFB349:
1404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3030              		.loc 1 1411 1
 3031              		.cfi_startproc
 3032              		@ args = 0, pretend = 0, frame = 0
 3033              		@ frame_needed = 1, uses_anonymous_args = 0
 3034              		@ link register save eliminated.
 3035 0000 80B4     		push	{r7}
 3036              	.LCFI164:
 3037              		.cfi_def_cfa_offset 4
 3038              		.cfi_offset 7, -4
 3039 0002 00AF     		add	r7, sp, #0
 3040              	.LCFI165:
 3041              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccxt5sSJ.s 			page 78


1412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3042              		.loc 1 1415 1
 3043 0004 00BF     		nop
 3044 0006 BD46     		mov	sp, r7
 3045              	.LCFI166:
 3046              		.cfi_def_cfa_register 13
 3047              		@ sp needed
 3048 0008 5DF8047B 		ldr	r7, [sp], #4
 3049              	.LCFI167:
 3050              		.cfi_restore 7
 3051              		.cfi_def_cfa_offset 0
 3052 000c 7047     		bx	lr
 3053              		.cfi_endproc
 3054              	.LFE349:
 3056              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 3057              		.align	1
 3058              		.weak	HAL_PWREx_PVM4Callback
 3059              		.syntax unified
 3060              		.thumb
 3061              		.thumb_func
 3062              		.fpu fpv4-sp-d16
 3064              	HAL_PWREx_PVM4Callback:
 3065              	.LFB350:
1416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3066              		.loc 1 1422 1
 3067              		.cfi_startproc
 3068              		@ args = 0, pretend = 0, frame = 0
 3069              		@ frame_needed = 1, uses_anonymous_args = 0
 3070              		@ link register save eliminated.
 3071 0000 80B4     		push	{r7}
 3072              	.LCFI168:
 3073              		.cfi_def_cfa_offset 4
 3074              		.cfi_offset 7, -4
 3075 0002 00AF     		add	r7, sp, #0
 3076              	.LCFI169:
 3077              		.cfi_def_cfa_register 7
1423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
1425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3078              		.loc 1 1426 1
 3079 0004 00BF     		nop
 3080 0006 BD46     		mov	sp, r7
 3081              	.LCFI170:
 3082              		.cfi_def_cfa_register 13
 3083              		@ sp needed
 3084 0008 5DF8047B 		ldr	r7, [sp], #4
 3085              	.LCFI171:
ARM GAS  /tmp/ccxt5sSJ.s 			page 79


 3086              		.cfi_restore 7
 3087              		.cfi_def_cfa_offset 0
 3088 000c 7047     		bx	lr
 3089              		.cfi_endproc
 3090              	.LFE350:
 3092              		.text
 3093              	.Letext0:
 3094              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 3095              		.file 3 "../Drivers/CMSIS/Include/core_cm4.h"
 3096              		.file 4 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 3097              		.file 5 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3098              		.file 6 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 3099              		.file 7 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
ARM GAS  /tmp/ccxt5sSJ.s 			page 80


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_pwr_ex.c
     /tmp/ccxt5sSJ.s:18     .text.HAL_PWREx_GetVoltageRange:0000000000000000 $t
     /tmp/ccxt5sSJ.s:26     .text.HAL_PWREx_GetVoltageRange:0000000000000000 HAL_PWREx_GetVoltageRange
     /tmp/ccxt5sSJ.s:60     .text.HAL_PWREx_GetVoltageRange:0000000000000018 $d
     /tmp/ccxt5sSJ.s:65     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 $t
     /tmp/ccxt5sSJ.s:72     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 HAL_PWREx_ControlVoltageScaling
     /tmp/ccxt5sSJ.s:186    .text.HAL_PWREx_ControlVoltageScaling:00000000000000a0 $d
     /tmp/ccxt5sSJ.s:193    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 $t
     /tmp/ccxt5sSJ.s:200    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 HAL_PWREx_EnableBatteryCharging
     /tmp/ccxt5sSJ.s:249    .text.HAL_PWREx_EnableBatteryCharging:0000000000000030 $d
     /tmp/ccxt5sSJ.s:254    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 $t
     /tmp/ccxt5sSJ.s:261    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 HAL_PWREx_DisableBatteryCharging
     /tmp/ccxt5sSJ.s:295    .text.HAL_PWREx_DisableBatteryCharging:000000000000001c $d
     /tmp/ccxt5sSJ.s:300    .text.HAL_PWREx_EnableVddUSB:0000000000000000 $t
     /tmp/ccxt5sSJ.s:307    .text.HAL_PWREx_EnableVddUSB:0000000000000000 HAL_PWREx_EnableVddUSB
     /tmp/ccxt5sSJ.s:341    .text.HAL_PWREx_EnableVddUSB:000000000000001c $d
     /tmp/ccxt5sSJ.s:346    .text.HAL_PWREx_DisableVddUSB:0000000000000000 $t
     /tmp/ccxt5sSJ.s:353    .text.HAL_PWREx_DisableVddUSB:0000000000000000 HAL_PWREx_DisableVddUSB
     /tmp/ccxt5sSJ.s:387    .text.HAL_PWREx_DisableVddUSB:000000000000001c $d
     /tmp/ccxt5sSJ.s:392    .text.HAL_PWREx_EnableVddIO2:0000000000000000 $t
     /tmp/ccxt5sSJ.s:399    .text.HAL_PWREx_EnableVddIO2:0000000000000000 HAL_PWREx_EnableVddIO2
     /tmp/ccxt5sSJ.s:433    .text.HAL_PWREx_EnableVddIO2:000000000000001c $d
     /tmp/ccxt5sSJ.s:438    .text.HAL_PWREx_DisableVddIO2:0000000000000000 $t
     /tmp/ccxt5sSJ.s:445    .text.HAL_PWREx_DisableVddIO2:0000000000000000 HAL_PWREx_DisableVddIO2
     /tmp/ccxt5sSJ.s:479    .text.HAL_PWREx_DisableVddIO2:000000000000001c $d
     /tmp/ccxt5sSJ.s:484    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 $t
     /tmp/ccxt5sSJ.s:491    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 HAL_PWREx_EnableInternalWakeUpLine
     /tmp/ccxt5sSJ.s:525    .text.HAL_PWREx_EnableInternalWakeUpLine:000000000000001c $d
     /tmp/ccxt5sSJ.s:530    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 $t
     /tmp/ccxt5sSJ.s:537    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 HAL_PWREx_DisableInternalWakeUpLine
     /tmp/ccxt5sSJ.s:571    .text.HAL_PWREx_DisableInternalWakeUpLine:000000000000001c $d
     /tmp/ccxt5sSJ.s:576    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 $t
     /tmp/ccxt5sSJ.s:583    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 HAL_PWREx_EnableGPIOPullUp
     /tmp/ccxt5sSJ.s:613    .text.HAL_PWREx_EnableGPIOPullUp:000000000000001c $d
     /tmp/ccxt5sSJ.s:621    .text.HAL_PWREx_EnableGPIOPullUp:000000000000003c $t
     /tmp/ccxt5sSJ.s:797    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000144 $d
     /tmp/ccxt5sSJ.s:802    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 $t
     /tmp/ccxt5sSJ.s:809    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 HAL_PWREx_DisableGPIOPullUp
     /tmp/ccxt5sSJ.s:839    .text.HAL_PWREx_DisableGPIOPullUp:000000000000001c $d
     /tmp/ccxt5sSJ.s:847    .text.HAL_PWREx_DisableGPIOPullUp:000000000000003c $t
     /tmp/ccxt5sSJ.s:964    .text.HAL_PWREx_DisableGPIOPullUp:00000000000000d8 $d
     /tmp/ccxt5sSJ.s:969    .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 $t
     /tmp/ccxt5sSJ.s:976    .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 HAL_PWREx_EnableGPIOPullDown
     /tmp/ccxt5sSJ.s:1006   .text.HAL_PWREx_EnableGPIOPullDown:000000000000001c $d
     /tmp/ccxt5sSJ.s:1014   .text.HAL_PWREx_EnableGPIOPullDown:000000000000003c $t
     /tmp/ccxt5sSJ.s:1190   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000144 $d
     /tmp/ccxt5sSJ.s:1195   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1202   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 HAL_PWREx_DisableGPIOPullDown
     /tmp/ccxt5sSJ.s:1232   .text.HAL_PWREx_DisableGPIOPullDown:000000000000001c $d
     /tmp/ccxt5sSJ.s:1240   .text.HAL_PWREx_DisableGPIOPullDown:000000000000003c $t
     /tmp/ccxt5sSJ.s:1358   .text.HAL_PWREx_DisableGPIOPullDown:00000000000000dc $d
     /tmp/ccxt5sSJ.s:1363   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1370   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 HAL_PWREx_EnablePullUpPullDownConfig
     /tmp/ccxt5sSJ.s:1404   .text.HAL_PWREx_EnablePullUpPullDownConfig:000000000000001c $d
     /tmp/ccxt5sSJ.s:1409   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1416   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 HAL_PWREx_DisablePullUpPullDownConfig
ARM GAS  /tmp/ccxt5sSJ.s 			page 81


     /tmp/ccxt5sSJ.s:1450   .text.HAL_PWREx_DisablePullUpPullDownConfig:000000000000001c $d
     /tmp/ccxt5sSJ.s:1455   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1462   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 HAL_PWREx_EnableSRAM2ContentRetention
     /tmp/ccxt5sSJ.s:1496   .text.HAL_PWREx_EnableSRAM2ContentRetention:000000000000001c $d
     /tmp/ccxt5sSJ.s:1501   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1508   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 HAL_PWREx_DisableSRAM2ContentRetention
     /tmp/ccxt5sSJ.s:1542   .text.HAL_PWREx_DisableSRAM2ContentRetention:000000000000001c $d
     /tmp/ccxt5sSJ.s:1547   .text.HAL_PWREx_EnablePVM1:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1554   .text.HAL_PWREx_EnablePVM1:0000000000000000 HAL_PWREx_EnablePVM1
     /tmp/ccxt5sSJ.s:1588   .text.HAL_PWREx_EnablePVM1:000000000000001c $d
     /tmp/ccxt5sSJ.s:1593   .text.HAL_PWREx_DisablePVM1:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1600   .text.HAL_PWREx_DisablePVM1:0000000000000000 HAL_PWREx_DisablePVM1
     /tmp/ccxt5sSJ.s:1634   .text.HAL_PWREx_DisablePVM1:000000000000001c $d
     /tmp/ccxt5sSJ.s:1639   .text.HAL_PWREx_EnablePVM2:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1646   .text.HAL_PWREx_EnablePVM2:0000000000000000 HAL_PWREx_EnablePVM2
     /tmp/ccxt5sSJ.s:1680   .text.HAL_PWREx_EnablePVM2:000000000000001c $d
     /tmp/ccxt5sSJ.s:1685   .text.HAL_PWREx_DisablePVM2:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1692   .text.HAL_PWREx_DisablePVM2:0000000000000000 HAL_PWREx_DisablePVM2
     /tmp/ccxt5sSJ.s:1726   .text.HAL_PWREx_DisablePVM2:000000000000001c $d
     /tmp/ccxt5sSJ.s:1731   .text.HAL_PWREx_EnablePVM3:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1738   .text.HAL_PWREx_EnablePVM3:0000000000000000 HAL_PWREx_EnablePVM3
     /tmp/ccxt5sSJ.s:1772   .text.HAL_PWREx_EnablePVM3:000000000000001c $d
     /tmp/ccxt5sSJ.s:1777   .text.HAL_PWREx_DisablePVM3:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1784   .text.HAL_PWREx_DisablePVM3:0000000000000000 HAL_PWREx_DisablePVM3
     /tmp/ccxt5sSJ.s:1818   .text.HAL_PWREx_DisablePVM3:000000000000001c $d
     /tmp/ccxt5sSJ.s:1823   .text.HAL_PWREx_EnablePVM4:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1830   .text.HAL_PWREx_EnablePVM4:0000000000000000 HAL_PWREx_EnablePVM4
     /tmp/ccxt5sSJ.s:1864   .text.HAL_PWREx_EnablePVM4:000000000000001c $d
     /tmp/ccxt5sSJ.s:1869   .text.HAL_PWREx_DisablePVM4:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1876   .text.HAL_PWREx_DisablePVM4:0000000000000000 HAL_PWREx_DisablePVM4
     /tmp/ccxt5sSJ.s:1910   .text.HAL_PWREx_DisablePVM4:000000000000001c $d
     /tmp/ccxt5sSJ.s:1915   .text.HAL_PWREx_ConfigPVM:0000000000000000 $t
     /tmp/ccxt5sSJ.s:1922   .text.HAL_PWREx_ConfigPVM:0000000000000000 HAL_PWREx_ConfigPVM
     /tmp/ccxt5sSJ.s:2325   .text.HAL_PWREx_ConfigPVM:0000000000000290 $d
     /tmp/ccxt5sSJ.s:2328   .text.HAL_PWREx_ConfigPVM:0000000000000294 $t
     /tmp/ccxt5sSJ.s:2350   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2357   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 HAL_PWREx_EnableLowPowerRunMode
     /tmp/ccxt5sSJ.s:2391   .text.HAL_PWREx_EnableLowPowerRunMode:000000000000001c $d
     /tmp/ccxt5sSJ.s:2396   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2403   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 HAL_PWREx_DisableLowPowerRunMode
     /tmp/ccxt5sSJ.s:2489   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000064 $d
     /tmp/ccxt5sSJ.s:2496   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2503   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 HAL_PWREx_EnterSTOP0Mode
     /tmp/ccxt5sSJ.s:2586   .text.HAL_PWREx_EnterSTOP0Mode:000000000000004c $d
     /tmp/ccxt5sSJ.s:2592   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2599   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 HAL_PWREx_EnterSTOP1Mode
     /tmp/ccxt5sSJ.s:2683   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000050 $d
     /tmp/ccxt5sSJ.s:2689   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2696   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 HAL_PWREx_EnterSTOP2Mode
     /tmp/ccxt5sSJ.s:2780   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000050 $d
     /tmp/ccxt5sSJ.s:2786   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2793   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 HAL_PWREx_EnterSHUTDOWNMode
     /tmp/ccxt5sSJ.s:2841   .text.HAL_PWREx_EnterSHUTDOWNMode:000000000000002c $d
     /tmp/ccxt5sSJ.s:2847   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2854   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 HAL_PWREx_PVD_PVM_IRQHandler
     /tmp/ccxt5sSJ.s:2956   .text.HAL_PWREx_PVM1Callback:0000000000000000 HAL_PWREx_PVM1Callback
     /tmp/ccxt5sSJ.s:2992   .text.HAL_PWREx_PVM2Callback:0000000000000000 HAL_PWREx_PVM2Callback
ARM GAS  /tmp/ccxt5sSJ.s 			page 82


     /tmp/ccxt5sSJ.s:3028   .text.HAL_PWREx_PVM3Callback:0000000000000000 HAL_PWREx_PVM3Callback
     /tmp/ccxt5sSJ.s:3064   .text.HAL_PWREx_PVM4Callback:0000000000000000 HAL_PWREx_PVM4Callback
     /tmp/ccxt5sSJ.s:2944   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000078 $d
     /tmp/ccxt5sSJ.s:2949   .text.HAL_PWREx_PVM1Callback:0000000000000000 $t
     /tmp/ccxt5sSJ.s:2985   .text.HAL_PWREx_PVM2Callback:0000000000000000 $t
     /tmp/ccxt5sSJ.s:3021   .text.HAL_PWREx_PVM3Callback:0000000000000000 $t
     /tmp/ccxt5sSJ.s:3057   .text.HAL_PWREx_PVM4Callback:0000000000000000 $t

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
