#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd319c3f0 .scope module, "testbanch" "testbanch" 2 1;
 .timescale 0 0;
v0x7fffd320c870_0 .var "clk", 0 0;
v0x7fffd320c910_0 .var "rst", 0 0;
S_0x7fffd319f5e0 .scope module, "cpu_block" "cpu" 2 11, 3 1 0, S_0x7fffd319c3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x7fffd320bba0_0 .net "BSrc", 0 0, v0x7fffd31c2390_0;  1 drivers
v0x7fffd320bcb0_0 .net "ExtSel", 0 0, v0x7fffd3198320_0;  1 drivers
v0x7fffd320bd70_0 .net "MemRead", 0 0, v0x7fffd3198b30_0;  1 drivers
v0x7fffd320be60_0 .net "MemWrite", 0 0, v0x7fffd3199290_0;  1 drivers
v0x7fffd320bf50_0 .net "OpCode", 5 0, L_0x7fffd320d610;  1 drivers
v0x7fffd320c090_0 .net "OpSel", 3 0, v0x7fffd319ab20_0;  1 drivers
v0x7fffd320c130_0 .net "PCSrc", 1 0, v0x7fffd319b110_0;  1 drivers
v0x7fffd320c1f0_0 .net "RegDst", 1 0, v0x7fffd31f0c00_0;  1 drivers
v0x7fffd320c300_0 .net "RegWrite", 0 0, v0x7fffd31f0ce0_0;  1 drivers
v0x7fffd320c430_0 .net "WBSrc", 0 0, v0x7fffd31f0da0_0;  1 drivers
v0x7fffd320c520_0 .net "clk", 0 0, v0x7fffd320c870_0;  1 drivers
v0x7fffd320c5c0_0 .net "comFormat", 1 0, L_0x7fffd320d440;  1 drivers
v0x7fffd320c680_0 .net "rst", 0 0, v0x7fffd320c910_0;  1 drivers
v0x7fffd320c720_0 .net "zero", 0 0, L_0x7fffd321e170;  1 drivers
S_0x7fffd31c53b0 .scope module, "control_flow_block" "controlFlow" 3 16, 4 1 0, S_0x7fffd319f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OpCode"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 2 "PCSrc"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "ExtSel"
    .port_info 6 /OUTPUT 4 "OpSel"
    .port_info 7 /OUTPUT 1 "BSrc"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "MemRead"
    .port_info 10 /OUTPUT 1 "WBSrc"
    .port_info 11 /OUTPUT 2 "comFormat"
L_0x7fffd314af10 .functor OR 1, L_0x7fffd320c9d0, L_0x7fffd320ca70, C4<0>, C4<0>;
L_0x7fffd320cc90 .functor OR 1, L_0x7fffd314af10, L_0x7fffd320cbf0, C4<0>, C4<0>;
L_0x7fffd320cee0 .functor OR 1, L_0x7fffd320cc90, L_0x7fffd320ce40, C4<0>, C4<0>;
v0x7fffd31c2390_0 .var "BSrc", 0 0;
v0x7fffd3198320_0 .var "ExtSel", 0 0;
v0x7fffd3198b30_0 .var "MemRead", 0 0;
v0x7fffd3199290_0 .var "MemWrite", 0 0;
v0x7fffd319a580_0 .net "OpCode", 5 0, L_0x7fffd320d610;  alias, 1 drivers
v0x7fffd319ab20_0 .var "OpSel", 3 0;
v0x7fffd319b110_0 .var "PCSrc", 1 0;
v0x7fffd31f0c00_0 .var "RegDst", 1 0;
v0x7fffd31f0ce0_0 .var "RegWrite", 0 0;
v0x7fffd31f0da0_0 .var "WBSrc", 0 0;
v0x7fffd31f0e60_0 .net *"_s1", 0 0, L_0x7fffd320c9d0;  1 drivers
v0x7fffd31f0f40_0 .net *"_s11", 1 0, L_0x7fffd320cda0;  1 drivers
L_0x7f3492550018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f1020_0 .net/2u *"_s12", 1 0, L_0x7f3492550018;  1 drivers
v0x7fffd31f1100_0 .net *"_s14", 0 0, L_0x7fffd320ce40;  1 drivers
v0x7fffd31f11c0_0 .net *"_s16", 0 0, L_0x7fffd320cee0;  1 drivers
L_0x7f3492550060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f1280_0 .net/2u *"_s18", 1 0, L_0x7f3492550060;  1 drivers
v0x7fffd31f1360_0 .net *"_s21", 4 0, L_0x7fffd320cff0;  1 drivers
L_0x7f34925500a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f1440_0 .net/2u *"_s22", 4 0, L_0x7f34925500a8;  1 drivers
v0x7fffd31f1520_0 .net *"_s24", 0 0, L_0x7fffd320d0d0;  1 drivers
L_0x7f34925500f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f15e0_0 .net/2u *"_s26", 1 0, L_0x7f34925500f0;  1 drivers
L_0x7f3492550138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f16c0_0 .net/2u *"_s28", 1 0, L_0x7f3492550138;  1 drivers
v0x7fffd31f17a0_0 .net *"_s3", 0 0, L_0x7fffd320ca70;  1 drivers
v0x7fffd31f1880_0 .net *"_s30", 1 0, L_0x7fffd320d260;  1 drivers
v0x7fffd31f1960_0 .net *"_s4", 0 0, L_0x7fffd314af10;  1 drivers
v0x7fffd31f1a20_0 .net *"_s7", 0 0, L_0x7fffd320cbf0;  1 drivers
v0x7fffd31f1b00_0 .net *"_s8", 0 0, L_0x7fffd320cc90;  1 drivers
v0x7fffd31f1bc0_0 .net "comFormat", 1 0, L_0x7fffd320d440;  alias, 1 drivers
v0x7fffd31f1ca0_0 .net "zero", 0 0, L_0x7fffd321e170;  alias, 1 drivers
E_0x7fffd30d7c40 .event edge, v0x7fffd319a580_0;
E_0x7fffd30d7ee0 .event edge, v0x7fffd31f1bc0_0, v0x7fffd319a580_0;
E_0x7fffd30d9bd0 .event edge, v0x7fffd319a580_0, v0x7fffd31f1ca0_0;
L_0x7fffd320c9d0 .part L_0x7fffd320d610, 5, 1;
L_0x7fffd320ca70 .part L_0x7fffd320d610, 3, 1;
L_0x7fffd320cbf0 .part L_0x7fffd320d610, 2, 1;
L_0x7fffd320cda0 .part L_0x7fffd320d610, 0, 2;
L_0x7fffd320ce40 .cmp/eq 2, L_0x7fffd320cda0, L_0x7f3492550018;
L_0x7fffd320cff0 .part L_0x7fffd320d610, 1, 5;
L_0x7fffd320d0d0 .cmp/eq 5, L_0x7fffd320cff0, L_0x7f34925500a8;
L_0x7fffd320d260 .functor MUXZ 2, L_0x7f3492550138, L_0x7f34925500f0, L_0x7fffd320d0d0, C4<>;
L_0x7fffd320d440 .functor MUXZ 2, L_0x7fffd320d260, L_0x7f3492550060, L_0x7fffd320cee0, C4<>;
S_0x7fffd31f1ee0 .scope module, "data_flow_block" "dataFlow" 3 17, 5 1 0, S_0x7fffd319f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "comFormat"
    .port_info 3 /INPUT 2 "PCSrc"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 1 "MemWrite"
    .port_info 6 /INPUT 1 "MemRead"
    .port_info 7 /INPUT 2 "RegDst"
    .port_info 8 /INPUT 1 "ExtSel"
    .port_info 9 /INPUT 4 "OpSel"
    .port_info 10 /INPUT 1 "BSrc"
    .port_info 11 /INPUT 1 "WBSrc"
    .port_info 12 /OUTPUT 6 "OpCode"
    .port_info 13 /OUTPUT 1 "zero"
L_0x7fffd320d610 .functor BUFZ 6, L_0x7fffd321e420, C4<000000>, C4<000000>, C4<000000>;
L_0x7fffd320d8d0 .functor BUFZ 1, v0x7fffd31f0ce0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd320d940 .functor BUFZ 1, v0x7fffd3199290_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd320d9b0 .functor BUFZ 1, v0x7fffd3198b30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd320da20 .functor BUFZ 4, v0x7fffd319ab20_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffd320db20 .functor BUFZ 1, v0x7fffd31c2390_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd320dbd0 .functor BUFZ 2, v0x7fffd31f0c00_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd320dec0 .functor BUFZ 1, v0x7fffd31f0da0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd32060f0_0 .net "BSrc", 0 0, v0x7fffd31c2390_0;  alias, 1 drivers
v0x7fffd32061b0_0 .net "DataAreg", 31 0, v0x7fffd31fda10_0;  1 drivers
v0x7fffd32062a0_0 .net "DataBnew", 31 0, v0x7fffd31f4a70_0;  1 drivers
v0x7fffd3206340_0 .net "DataBreg", 31 0, v0x7fffd31fdc10_0;  1 drivers
v0x7fffd3206450_0 .net "EXBSrc", 0 0, v0x7fffd31fd860_0;  1 drivers
v0x7fffd3206590_0 .net "EXMEMWrite", 0 0, v0x7fffd31f3300_0;  1 drivers
v0x7fffd3206680_0 .net "EXMRead", 0 0, v0x7fffd31fde40_0;  1 drivers
v0x7fffd3206720_0 .net "EXOpSel", 3 0, v0x7fffd31fe0e0_0;  1 drivers
v0x7fffd32067e0_0 .net "EXRd", 4 0, v0x7fffd31fe470_0;  1 drivers
v0x7fffd3206910_0 .net "EXRegDst", 1 0, v0x7fffd31fe2a0_0;  1 drivers
v0x7fffd3206a20_0 .net "EXRs", 4 0, v0x7fffd31fe750_0;  1 drivers
v0x7fffd3206b30_0 .net "EXRt", 4 0, v0x7fffd31fe900_0;  1 drivers
v0x7fffd3206c80_0 .net "EX_MWrite", 0 0, v0x7fffd31fdf80_0;  1 drivers
v0x7fffd3206d20_0 .net "EX_RegWrite", 0 0, v0x7fffd31fead0_0;  1 drivers
v0x7fffd3206e10_0 .net "EX_WB", 0 0, v0x7fffd31fec10_0;  1 drivers
v0x7fffd3206f00_0 .net "EX_aluControl", 5 0, v0x7fffd31fed80_0;  1 drivers
v0x7fffd3207010_0 .net "ExtSel", 0 0, v0x7fffd3198320_0;  alias, 1 drivers
v0x7fffd3207210_0 .net "ForwardA", 1 0, v0x7fffd31fccf0_0;  1 drivers
v0x7fffd3207320_0 .net "ForwardB", 1 0, v0x7fffd31fcdf0_0;  1 drivers
v0x7fffd3207430_0 .net "HazMuxCon", 0 0, v0x7fffd31f3560_0;  1 drivers
v0x7fffd32074d0_0 .net "IDEXWrite", 0 0, v0x7fffd31f3620_0;  1 drivers
v0x7fffd32075c0_0 .net "IFFlush", 0 0, L_0x7fffd320d7e0;  1 drivers
v0x7fffd3207660_0 .net "IFIDWrite", 0 0, v0x7fffd31f38f0_0;  1 drivers
v0x7fffd3207750_0 .net "InstReg", 31 0, v0x7fffd31ffb50_0;  1 drivers
v0x7fffd3207840_0 .net "MEMWBWrite", 0 0, v0x7fffd31f39b0_0;  1 drivers
v0x7fffd3207930_0 .net "MEM_MRead", 0 0, v0x7fffd31fb1c0_0;  1 drivers
v0x7fffd3207a20_0 .net "MEM_MWrite", 0 0, v0x7fffd31fb300_0;  1 drivers
v0x7fffd3207b10_0 .net "MEM_RegWrite", 0 0, v0x7fffd31fb660_0;  1 drivers
v0x7fffd3207bb0_0 .net "MEM_WB", 0 0, v0x7fffd31fb7e0_0;  1 drivers
v0x7fffd3207ca0_0 .net "MEM_alu_out", 31 0, v0x7fffd31faf50_0;  1 drivers
v0x7fffd3207d40_0 .net "MEM_rd", 4 0, v0x7fffd31fb470_0;  1 drivers
v0x7fffd3207e00_0 .net "MEM_write_data", 31 0, v0x7fffd31fb990_0;  1 drivers
v0x7fffd3207f10_0 .net "MemRead", 0 0, v0x7fffd3198b30_0;  alias, 1 drivers
v0x7fffd32081c0_0 .net "MemWrite", 0 0, v0x7fffd3199290_0;  alias, 1 drivers
v0x7fffd3208260_0 .net "OpCode", 5 0, L_0x7fffd320d610;  alias, 1 drivers
v0x7fffd3208300_0 .net "OpSel", 3 0, v0x7fffd319ab20_0;  alias, 1 drivers
v0x7fffd32083f0_0 .net "PCSrc", 1 0, v0x7fffd319b110_0;  alias, 1 drivers
v0x7fffd32084e0_0 .net "PCWrite", 0 0, v0x7fffd31f3a70_0;  1 drivers
v0x7fffd32085d0_0 .net "PC_Plus4Reg", 31 0, v0x7fffd31ffcb0_0;  1 drivers
v0x7fffd3208690_0 .net "RegDst", 1 0, v0x7fffd31f0c00_0;  alias, 1 drivers
v0x7fffd3208730_0 .net "RegWrite", 0 0, v0x7fffd31f0ce0_0;  alias, 1 drivers
v0x7fffd32087d0_0 .net "WBSrc", 0 0, v0x7fffd31f0da0_0;  alias, 1 drivers
v0x7fffd3208870_0 .net "WB_RegWrite", 0 0, v0x7fffd3201f90_0;  1 drivers
v0x7fffd3208910_0 .net "WB_WB", 0 0, v0x7fffd3202160_0;  1 drivers
v0x7fffd3208a00_0 .net "WB_alu_out", 31 0, v0x7fffd3201980_0;  1 drivers
v0x7fffd3208af0_0 .net "WB_mem_out", 31 0, v0x7fffd3201c30_0;  1 drivers
v0x7fffd3208be0_0 .net "WB_rd", 4 0, v0x7fffd3201de0_0;  1 drivers
v0x7fffd3208c80_0 .net *"_s13", 0 0, L_0x7fffd320d940;  1 drivers
v0x7fffd3208d60_0 .net *"_s17", 0 0, L_0x7fffd320d9b0;  1 drivers
L_0x7f3492550180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3208e40_0 .net/2u *"_s2", 1 0, L_0x7f3492550180;  1 drivers
v0x7fffd3208f20_0 .net *"_s21", 3 0, L_0x7fffd320da20;  1 drivers
v0x7fffd3209000_0 .net *"_s25", 0 0, L_0x7fffd320db20;  1 drivers
v0x7fffd32090e0_0 .net *"_s29", 1 0, L_0x7fffd320dbd0;  1 drivers
v0x7fffd32091c0_0 .net *"_s34", 0 0, L_0x7fffd320dec0;  1 drivers
L_0x7f34925501c8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd32092a0_0 .net/2u *"_s35", 10 0, L_0x7f34925501c8;  1 drivers
v0x7fffd3209380_0 .net *"_s9", 0 0, L_0x7fffd320d8d0;  1 drivers
v0x7fffd3209460_0 .net "address", 25 0, L_0x7fffd321ffe0;  1 drivers
v0x7fffd3209570_0 .net "aluControl", 5 0, v0x7fffd31f5a80_0;  1 drivers
v0x7fffd3209680_0 .net "alu_in1", 31 0, v0x7fffd31f4120_0;  1 drivers
v0x7fffd3209790_0 .net "alu_in2", 31 0, L_0x7fffd3220e10;  1 drivers
v0x7fffd32098a0_0 .net "alu_out", 31 0, v0x7fffd31f2d00_0;  1 drivers
v0x7fffd32099b0_0 .net "branching", 31 0, L_0x7fffd32215c0;  1 drivers
v0x7fffd3209ac0_0 .net "clk", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd3209b60_0 .net "comFormat", 1 0, L_0x7fffd320d440;  alias, 1 drivers
v0x7fffd3209c70_0 .net "command", 31 0, v0x7fffd3200470_0;  1 drivers
v0x7fffd320a120_0 .net "control", 10 0, L_0x7fffd320dc40;  1 drivers
v0x7fffd320a1c0_0 .net "funct", 5 0, L_0x7fffd321f860;  1 drivers
v0x7fffd320a2b0_0 .net "haz_control", 10 0, L_0x7fffd321dfe0;  1 drivers
v0x7fffd320a350_0 .net "hit", 0 0, L_0x7fffd3222230;  1 drivers
v0x7fffd320a3f0_0 .net "imm", 15 0, L_0x7fffd321fcb0;  1 drivers
v0x7fffd320a4e0_0 .net "imm_extended", 31 0, L_0x7fffd32206b0;  1 drivers
v0x7fffd320a580_0 .net "imm_valuereg", 31 0, v0x7fffd31ff030_0;  1 drivers
v0x7fffd320a670_0 .net "jumping", 31 0, L_0x7fffd3220230;  1 drivers
v0x7fffd320a760_0 .net "mem_addr", 31 0, v0x7fffd31f7540_0;  1 drivers
v0x7fffd320a850_0 .net "mem_rdata", 31 0, v0x7fffd3200fd0_0;  1 drivers
v0x7fffd320a940_0 .net "mem_renable", 0 0, v0x7fffd31f7700_0;  1 drivers
v0x7fffd320aa30_0 .net "mem_wdata", 31 0, v0x7fffd31f77c0_0;  1 drivers
v0x7fffd320ab20_0 .net "mem_wenable", 0 0, v0x7fffd31f78a0_0;  1 drivers
v0x7fffd320ac10_0 .net "muxout", 31 0, v0x7fffd3205ec0_0;  1 drivers
v0x7fffd320acb0_0 .net "opcode", 5 0, L_0x7fffd321e420;  1 drivers
v0x7fffd320ad50_0 .net "pc4", 31 0, L_0x7fffd321e280;  1 drivers
v0x7fffd320adf0_0 .net "pc_curr", 31 0, v0x7fffd3202fc0_0;  1 drivers
v0x7fffd320ae90_0 .net "pc_next", 31 0, v0x7fffd3203770_0;  1 drivers
v0x7fffd320af30_0 .net "rd", 4 0, L_0x7fffd321eda0;  1 drivers
v0x7fffd320aff0_0 .net "read_data", 31 0, v0x7fffd31f7ce0_0;  1 drivers
v0x7fffd320b100_0 .net "rs", 4 0, L_0x7fffd321e720;  1 drivers
v0x7fffd320b250_0 .net "rsdata", 31 0, v0x7fffd3204e30_0;  1 drivers
v0x7fffd320b310_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
v0x7fffd320b4c0_0 .net "rt", 4 0, L_0x7fffd321ea30;  1 drivers
v0x7fffd320b580_0 .net "rtdata", 31 0, v0x7fffd3204fd0_0;  1 drivers
v0x7fffd320b640_0 .net "shamt", 4 0, L_0x7fffd321f250;  1 drivers
v0x7fffd320b700_0 .net "stall", 0 0, L_0x7fffd3222430;  1 drivers
v0x7fffd320b7f0_0 .net "wdest", 4 0, v0x7fffd3203ed0_0;  1 drivers
v0x7fffd320b8e0_0 .net "zero", 0 0, L_0x7fffd321e170;  alias, 1 drivers
L_0x7fffd320d7e0 .cmp/ne 2, v0x7fffd319b110_0, L_0x7f3492550180;
LS_0x7fffd320dc40_0_0 .concat8 [ 1 1 1 4], L_0x7fffd320d8d0, L_0x7fffd320d940, L_0x7fffd320d9b0, L_0x7fffd320da20;
LS_0x7fffd320dc40_0_4 .concat8 [ 1 2 1 0], L_0x7fffd320db20, L_0x7fffd320dbd0, L_0x7fffd320dec0;
L_0x7fffd320dc40 .concat8 [ 7 4 0 0], LS_0x7fffd320dc40_0_0, LS_0x7fffd320dc40_0_4;
L_0x7fffd321dfe0 .functor MUXZ 11, L_0x7f34925501c8, L_0x7fffd320dc40, v0x7fffd31f3560_0, C4<>;
L_0x7fffd321e170 .cmp/eq 32, v0x7fffd3204e30_0, v0x7fffd3204fd0_0;
L_0x7fffd32207e0 .part L_0x7fffd321dfe0, 10, 1;
L_0x7fffd32208d0 .part L_0x7fffd321dfe0, 0, 1;
L_0x7fffd32209b0 .part L_0x7fffd321dfe0, 2, 1;
L_0x7fffd3220ae0 .part L_0x7fffd321dfe0, 1, 1;
L_0x7fffd3220bd0 .part L_0x7fffd321dfe0, 3, 4;
L_0x7fffd3220c70 .part L_0x7fffd321dfe0, 7, 1;
L_0x7fffd3220d70 .part L_0x7fffd321dfe0, 8, 2;
S_0x7fffd31f21e0 .scope module, "ALU_block" "ALU" 5 186, 6 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 6 "aluControl"
    .port_info 3 /OUTPUT 32 "out"
L_0x7fffd321f1e0 .functor BUFZ 32, v0x7fffd31f4120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd321e320 .functor BUFZ 32, L_0x7fffd3220e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd31f23f0_0 .net *"_s5", 0 0, L_0x7fffd3220f40;  1 drivers
v0x7fffd31f24f0_0 .net *"_s9", 0 0, L_0x7fffd3221110;  1 drivers
v0x7fffd31f25d0_0 .net "aluControl", 5 0, v0x7fffd31fed80_0;  alias, 1 drivers
v0x7fffd31f2690_0 .net "in1", 31 0, v0x7fffd31f4120_0;  alias, 1 drivers
v0x7fffd31f2770_0 .net/s "in1prepared", 31 0, L_0x7fffd3220fe0;  1 drivers
v0x7fffd31f28a0_0 .net/s "in1signed", 31 0, L_0x7fffd321f1e0;  1 drivers
v0x7fffd31f2980_0 .net "in2", 31 0, L_0x7fffd3220e10;  alias, 1 drivers
v0x7fffd31f2a60_0 .net/s "in2prepared", 31 0, L_0x7fffd3221240;  1 drivers
v0x7fffd31f2b40_0 .net/s "in2signed", 31 0, L_0x7fffd321e320;  1 drivers
o0x7f34925a0948 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffd31f2c20_0 .net "opcode", 5 0, o0x7f34925a0948;  0 drivers
v0x7fffd31f2d00_0 .var "out", 31 0;
v0x7fffd31f2de0_0 .net "sub", 31 0, L_0x7fffd32212e0;  1 drivers
v0x7fffd31f2ec0_0 .net "sum", 31 0, L_0x7fffd32213f0;  1 drivers
E_0x7fffd30d9a80 .event edge, v0x7fffd31f25d0_0, v0x7fffd31f2de0_0, v0x7fffd31f2ec0_0;
L_0x7fffd3220f40 .part v0x7fffd31fed80_0, 0, 1;
L_0x7fffd3220fe0 .functor MUXZ 32, L_0x7fffd321f1e0, v0x7fffd31f4120_0, L_0x7fffd3220f40, C4<>;
L_0x7fffd3221110 .part v0x7fffd31fed80_0, 0, 1;
L_0x7fffd3221240 .functor MUXZ 32, L_0x7fffd321e320, L_0x7fffd3220e10, L_0x7fffd3221110, C4<>;
L_0x7fffd32212e0 .arith/sub 32, L_0x7fffd3220fe0, L_0x7fffd3221240;
L_0x7fffd32213f0 .arith/sum 32, L_0x7fffd3220fe0, L_0x7fffd3221240;
S_0x7fffd31f3020 .scope module, "HU" "HazardUnit" 5 267, 7 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDRegRs"
    .port_info 1 /INPUT 5 "IDRegRt"
    .port_info 2 /INPUT 5 "EXRegRt"
    .port_info 3 /INPUT 1 "EXMemRead"
    .port_info 4 /OUTPUT 1 "PCWrite"
    .port_info 5 /INPUT 1 "stall"
    .port_info 6 /OUTPUT 1 "IFIDWrite"
    .port_info 7 /OUTPUT 1 "IDEXWrite"
    .port_info 8 /OUTPUT 1 "EXMEMWrite"
    .port_info 9 /OUTPUT 1 "MEMWBWrite"
    .port_info 10 /OUTPUT 1 "HazMuxCon"
v0x7fffd31f3300_0 .var "EXMEMWrite", 0 0;
v0x7fffd31f33e0_0 .net "EXMemRead", 0 0, v0x7fffd31fde40_0;  alias, 1 drivers
v0x7fffd31f34a0_0 .net "EXRegRt", 4 0, v0x7fffd31fe900_0;  alias, 1 drivers
v0x7fffd31f3560_0 .var "HazMuxCon", 0 0;
v0x7fffd31f3620_0 .var "IDEXWrite", 0 0;
v0x7fffd31f3730_0 .net "IDRegRs", 4 0, L_0x7fffd321e720;  alias, 1 drivers
v0x7fffd31f3810_0 .net "IDRegRt", 4 0, L_0x7fffd321ea30;  alias, 1 drivers
v0x7fffd31f38f0_0 .var "IFIDWrite", 0 0;
v0x7fffd31f39b0_0 .var "MEMWBWrite", 0 0;
v0x7fffd31f3a70_0 .var "PCWrite", 0 0;
v0x7fffd31f3b30_0 .net "stall", 0 0, L_0x7fffd3222430;  alias, 1 drivers
E_0x7fffd31e1200/0 .event edge, v0x7fffd31f3b30_0, v0x7fffd31f33e0_0, v0x7fffd31f34a0_0, v0x7fffd31f3730_0;
E_0x7fffd31e1200/1 .event edge, v0x7fffd31f3810_0;
E_0x7fffd31e1200 .event/or E_0x7fffd31e1200/0, E_0x7fffd31e1200/1;
S_0x7fffd31f3d50 .scope module, "MUX0" "BIGMUX2" 5 282, 8 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 32 "X0"
    .port_info 2 /INPUT 32 "X1"
    .port_info 3 /INPUT 32 "X2"
    .port_info 4 /INPUT 32 "X3"
    .port_info 5 /OUTPUT 32 "Out"
v0x7fffd31f4020_0 .net "A", 1 0, v0x7fffd31fccf0_0;  alias, 1 drivers
v0x7fffd31f4120_0 .var "Out", 31 0;
v0x7fffd31f41e0_0 .net "X0", 31 0, v0x7fffd31fda10_0;  alias, 1 drivers
v0x7fffd31f4280_0 .net "X1", 31 0, v0x7fffd3205ec0_0;  alias, 1 drivers
v0x7fffd31f4360_0 .net "X2", 31 0, v0x7fffd31faf50_0;  alias, 1 drivers
L_0x7f34925508d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f4490_0 .net "X3", 31 0, L_0x7f34925508d0;  1 drivers
E_0x7fffd31f3fb0/0 .event edge, v0x7fffd31f41e0_0, v0x7fffd31f4280_0, v0x7fffd31f4360_0, v0x7fffd31f4490_0;
E_0x7fffd31f3fb0/1 .event edge, v0x7fffd31f4020_0;
E_0x7fffd31f3fb0 .event/or E_0x7fffd31f3fb0/0, E_0x7fffd31f3fb0/1;
S_0x7fffd31f4670 .scope module, "MUX1" "BIGMUX2" 5 283, 8 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 32 "X0"
    .port_info 2 /INPUT 32 "X1"
    .port_info 3 /INPUT 32 "X2"
    .port_info 4 /INPUT 32 "X3"
    .port_info 5 /OUTPUT 32 "Out"
v0x7fffd31f4970_0 .net "A", 1 0, v0x7fffd31fcdf0_0;  alias, 1 drivers
v0x7fffd31f4a70_0 .var "Out", 31 0;
v0x7fffd31f4b50_0 .net "X0", 31 0, v0x7fffd31fdc10_0;  alias, 1 drivers
v0x7fffd31f4c10_0 .net "X1", 31 0, v0x7fffd3205ec0_0;  alias, 1 drivers
v0x7fffd31f4cd0_0 .net "X2", 31 0, v0x7fffd31faf50_0;  alias, 1 drivers
L_0x7f3492550918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f4dc0_0 .net "X3", 31 0, L_0x7f3492550918;  1 drivers
E_0x7fffd31f48e0/0 .event edge, v0x7fffd31f4b50_0, v0x7fffd31f4280_0, v0x7fffd31f4360_0, v0x7fffd31f4dc0_0;
E_0x7fffd31f48e0/1 .event edge, v0x7fffd31f4970_0;
E_0x7fffd31f48e0 .event/or E_0x7fffd31f48e0/0, E_0x7fffd31f48e0/1;
S_0x7fffd31f4f80 .scope module, "PCImm_block" "PCImm" 5 192, 9 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "imm"
    .port_info 2 /OUTPUT 32 "out"
L_0x7f34925506d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f5210_0 .net/2s *"_s0", 31 0, L_0x7f34925506d8;  1 drivers
v0x7fffd31f5310_0 .net/s *"_s3", 31 0, L_0x7fffd32214d0;  1 drivers
v0x7fffd31f53f0_0 .net/s "imm", 31 0, L_0x7fffd32206b0;  alias, 1 drivers
v0x7fffd31f54b0_0 .net "out", 31 0, L_0x7fffd32215c0;  alias, 1 drivers
v0x7fffd31f5590_0 .net/s "pc", 31 0, v0x7fffd3202fc0_0;  alias, 1 drivers
L_0x7fffd32214d0 .arith/mult 32, L_0x7fffd32206b0, L_0x7f34925506d8;
L_0x7fffd32215c0 .arith/sum 32, v0x7fffd3202fc0_0, L_0x7fffd32214d0;
S_0x7fffd31f5740 .scope module, "alu_dec_block" "ALUdecoder" 5 123, 10 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 4 "OpSel"
    .port_info 2 /OUTPUT 6 "aluControl"
v0x7fffd31f59a0_0 .net "OpSel", 3 0, v0x7fffd319ab20_0;  alias, 1 drivers
v0x7fffd31f5a80_0 .var "aluControl", 5 0;
v0x7fffd31f5b40_0 .net "funct", 5 0, L_0x7fffd321f860;  alias, 1 drivers
E_0x7fffd31f3ed0 .event edge, v0x7fffd319ab20_0, v0x7fffd31f5b40_0;
S_0x7fffd31f5c80 .scope module, "cacheBlock" "cache" 5 218, 11 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "wenable"
    .port_info 5 /INPUT 1 "renable"
    .port_info 6 /OUTPUT 32 "rdata"
    .port_info 7 /OUTPUT 1 "hit"
    .port_info 8 /OUTPUT 1 "mem_wenable"
    .port_info 9 /OUTPUT 1 "mem_renable"
    .port_info 10 /OUTPUT 32 "mem_wdata"
    .port_info 11 /INPUT 32 "mem_rdata"
    .port_info 12 /OUTPUT 32 "mem_addr"
    .port_info 13 /OUTPUT 1 "stall"
P_0x7fffd31f5e50 .param/l "stride" 1 11 17, +C4<00000000000000000000000000000000000000000000000000000000010011011>;
L_0x7fffd3221380 .functor BUFZ 155, L_0x7fffd32219a0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fffd3222230 .functor AND 1, L_0x7fffd3221d50, L_0x7fffd3222120, C4<1>, C4<1>;
L_0x7fffd3222430 .functor AND 1, v0x7fffd31fb1c0_0, L_0x7fffd3222390, C4<1>, C4<1>;
L_0x7f3492550768 .functor BUFT 1, C4<11111111111111111111111111110000>, C4<0>, C4<0>, C4<0>;
L_0x7fffd32224f0 .functor AND 32, v0x7fffd31faf50_0, L_0x7f3492550768, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fffd31f6330_0 .net "D0", 31 0, L_0x7fffd3221df0;  1 drivers
v0x7fffd31f6430_0 .net "D1", 31 0, L_0x7fffd3221ee0;  1 drivers
v0x7fffd31f6510_0 .net "D2", 31 0, L_0x7fffd3221f80;  1 drivers
v0x7fffd31f65d0_0 .net "D3", 31 0, L_0x7fffd3222080;  1 drivers
L_0x7f3492550720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f66b0_0 .net *"_s11", 1 0, L_0x7f3492550720;  1 drivers
v0x7fffd31f67e0_0 .net *"_s31", 0 0, L_0x7fffd3222390;  1 drivers
L_0x7f34925507b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f68a0_0 .net/2u *"_s38", 31 0, L_0x7f34925507b0;  1 drivers
L_0x7f34925507f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f6980_0 .net/2u *"_s42", 31 0, L_0x7f34925507f8;  1 drivers
L_0x7f3492550840 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f6a60_0 .net/2u *"_s46", 31 0, L_0x7f3492550840;  1 drivers
L_0x7f3492550888 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f6b40_0 .net/2u *"_s50", 31 0, L_0x7f3492550888;  1 drivers
v0x7fffd31f6c20_0 .net *"_s6", 154 0, L_0x7fffd32219a0;  1 drivers
v0x7fffd31f6d00_0 .net *"_s8", 3 0, L_0x7fffd3221a40;  1 drivers
v0x7fffd31f6de0_0 .net "addr", 31 0, v0x7fffd31faf50_0;  alias, 1 drivers
v0x7fffd31f6ea0_0 .net "b", 1 0, L_0x7fffd32217f0;  1 drivers
v0x7fffd31f6f80 .array "cacheBlock", 3 0, 0 154;
v0x7fffd31f7040_0 .net "clk", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd31f7100_0 .var "counter", 2 0;
v0x7fffd31f71e0_0 .net "curRow", 0 154, L_0x7fffd3221380;  1 drivers
v0x7fffd31f72c0_0 .net "hit", 0 0, L_0x7fffd3222230;  alias, 1 drivers
v0x7fffd31f7380_0 .net "k", 1 0, L_0x7fffd3221750;  1 drivers
v0x7fffd31f7460_0 .net "mask4", 31 0, L_0x7f3492550768;  1 drivers
v0x7fffd31f7540_0 .var "mem_addr", 31 0;
v0x7fffd31f7620_0 .net "mem_rdata", 31 0, v0x7fffd3200fd0_0;  alias, 1 drivers
v0x7fffd31f7700_0 .var "mem_renable", 0 0;
v0x7fffd31f77c0_0 .var "mem_wdata", 31 0;
v0x7fffd31f78a0_0 .var "mem_wenable", 0 0;
v0x7fffd31f7960_0 .net "r0", 31 0, L_0x7fffd32225b0;  1 drivers
v0x7fffd31f7a40_0 .net "r1", 31 0, L_0x7fffd32227e0;  1 drivers
v0x7fffd31f7b20_0 .net "r2", 31 0, L_0x7fffd32228d0;  1 drivers
v0x7fffd31f7c00_0 .net "r3", 31 0, L_0x7fffd3222a90;  1 drivers
v0x7fffd31f7ce0_0 .var "rdata", 31 0;
v0x7fffd31f7dc0_0 .net "read_addr", 31 0, L_0x7fffd32224f0;  1 drivers
v0x7fffd31f7ea0_0 .net "renable", 0 0, v0x7fffd31fb1c0_0;  alias, 1 drivers
v0x7fffd31f7f60_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
v0x7fffd31f8020_0 .net "stall", 0 0, L_0x7fffd3222430;  alias, 1 drivers
v0x7fffd31f80c0_0 .net "t", 25 0, L_0x7fffd32216b0;  1 drivers
v0x7fffd31f8180_0 .net "t_cur", 25 0, L_0x7fffd3221c20;  1 drivers
v0x7fffd31f8260_0 .net "tag_cmp", 0 0, L_0x7fffd3222120;  1 drivers
v0x7fffd31f8320_0 .net "v_cur", 0 0, L_0x7fffd3221d50;  1 drivers
v0x7fffd31f83e0_0 .net "wdata", 31 0, v0x7fffd31fb990_0;  alias, 1 drivers
v0x7fffd31f84c0_0 .net "wenable", 0 0, v0x7fffd31fb300_0;  alias, 1 drivers
E_0x7fffd31f61b0/0 .event edge, v0x7fffd31f7ea0_0, v0x7fffd31f72c0_0, v0x7fffd31f7100_0, v0x7fffd31f7960_0;
E_0x7fffd31f61b0/1 .event edge, v0x7fffd31f7a40_0, v0x7fffd31f7b20_0, v0x7fffd31f7c00_0, v0x7fffd31f84c0_0;
E_0x7fffd31f61b0/2 .event edge, v0x7fffd31f4360_0, v0x7fffd31f83e0_0, v0x7fffd31f6ea0_0, v0x7fffd31f7380_0;
E_0x7fffd31f61b0 .event/or E_0x7fffd31f61b0/0, E_0x7fffd31f61b0/1, E_0x7fffd31f61b0/2;
E_0x7fffd31f6260 .event posedge, v0x7fffd31f7f60_0, v0x7fffd31f7040_0;
E_0x7fffd31f62c0/0 .event edge, v0x7fffd31f6ea0_0, v0x7fffd31f6330_0, v0x7fffd31f6430_0, v0x7fffd31f6510_0;
E_0x7fffd31f62c0/1 .event edge, v0x7fffd31f65d0_0;
E_0x7fffd31f62c0 .event/or E_0x7fffd31f62c0/0, E_0x7fffd31f62c0/1;
L_0x7fffd32216b0 .part v0x7fffd31faf50_0, 6, 26;
L_0x7fffd3221750 .part v0x7fffd31faf50_0, 4, 2;
L_0x7fffd32217f0 .part v0x7fffd31faf50_0, 2, 2;
L_0x7fffd32219a0 .array/port v0x7fffd31f6f80, L_0x7fffd3221a40;
L_0x7fffd3221a40 .concat [ 2 2 0 0], L_0x7fffd3221750, L_0x7f3492550720;
L_0x7fffd3221c20 .part L_0x7fffd3221380, 128, 26;
L_0x7fffd3221d50 .part L_0x7fffd3221380, 154, 1;
L_0x7fffd3221df0 .part L_0x7fffd3221380, 96, 32;
L_0x7fffd3221ee0 .part L_0x7fffd3221380, 64, 32;
L_0x7fffd3221f80 .part L_0x7fffd3221380, 32, 32;
L_0x7fffd3222080 .part L_0x7fffd3221380, 0, 32;
L_0x7fffd3222120 .cmp/eq 26, L_0x7fffd3221c20, L_0x7fffd32216b0;
L_0x7fffd3222390 .reduce/nor L_0x7fffd3222230;
L_0x7fffd32225b0 .arith/sum 32, L_0x7fffd32224f0, L_0x7f34925507b0;
L_0x7fffd32227e0 .arith/sum 32, L_0x7fffd32224f0, L_0x7f34925507f8;
L_0x7fffd32228d0 .arith/sum 32, L_0x7fffd32224f0, L_0x7f3492550840;
L_0x7fffd3222a90 .arith/sum 32, L_0x7fffd32224f0, L_0x7f3492550888;
S_0x7fffd31f8740 .scope module, "decoder_block" "comDecoder" 5 95, 12 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "comFormat"
    .port_info 1 /INPUT 32 "com"
    .port_info 2 /OUTPUT 6 "opcode"
    .port_info 3 /OUTPUT 5 "rs"
    .port_info 4 /OUTPUT 5 "rt"
    .port_info 5 /OUTPUT 5 "rd"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 16 "imm"
    .port_info 9 /OUTPUT 26 "address"
L_0x7f34925502e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f8910_0 .net/2u *"_s12", 1 0, L_0x7f34925502e8;  1 drivers
v0x7fffd31f8a10_0 .net *"_s14", 0 0, L_0x7fffd321e860;  1 drivers
v0x7fffd31f8ad0_0 .net *"_s17", 4 0, L_0x7fffd321e950;  1 drivers
L_0x7f3492550330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f8b90_0 .net/2u *"_s18", 4 0, L_0x7f3492550330;  1 drivers
L_0x7f3492550258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f8c70_0 .net/2u *"_s2", 1 0, L_0x7f3492550258;  1 drivers
L_0x7f3492550378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f8da0_0 .net/2u *"_s22", 1 0, L_0x7f3492550378;  1 drivers
v0x7fffd31f8e80_0 .net *"_s24", 0 0, L_0x7fffd321ebc0;  1 drivers
v0x7fffd31f8f40_0 .net *"_s27", 4 0, L_0x7fffd321ed00;  1 drivers
L_0x7f34925503c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9020_0 .net/2u *"_s28", 4 0, L_0x7f34925503c0;  1 drivers
L_0x7f3492550408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9100_0 .net/2u *"_s32", 1 0, L_0x7f3492550408;  1 drivers
v0x7fffd31f91e0_0 .net *"_s34", 0 0, L_0x7fffd321ef40;  1 drivers
v0x7fffd31f92a0_0 .net *"_s37", 4 0, L_0x7fffd321f140;  1 drivers
L_0x7f3492550450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9380_0 .net/2u *"_s38", 4 0, L_0x7f3492550450;  1 drivers
v0x7fffd31f9460_0 .net *"_s4", 0 0, L_0x7fffd321e550;  1 drivers
L_0x7f3492550498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9520_0 .net/2u *"_s42", 1 0, L_0x7f3492550498;  1 drivers
v0x7fffd31f9600_0 .net *"_s44", 0 0, L_0x7fffd321f540;  1 drivers
v0x7fffd31f96c0_0 .net *"_s47", 5 0, L_0x7fffd321f6b0;  1 drivers
L_0x7f34925504e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f97a0_0 .net/2u *"_s48", 5 0, L_0x7f34925504e0;  1 drivers
L_0x7f3492550528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9880_0 .net/2u *"_s52", 1 0, L_0x7f3492550528;  1 drivers
v0x7fffd31f9960_0 .net *"_s54", 0 0, L_0x7fffd321fa80;  1 drivers
v0x7fffd31f9a20_0 .net *"_s57", 15 0, L_0x7fffd321fb70;  1 drivers
L_0x7f3492550570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9b00_0 .net/2u *"_s58", 15 0, L_0x7f3492550570;  1 drivers
L_0x7f34925505b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9be0_0 .net/2u *"_s62", 1 0, L_0x7f34925505b8;  1 drivers
v0x7fffd31f9cc0_0 .net *"_s64", 0 0, L_0x7fffd321fe40;  1 drivers
v0x7fffd31f9d80_0 .net *"_s67", 25 0, L_0x7fffd321fc10;  1 drivers
L_0x7f3492550600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31f9e60_0 .net/2u *"_s68", 25 0, L_0x7f3492550600;  1 drivers
v0x7fffd31f9f40_0 .net *"_s7", 4 0, L_0x7fffd321e5f0;  1 drivers
L_0x7f34925502a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31fa020_0 .net/2u *"_s8", 4 0, L_0x7f34925502a0;  1 drivers
v0x7fffd31fa100_0 .net "address", 25 0, L_0x7fffd321ffe0;  alias, 1 drivers
v0x7fffd31fa1e0_0 .net "com", 31 0, v0x7fffd31ffb50_0;  alias, 1 drivers
v0x7fffd31fa2c0_0 .net "comFormat", 1 0, L_0x7fffd320d440;  alias, 1 drivers
v0x7fffd31fa380_0 .net "funct", 5 0, L_0x7fffd321f860;  alias, 1 drivers
v0x7fffd31fa450_0 .net "imm", 15 0, L_0x7fffd321fcb0;  alias, 1 drivers
v0x7fffd31fa510_0 .net "opcode", 5 0, L_0x7fffd321e420;  alias, 1 drivers
v0x7fffd31fa5f0_0 .net "rd", 4 0, L_0x7fffd321eda0;  alias, 1 drivers
v0x7fffd31fa6d0_0 .net "rs", 4 0, L_0x7fffd321e720;  alias, 1 drivers
v0x7fffd31fa7c0_0 .net "rt", 4 0, L_0x7fffd321ea30;  alias, 1 drivers
v0x7fffd31fa890_0 .net "shamt", 4 0, L_0x7fffd321f250;  alias, 1 drivers
L_0x7fffd321e420 .part v0x7fffd31ffb50_0, 26, 6;
L_0x7fffd321e550 .cmp/ne 2, L_0x7fffd320d440, L_0x7f3492550258;
L_0x7fffd321e5f0 .part v0x7fffd31ffb50_0, 21, 5;
L_0x7fffd321e720 .functor MUXZ 5, L_0x7f34925502a0, L_0x7fffd321e5f0, L_0x7fffd321e550, C4<>;
L_0x7fffd321e860 .cmp/ne 2, L_0x7fffd320d440, L_0x7f34925502e8;
L_0x7fffd321e950 .part v0x7fffd31ffb50_0, 16, 5;
L_0x7fffd321ea30 .functor MUXZ 5, L_0x7f3492550330, L_0x7fffd321e950, L_0x7fffd321e860, C4<>;
L_0x7fffd321ebc0 .cmp/eq 2, L_0x7fffd320d440, L_0x7f3492550378;
L_0x7fffd321ed00 .part v0x7fffd31ffb50_0, 11, 5;
L_0x7fffd321eda0 .functor MUXZ 5, L_0x7f34925503c0, L_0x7fffd321ed00, L_0x7fffd321ebc0, C4<>;
L_0x7fffd321ef40 .cmp/eq 2, L_0x7fffd320d440, L_0x7f3492550408;
L_0x7fffd321f140 .part v0x7fffd31ffb50_0, 6, 5;
L_0x7fffd321f250 .functor MUXZ 5, L_0x7f3492550450, L_0x7fffd321f140, L_0x7fffd321ef40, C4<>;
L_0x7fffd321f540 .cmp/eq 2, L_0x7fffd320d440, L_0x7f3492550498;
L_0x7fffd321f6b0 .part v0x7fffd31ffb50_0, 0, 6;
L_0x7fffd321f860 .functor MUXZ 6, L_0x7f34925504e0, L_0x7fffd321f6b0, L_0x7fffd321f540, C4<>;
L_0x7fffd321fa80 .cmp/eq 2, L_0x7fffd320d440, L_0x7f3492550528;
L_0x7fffd321fb70 .part v0x7fffd31ffb50_0, 0, 16;
L_0x7fffd321fcb0 .functor MUXZ 16, L_0x7f3492550570, L_0x7fffd321fb70, L_0x7fffd321fa80, C4<>;
L_0x7fffd321fe40 .cmp/eq 2, L_0x7fffd320d440, L_0x7f34925505b8;
L_0x7fffd321fc10 .part v0x7fffd31ffb50_0, 0, 26;
L_0x7fffd321ffe0 .functor MUXZ 26, L_0x7f3492550600, L_0x7fffd321fc10, L_0x7fffd321fe40, C4<>;
S_0x7fffd31faa90 .scope module, "exmem" "EXMEM" 5 197, 13 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WB"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "RegWritereg"
    .port_info 5 /INPUT 1 "MRead"
    .port_info 6 /INPUT 1 "MWrite"
    .port_info 7 /INPUT 32 "ALUOut"
    .port_info 8 /INPUT 5 "RegRD"
    .port_info 9 /INPUT 32 "WriteDataIn"
    .port_info 10 /OUTPUT 1 "MWritereg"
    .port_info 11 /OUTPUT 1 "MReadreg"
    .port_info 12 /OUTPUT 1 "WBreg"
    .port_info 13 /OUTPUT 32 "ALUreg"
    .port_info 14 /OUTPUT 5 "RegRDreg"
    .port_info 15 /OUTPUT 32 "WriteDataOut"
    .port_info 16 /INPUT 1 "EXMEMWrite"
v0x7fffd31fae40_0 .net "ALUOut", 31 0, v0x7fffd31f2d00_0;  alias, 1 drivers
v0x7fffd31faf50_0 .var "ALUreg", 31 0;
v0x7fffd31faff0_0 .net "EXMEMWrite", 0 0, v0x7fffd31f3300_0;  alias, 1 drivers
v0x7fffd31fb0f0_0 .net "MRead", 0 0, v0x7fffd31fde40_0;  alias, 1 drivers
v0x7fffd31fb1c0_0 .var "MReadreg", 0 0;
v0x7fffd31fb260_0 .net "MWrite", 0 0, v0x7fffd31fdf80_0;  alias, 1 drivers
v0x7fffd31fb300_0 .var "MWritereg", 0 0;
v0x7fffd31fb3d0_0 .net "RegRD", 4 0, v0x7fffd3203ed0_0;  alias, 1 drivers
v0x7fffd31fb470_0 .var "RegRDreg", 4 0;
v0x7fffd31fb5a0_0 .net "RegWrite", 0 0, v0x7fffd31fead0_0;  alias, 1 drivers
v0x7fffd31fb660_0 .var "RegWritereg", 0 0;
v0x7fffd31fb720_0 .net "WB", 0 0, v0x7fffd31fec10_0;  alias, 1 drivers
v0x7fffd31fb7e0_0 .var "WBreg", 0 0;
v0x7fffd31fb8a0_0 .net "WriteDataIn", 31 0, v0x7fffd31f4a70_0;  alias, 1 drivers
v0x7fffd31fb990_0 .var "WriteDataOut", 31 0;
v0x7fffd31fba60_0 .net "clock", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd31fbb30_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
S_0x7fffd31fbdc0 .scope module, "extend_block" "immExtend" 5 118, 14 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm"
    .port_info 1 /INPUT 1 "ExtSel"
    .port_info 2 /OUTPUT 32 "out"
v0x7fffd31fbfb0_0 .net "ExtSel", 0 0, v0x7fffd3198320_0;  alias, 1 drivers
v0x7fffd31fc0a0_0 .net *"_s1", 0 0, L_0x7fffd32202d0;  1 drivers
v0x7fffd31fc160_0 .net *"_s2", 15 0, L_0x7fffd3220370;  1 drivers
v0x7fffd31fc250_0 .net *"_s4", 31 0, L_0x7fffd3220520;  1 drivers
L_0x7f3492550690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd31fc330_0 .net/2u *"_s6", 15 0, L_0x7f3492550690;  1 drivers
v0x7fffd31fc460_0 .net *"_s8", 31 0, L_0x7fffd32205c0;  1 drivers
v0x7fffd31fc540_0 .net "imm", 15 0, L_0x7fffd321fcb0;  alias, 1 drivers
v0x7fffd31fc600_0 .net "out", 31 0, L_0x7fffd32206b0;  alias, 1 drivers
L_0x7fffd32202d0 .part L_0x7fffd321fcb0, 15, 1;
LS_0x7fffd3220370_0_0 .concat [ 1 1 1 1], L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0;
LS_0x7fffd3220370_0_4 .concat [ 1 1 1 1], L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0;
LS_0x7fffd3220370_0_8 .concat [ 1 1 1 1], L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0;
LS_0x7fffd3220370_0_12 .concat [ 1 1 1 1], L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0, L_0x7fffd32202d0;
L_0x7fffd3220370 .concat [ 4 4 4 4], LS_0x7fffd3220370_0_0, LS_0x7fffd3220370_0_4, LS_0x7fffd3220370_0_8, LS_0x7fffd3220370_0_12;
L_0x7fffd3220520 .concat [ 16 16 0 0], L_0x7fffd321fcb0, L_0x7fffd3220370;
L_0x7fffd32205c0 .concat [ 16 16 0 0], L_0x7fffd321fcb0, L_0x7f3492550690;
L_0x7fffd32206b0 .functor MUXZ 32, L_0x7fffd32205c0, L_0x7fffd3220520, v0x7fffd3198320_0, C4<>;
S_0x7fffd31fc730 .scope module, "forwarding_unit" "Forward" 5 285, 15 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "MEMRegRd"
    .port_info 1 /INPUT 5 "WBRegRd"
    .port_info 2 /INPUT 5 "EXRegRs"
    .port_info 3 /INPUT 5 "EXRegRt"
    .port_info 4 /INPUT 1 "MEM_RegWrite"
    .port_info 5 /INPUT 1 "WB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x7fffd31fcb00_0 .net "EXRegRs", 4 0, v0x7fffd31fe750_0;  alias, 1 drivers
v0x7fffd31fcc00_0 .net "EXRegRt", 4 0, v0x7fffd31fe900_0;  alias, 1 drivers
v0x7fffd31fccf0_0 .var "ForwardA", 1 0;
v0x7fffd31fcdf0_0 .var "ForwardB", 1 0;
v0x7fffd31fcec0_0 .net "MEMRegRd", 4 0, v0x7fffd31fb470_0;  alias, 1 drivers
v0x7fffd31fcfb0_0 .net "MEM_RegWrite", 0 0, v0x7fffd31fb660_0;  alias, 1 drivers
v0x7fffd31fd080_0 .net "WBRegRd", 4 0, v0x7fffd3201de0_0;  alias, 1 drivers
v0x7fffd31fd120_0 .net "WB_RegWrite", 0 0, v0x7fffd3201f90_0;  alias, 1 drivers
E_0x7fffd31fca20/0 .event edge, v0x7fffd31fb660_0, v0x7fffd31fb470_0, v0x7fffd31f34a0_0, v0x7fffd31fd080_0;
E_0x7fffd31fca20/1 .event edge, v0x7fffd31fd120_0;
E_0x7fffd31fca20 .event/or E_0x7fffd31fca20/0, E_0x7fffd31fca20/1;
E_0x7fffd31fca90/0 .event edge, v0x7fffd31fd080_0, v0x7fffd31fd120_0, v0x7fffd31fcb00_0, v0x7fffd31fb470_0;
E_0x7fffd31fca90/1 .event edge, v0x7fffd31fb660_0;
E_0x7fffd31fca90 .event/or E_0x7fffd31fca90/0, E_0x7fffd31fca90/1;
S_0x7fffd31fd310 .scope module, "idex" "IDEX" 5 139, 16 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WB"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "RegWritereg"
    .port_info 5 /INPUT 1 "MRead"
    .port_info 6 /INPUT 1 "MWrite"
    .port_info 7 /INPUT 4 "OPSEL"
    .port_info 8 /INPUT 1 "BSRC"
    .port_info 9 /INPUT 2 "RegDst"
    .port_info 10 /INPUT 32 "DataA"
    .port_info 11 /INPUT 32 "DataB"
    .port_info 12 /INPUT 32 "imm_value"
    .port_info 13 /INPUT 6 "aluControl"
    .port_info 14 /INPUT 5 "RegRs"
    .port_info 15 /INPUT 5 "RegRt"
    .port_info 16 /INPUT 5 "RegRd"
    .port_info 17 /OUTPUT 1 "WBreg"
    .port_info 18 /OUTPUT 1 "MReadreg"
    .port_info 19 /OUTPUT 1 "MWritereg"
    .port_info 20 /OUTPUT 4 "OPSELreg"
    .port_info 21 /OUTPUT 1 "BSRCreg"
    .port_info 22 /OUTPUT 2 "RegDstreg"
    .port_info 23 /OUTPUT 32 "DataAreg"
    .port_info 24 /OUTPUT 32 "DataBreg"
    .port_info 25 /OUTPUT 32 "imm_valuereg"
    .port_info 26 /OUTPUT 5 "RegRsreg"
    .port_info 27 /OUTPUT 5 "RegRtreg"
    .port_info 28 /OUTPUT 5 "RegRdreg"
    .port_info 29 /OUTPUT 6 "aluControlreg"
    .port_info 30 /INPUT 1 "IDEXWrite"
v0x7fffd31fd780_0 .net "BSRC", 0 0, L_0x7fffd3220c70;  1 drivers
v0x7fffd31fd860_0 .var "BSRCreg", 0 0;
v0x7fffd31fd920_0 .net "DataA", 31 0, v0x7fffd3204e30_0;  alias, 1 drivers
v0x7fffd31fda10_0 .var "DataAreg", 31 0;
v0x7fffd31fdb00_0 .net "DataB", 31 0, v0x7fffd3204fd0_0;  alias, 1 drivers
v0x7fffd31fdc10_0 .var "DataBreg", 31 0;
v0x7fffd31fdcd0_0 .net "IDEXWrite", 0 0, v0x7fffd31f3620_0;  alias, 1 drivers
v0x7fffd31fdda0_0 .net "MRead", 0 0, L_0x7fffd32209b0;  1 drivers
v0x7fffd31fde40_0 .var "MReadreg", 0 0;
v0x7fffd31fdee0_0 .net "MWrite", 0 0, L_0x7fffd3220ae0;  1 drivers
v0x7fffd31fdf80_0 .var "MWritereg", 0 0;
v0x7fffd31fe020_0 .net "OPSEL", 3 0, L_0x7fffd3220bd0;  1 drivers
v0x7fffd31fe0e0_0 .var "OPSELreg", 3 0;
v0x7fffd31fe1c0_0 .net "RegDst", 1 0, L_0x7fffd3220d70;  1 drivers
v0x7fffd31fe2a0_0 .var "RegDstreg", 1 0;
v0x7fffd31fe380_0 .net "RegRd", 4 0, L_0x7fffd321eda0;  alias, 1 drivers
v0x7fffd31fe470_0 .var "RegRdreg", 4 0;
v0x7fffd31fe640_0 .net "RegRs", 4 0, L_0x7fffd321e720;  alias, 1 drivers
v0x7fffd31fe750_0 .var "RegRsreg", 4 0;
v0x7fffd31fe810_0 .net "RegRt", 4 0, L_0x7fffd321ea30;  alias, 1 drivers
v0x7fffd31fe900_0 .var "RegRtreg", 4 0;
v0x7fffd31fea10_0 .net "RegWrite", 0 0, L_0x7fffd32208d0;  1 drivers
v0x7fffd31fead0_0 .var "RegWritereg", 0 0;
v0x7fffd31feb70_0 .net "WB", 0 0, L_0x7fffd32207e0;  1 drivers
v0x7fffd31fec10_0 .var "WBreg", 0 0;
v0x7fffd31fecb0_0 .net "aluControl", 5 0, v0x7fffd31f5a80_0;  alias, 1 drivers
v0x7fffd31fed80_0 .var "aluControlreg", 5 0;
v0x7fffd31fee50_0 .net "clock", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd31fef40_0 .net "imm_value", 31 0, L_0x7fffd32206b0;  alias, 1 drivers
v0x7fffd31ff030_0 .var "imm_valuereg", 31 0;
v0x7fffd31ff110_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
S_0x7fffd31ff6e0 .scope module, "ifid" "IFID" 5 84, 17 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "flush"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "IFIDWrite"
    .port_info 4 /INPUT 32 "PC_Plus4"
    .port_info 5 /INPUT 32 "Inst"
    .port_info 6 /OUTPUT 32 "InstReg"
    .port_info 7 /OUTPUT 32 "PC_Plus4Reg"
v0x7fffd31ff9d0_0 .net "IFIDWrite", 0 0, v0x7fffd31f38f0_0;  alias, 1 drivers
v0x7fffd31ffa90_0 .net "Inst", 31 0, v0x7fffd3200470_0;  alias, 1 drivers
v0x7fffd31ffb50_0 .var "InstReg", 31 0;
v0x7fffd31ffbf0_0 .net "PC_Plus4", 31 0, L_0x7fffd321e280;  alias, 1 drivers
v0x7fffd31ffcb0_0 .var "PC_Plus4Reg", 31 0;
v0x7fffd31ffde0_0 .net "clock", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd31ffe80_0 .net "flush", 0 0, L_0x7fffd320d7e0;  alias, 1 drivers
v0x7fffd31fff40_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
S_0x7fffd3200130 .scope module, "instruction_block" "instructionFlow" 5 76, 18 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "com"
v0x7fffd3200390_0 .net "addr", 31 0, v0x7fffd3202fc0_0;  alias, 1 drivers
v0x7fffd3200470_0 .var "com", 31 0;
E_0x7fffd3200310 .event edge, v0x7fffd31f5590_0;
S_0x7fffd3200580 .scope module, "jumpExtend_block" "jumpExtend" 5 107, 19 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7f3492550648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd3200790_0 .net/2u *"_s0", 5 0, L_0x7f3492550648;  1 drivers
v0x7fffd3200890_0 .net "in", 25 0, L_0x7fffd321ffe0;  alias, 1 drivers
v0x7fffd3200980_0 .net "out", 31 0, L_0x7fffd3220230;  alias, 1 drivers
L_0x7fffd3220230 .concat [ 26 6 0 0], L_0x7fffd321ffe0, L_0x7f3492550648;
S_0x7fffd3200ab0 .scope module, "memory_block" "memory" 5 234, 20 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "wenable"
    .port_info 5 /INPUT 1 "renable"
    .port_info 6 /OUTPUT 32 "rdata"
v0x7fffd3200d70_0 .net "addr", 31 0, v0x7fffd31f7540_0;  alias, 1 drivers
v0x7fffd3200e60_0 .net "clk", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd3200f00 .array "mem", 63 0, 7 0;
v0x7fffd3200fd0_0 .var "rdata", 31 0;
v0x7fffd32010a0_0 .net "renable", 0 0, v0x7fffd31f7700_0;  alias, 1 drivers
v0x7fffd3201140_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
v0x7fffd3201270_0 .net "wdata", 31 0, v0x7fffd31f77c0_0;  alias, 1 drivers
v0x7fffd3201340_0 .net "wenable", 0 0, v0x7fffd31f78a0_0;  alias, 1 drivers
S_0x7fffd32014d0 .scope module, "memwb" "MEMWB" 5 243, 21 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WB"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "RegWritereg"
    .port_info 5 /INPUT 32 "Memout"
    .port_info 6 /INPUT 32 "ALUOut"
    .port_info 7 /INPUT 5 "RegRD"
    .port_info 8 /OUTPUT 1 "WBreg"
    .port_info 9 /OUTPUT 32 "Memreg"
    .port_info 10 /OUTPUT 32 "ALUreg"
    .port_info 11 /OUTPUT 5 "RegRDreg"
    .port_info 12 /INPUT 1 "MEMWBWrite"
v0x7fffd32018a0_0 .net "ALUOut", 31 0, v0x7fffd31faf50_0;  alias, 1 drivers
v0x7fffd3201980_0 .var "ALUreg", 31 0;
v0x7fffd3201a60_0 .net "MEMWBWrite", 0 0, v0x7fffd31f39b0_0;  alias, 1 drivers
v0x7fffd3201b60_0 .net "Memout", 31 0, v0x7fffd31f7ce0_0;  alias, 1 drivers
v0x7fffd3201c30_0 .var "Memreg", 31 0;
v0x7fffd3201cd0_0 .net "RegRD", 4 0, v0x7fffd31fb470_0;  alias, 1 drivers
v0x7fffd3201de0_0 .var "RegRDreg", 4 0;
v0x7fffd3201ea0_0 .net "RegWrite", 0 0, v0x7fffd31fb660_0;  alias, 1 drivers
v0x7fffd3201f90_0 .var "RegWritereg", 0 0;
v0x7fffd32020c0_0 .net "WB", 0 0, v0x7fffd31fb7e0_0;  alias, 1 drivers
v0x7fffd3202160_0 .var "WBreg", 0 0;
v0x7fffd3202200_0 .net "clock", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd32022a0_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
S_0x7fffd32024a0 .scope module, "pc4_block" "PCinc4" 5 80, 22 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7f3492550210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd3202640_0 .net/2u *"_s0", 31 0, L_0x7f3492550210;  1 drivers
v0x7fffd3202740_0 .net "in", 31 0, v0x7fffd3202fc0_0;  alias, 1 drivers
v0x7fffd3202850_0 .net "out", 31 0, L_0x7fffd321e280;  alias, 1 drivers
L_0x7fffd321e280 .arith/sum 32, v0x7fffd3202fc0_0, L_0x7f3492550210;
S_0x7fffd3202960 .scope module, "pc_block" "PC" 5 68, 23 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "newPC"
    .port_info 3 /OUTPUT 32 "pc"
    .port_info 4 /INPUT 1 "PCWrite"
P_0x7fffd3202b30 .param/l "counterWidth" 1 23 3, +C4<00000000000000000000000000100000>;
v0x7fffd3202cc0_0 .net "PCWrite", 0 0, v0x7fffd31f3a70_0;  alias, 1 drivers
v0x7fffd3202d90_0 .net "clk", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd3202e30_0 .net "newPC", 31 0, v0x7fffd3203770_0;  alias, 1 drivers
v0x7fffd3202f00_0 .net "pc", 31 0, v0x7fffd3202fc0_0;  alias, 1 drivers
v0x7fffd3202fc0_0 .var "programCounter", 31 0;
v0x7fffd32030f0_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
S_0x7fffd3203230 .scope module, "pcmux_block" "PCmux" 5 111, 24 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "br"
    .port_info 1 /INPUT 32 "jump"
    .port_info 2 /INPUT 32 "pc4"
    .port_info 3 /INPUT 2 "PCSrc"
    .port_info 4 /OUTPUT 32 "out"
v0x7fffd3203490_0 .net "PCSrc", 1 0, v0x7fffd319b110_0;  alias, 1 drivers
v0x7fffd32035a0_0 .net "br", 31 0, L_0x7fffd32215c0;  alias, 1 drivers
v0x7fffd3203670_0 .net "jump", 31 0, L_0x7fffd3220230;  alias, 1 drivers
v0x7fffd3203770_0 .var "out", 31 0;
v0x7fffd3203840_0 .net "pc4", 31 0, L_0x7fffd321e280;  alias, 1 drivers
E_0x7fffd3203400 .event edge, v0x7fffd319b110_0, v0x7fffd31ffbf0_0, v0x7fffd3200980_0, v0x7fffd31f54b0_0;
S_0x7fffd3203a00 .scope module, "regWriteMUX_block" "regWriteMUX" 5 174, 25 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r2"
    .port_info 1 /INPUT 5 "r3"
    .port_info 2 /INPUT 2 "RegDst"
    .port_info 3 /OUTPUT 5 "wn"
v0x7fffd3203c50_0 .net "RegDst", 1 0, v0x7fffd31fe2a0_0;  alias, 1 drivers
v0x7fffd3203d30_0 .net "r2", 4 0, v0x7fffd31fe900_0;  alias, 1 drivers
v0x7fffd3203dd0_0 .net "r3", 4 0, v0x7fffd31fe470_0;  alias, 1 drivers
v0x7fffd3203ed0_0 .var "wn", 4 0;
E_0x7fffd3203bd0 .event edge, v0x7fffd31fe2a0_0, v0x7fffd31fe470_0, v0x7fffd31f34a0_0;
S_0x7fffd3204030 .scope module, "regimmChoose_block" "regImmMUX" 5 180, 26 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r2"
    .port_info 1 /INPUT 32 "imm"
    .port_info 2 /INPUT 1 "BSrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fffd3204200_0 .net "BSrc", 0 0, v0x7fffd31fd860_0;  alias, 1 drivers
v0x7fffd32042f0_0 .net "imm", 31 0, v0x7fffd31ff030_0;  alias, 1 drivers
v0x7fffd32043c0_0 .net "out", 31 0, L_0x7fffd3220e10;  alias, 1 drivers
v0x7fffd32044c0_0 .net "r2", 31 0, v0x7fffd31f4a70_0;  alias, 1 drivers
L_0x7fffd3220e10 .functor MUXZ 32, v0x7fffd31f4a70_0, v0x7fffd31ff030_0, v0x7fffd31fd860_0, C4<>;
S_0x7fffd3204610 .scope module, "register_block" "registerBlock" 5 128, 27 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "r1"
    .port_info 3 /INPUT 5 "r2"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 5 "wdest"
    .port_info 6 /INPUT 32 "wdata"
    .port_info 7 /OUTPUT 32 "r1value"
    .port_info 8 /OUTPUT 32 "r2value"
P_0x7fffd32047e0 .param/l "regBits" 1 27 3, +C4<00000000000000000000000000000101>;
P_0x7fffd3204820 .param/l "regCount" 1 27 4, +C4<00000000000000000000000000100000>;
P_0x7fffd3204860 .param/l "regWidth" 1 27 5, +C4<00000000000000000000000000100000>;
v0x7fffd3204cb0_0 .net "clk", 0 0, v0x7fffd320c870_0;  alias, 1 drivers
v0x7fffd3204d70_0 .net "r1", 4 0, L_0x7fffd321e720;  alias, 1 drivers
v0x7fffd3204e30_0 .var "r1value", 31 0;
v0x7fffd3204f30_0 .net "r2", 4 0, L_0x7fffd321ea30;  alias, 1 drivers
v0x7fffd3204fd0_0 .var "r2value", 31 0;
v0x7fffd32050e0 .array "registers", 31 0, 31 0;
v0x7fffd3205690_0 .net "rst", 0 0, v0x7fffd320c910_0;  alias, 1 drivers
v0x7fffd3205730_0 .net "wdata", 31 0, v0x7fffd3205ec0_0;  alias, 1 drivers
v0x7fffd3205840_0 .net "wdest", 4 0, v0x7fffd3201de0_0;  alias, 1 drivers
v0x7fffd3205900_0 .net "write", 0 0, v0x7fffd3201f90_0;  alias, 1 drivers
v0x7fffd32050e0_0 .array/port v0x7fffd32050e0, 0;
v0x7fffd32050e0_1 .array/port v0x7fffd32050e0, 1;
v0x7fffd32050e0_2 .array/port v0x7fffd32050e0, 2;
E_0x7fffd3204b30/0 .event edge, v0x7fffd31f3730_0, v0x7fffd32050e0_0, v0x7fffd32050e0_1, v0x7fffd32050e0_2;
v0x7fffd32050e0_3 .array/port v0x7fffd32050e0, 3;
v0x7fffd32050e0_4 .array/port v0x7fffd32050e0, 4;
v0x7fffd32050e0_5 .array/port v0x7fffd32050e0, 5;
v0x7fffd32050e0_6 .array/port v0x7fffd32050e0, 6;
E_0x7fffd3204b30/1 .event edge, v0x7fffd32050e0_3, v0x7fffd32050e0_4, v0x7fffd32050e0_5, v0x7fffd32050e0_6;
v0x7fffd32050e0_7 .array/port v0x7fffd32050e0, 7;
v0x7fffd32050e0_8 .array/port v0x7fffd32050e0, 8;
v0x7fffd32050e0_9 .array/port v0x7fffd32050e0, 9;
v0x7fffd32050e0_10 .array/port v0x7fffd32050e0, 10;
E_0x7fffd3204b30/2 .event edge, v0x7fffd32050e0_7, v0x7fffd32050e0_8, v0x7fffd32050e0_9, v0x7fffd32050e0_10;
v0x7fffd32050e0_11 .array/port v0x7fffd32050e0, 11;
v0x7fffd32050e0_12 .array/port v0x7fffd32050e0, 12;
v0x7fffd32050e0_13 .array/port v0x7fffd32050e0, 13;
v0x7fffd32050e0_14 .array/port v0x7fffd32050e0, 14;
E_0x7fffd3204b30/3 .event edge, v0x7fffd32050e0_11, v0x7fffd32050e0_12, v0x7fffd32050e0_13, v0x7fffd32050e0_14;
v0x7fffd32050e0_15 .array/port v0x7fffd32050e0, 15;
v0x7fffd32050e0_16 .array/port v0x7fffd32050e0, 16;
v0x7fffd32050e0_17 .array/port v0x7fffd32050e0, 17;
v0x7fffd32050e0_18 .array/port v0x7fffd32050e0, 18;
E_0x7fffd3204b30/4 .event edge, v0x7fffd32050e0_15, v0x7fffd32050e0_16, v0x7fffd32050e0_17, v0x7fffd32050e0_18;
v0x7fffd32050e0_19 .array/port v0x7fffd32050e0, 19;
v0x7fffd32050e0_20 .array/port v0x7fffd32050e0, 20;
v0x7fffd32050e0_21 .array/port v0x7fffd32050e0, 21;
v0x7fffd32050e0_22 .array/port v0x7fffd32050e0, 22;
E_0x7fffd3204b30/5 .event edge, v0x7fffd32050e0_19, v0x7fffd32050e0_20, v0x7fffd32050e0_21, v0x7fffd32050e0_22;
v0x7fffd32050e0_23 .array/port v0x7fffd32050e0, 23;
v0x7fffd32050e0_24 .array/port v0x7fffd32050e0, 24;
v0x7fffd32050e0_25 .array/port v0x7fffd32050e0, 25;
v0x7fffd32050e0_26 .array/port v0x7fffd32050e0, 26;
E_0x7fffd3204b30/6 .event edge, v0x7fffd32050e0_23, v0x7fffd32050e0_24, v0x7fffd32050e0_25, v0x7fffd32050e0_26;
v0x7fffd32050e0_27 .array/port v0x7fffd32050e0, 27;
v0x7fffd32050e0_28 .array/port v0x7fffd32050e0, 28;
v0x7fffd32050e0_29 .array/port v0x7fffd32050e0, 29;
v0x7fffd32050e0_30 .array/port v0x7fffd32050e0, 30;
E_0x7fffd3204b30/7 .event edge, v0x7fffd32050e0_27, v0x7fffd32050e0_28, v0x7fffd32050e0_29, v0x7fffd32050e0_30;
v0x7fffd32050e0_31 .array/port v0x7fffd32050e0, 31;
E_0x7fffd3204b30/8 .event edge, v0x7fffd32050e0_31, v0x7fffd31f3810_0;
E_0x7fffd3204b30 .event/or E_0x7fffd3204b30/0, E_0x7fffd3204b30/1, E_0x7fffd3204b30/2, E_0x7fffd3204b30/3, E_0x7fffd3204b30/4, E_0x7fffd3204b30/5, E_0x7fffd3204b30/6, E_0x7fffd3204b30/7, E_0x7fffd3204b30/8;
S_0x7fffd3205b60 .scope module, "write_mux_block" "writeMUX" 5 260, 28 1 0, S_0x7fffd31f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "outALU"
    .port_info 1 /INPUT 32 "memory"
    .port_info 2 /INPUT 1 "WBSrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fffd3205d60_0 .net "WBSrc", 0 0, v0x7fffd3202160_0;  alias, 1 drivers
v0x7fffd3205e20_0 .net "memory", 31 0, v0x7fffd3201c30_0;  alias, 1 drivers
v0x7fffd3205ec0_0 .var "out", 31 0;
v0x7fffd3205f90_0 .net "outALU", 31 0, v0x7fffd3201980_0;  alias, 1 drivers
E_0x7fffd3205ce0 .event edge, v0x7fffd3202160_0, v0x7fffd3201980_0, v0x7fffd3201c30_0;
    .scope S_0x7fffd31c53b0;
T_0 ;
    %wait E_0x7fffd30d9bd0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd319b110_0, 0, 2;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd319b110_0, 0, 2;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x7fffd31f1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd319b110_0, 0, 2;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd319b110_0, 0, 2;
T_0.4 ;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd31c53b0;
T_1 ;
    %wait E_0x7fffd30d7c40;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd31f0c00_0, 0, 2;
    %load/vec4 v0x7fffd319a580_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd31f0c00_0, 0, 2;
T_1.0 ;
    %load/vec4 v0x7fffd319a580_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffd319a580_0;
    %parti/s 5, 1, 2;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd31f0c00_0, 0, 2;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd31c53b0;
T_2 ;
    %wait E_0x7fffd30d7c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f0ce0_0, 0, 1;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f0ce0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f0ce0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f0ce0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd31c53b0;
T_3 ;
    %wait E_0x7fffd30d7c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3198320_0, 0, 1;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3198320_0, 0, 1;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3198320_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd31c53b0;
T_4 ;
    %wait E_0x7fffd30d7ee0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd319ab20_0, 0, 4;
    %load/vec4 v0x7fffd31f1bc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fffd319a580_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7fffd319ab20_0, 0, 4;
T_4.0 ;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fffd319ab20_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fffd319ab20_0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffd319ab20_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd31c53b0;
T_5 ;
    %wait E_0x7fffd30d7c40;
    %load/vec4 v0x7fffd319a580_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fffd31c2390_0, 0, 1;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31c2390_0, 0, 1;
    %jmp T_5.1;
T_5.1 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd31c53b0;
T_6 ;
    %wait E_0x7fffd30d7c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3199290_0, 0, 1;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3199290_0, 0, 1;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd31c53b0;
T_7 ;
    %wait E_0x7fffd30d7c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3198b30_0, 0, 1;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3198b30_0, 0, 1;
    %jmp T_7.1;
T_7.1 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffd31c53b0;
T_8 ;
    %wait E_0x7fffd30d7c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f0da0_0, 0, 1;
    %load/vec4 v0x7fffd319a580_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f0da0_0, 0, 1;
    %jmp T_8.1;
T_8.1 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd3202960;
T_9 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd32030f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3202fc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffd3202cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffd3202e30_0;
    %assign/vec4 v0x7fffd3202fc0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd3200130;
T_10 ;
    %wait E_0x7fffd3200310;
    %load/vec4 v0x7fffd3200390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 32;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3200470_0, 0;
    %jmp T_10.14;
T_10.0 ;
    %pushi/vec4 2348810240, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.1 ;
    %pushi/vec4 2349072384, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.2 ;
    %pushi/vec4 536936453, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.3 ;
    %pushi/vec4 537001989, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.4 ;
    %pushi/vec4 2234400, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.5 ;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.6 ;
    %pushi/vec4 270729217, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.7 ;
    %pushi/vec4 545521668, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 8591392, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 2894266368, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 2357329920, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 541196293, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 134217735, 0, 32;
    %store/vec4 v0x7fffd3200470_0, 0, 32;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffd31ff6e0;
T_11 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd31fff40_0;
    %load/vec4 v0x7fffd31ffe80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31ffb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31ffcb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffd31ff9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffd31ffa90_0;
    %assign/vec4 v0x7fffd31ffb50_0, 0;
    %load/vec4 v0x7fffd31ffbf0_0;
    %assign/vec4 v0x7fffd31ffcb0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffd3203230;
T_12 ;
    %wait E_0x7fffd3203400;
    %load/vec4 v0x7fffd3203490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffd3203840_0;
    %store/vec4 v0x7fffd3203770_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffd3203670_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fffd3203770_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffd32035a0_0;
    %store/vec4 v0x7fffd3203770_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3203770_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd31f5740;
T_13 ;
    %wait E_0x7fffd31f3ed0;
    %load/vec4 v0x7fffd31f59a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v0x7fffd31f59a0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd31f5a80_0, 0, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x7fffd31f5b40_0;
    %store/vec4 v0x7fffd31f5a80_0, 0, 6;
    %jmp T_13.5;
T_13.1 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7fffd31f5a80_0, 0, 6;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x7fffd31f5a80_0, 0, 6;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd31f5a80_0, 0, 6;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffd3204610;
T_14 ;
    %wait E_0x7fffd3204b30;
    %load/vec4 v0x7fffd3204d70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd32050e0, 4;
    %store/vec4 v0x7fffd3204e30_0, 0, 32;
    %load/vec4 v0x7fffd3204f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd32050e0, 4;
    %store/vec4 v0x7fffd3204fd0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffd3204610;
T_15 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd3205690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffd3205900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fffd3205730_0;
    %load/vec4 v0x7fffd3205840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd32050e0, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffd31fd310;
T_16 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd31ff110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fec10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fead0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fde40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fd860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd31fe0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd31fe2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31fda10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31fdc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31ff030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd31fe750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd31fe900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd31fe470_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffd31fed80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffd31fdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fffd31feb70_0;
    %assign/vec4 v0x7fffd31fec10_0, 0;
    %load/vec4 v0x7fffd31fea10_0;
    %assign/vec4 v0x7fffd31fead0_0, 0;
    %load/vec4 v0x7fffd31fdee0_0;
    %assign/vec4 v0x7fffd31fdf80_0, 0;
    %load/vec4 v0x7fffd31fdda0_0;
    %assign/vec4 v0x7fffd31fde40_0, 0;
    %load/vec4 v0x7fffd31fd780_0;
    %assign/vec4 v0x7fffd31fd860_0, 0;
    %load/vec4 v0x7fffd31fe020_0;
    %assign/vec4 v0x7fffd31fe0e0_0, 0;
    %load/vec4 v0x7fffd31fe1c0_0;
    %assign/vec4 v0x7fffd31fe2a0_0, 0;
    %load/vec4 v0x7fffd31fd920_0;
    %assign/vec4 v0x7fffd31fda10_0, 0;
    %load/vec4 v0x7fffd31fdb00_0;
    %assign/vec4 v0x7fffd31fdc10_0, 0;
    %load/vec4 v0x7fffd31fef40_0;
    %assign/vec4 v0x7fffd31ff030_0, 0;
    %load/vec4 v0x7fffd31fe640_0;
    %assign/vec4 v0x7fffd31fe750_0, 0;
    %load/vec4 v0x7fffd31fe810_0;
    %assign/vec4 v0x7fffd31fe900_0, 0;
    %load/vec4 v0x7fffd31fe380_0;
    %assign/vec4 v0x7fffd31fe470_0, 0;
    %load/vec4 v0x7fffd31fecb0_0;
    %assign/vec4 v0x7fffd31fed80_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd3203a00;
T_17 ;
    %wait E_0x7fffd3203bd0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fffd3203ed0_0, 0, 5;
    %load/vec4 v0x7fffd3203c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x7fffd3203dd0_0;
    %store/vec4 v0x7fffd3203ed0_0, 0, 5;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v0x7fffd3203d30_0;
    %store/vec4 v0x7fffd3203ed0_0, 0, 5;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffd31f21e0;
T_18 ;
    %wait E_0x7fffd30d9a80;
    %load/vec4 v0x7fffd31f25d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fffd31f25d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fffd31f2de0_0;
    %store/vec4 v0x7fffd31f2d00_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fffd31f2ec0_0;
    %store/vec4 v0x7fffd31f2d00_0, 0, 32;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fffd31f25d0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x7fffd31f2ec0_0;
    %store/vec4 v0x7fffd31f2d00_0, 0, 32;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x7fffd31f2ec0_0;
    %store/vec4 v0x7fffd31f2d00_0, 0, 32;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x7fffd31f2de0_0;
    %store/vec4 v0x7fffd31f2d00_0, 0, 32;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffd31faa90;
T_19 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd31fbb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fb7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fb660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31fb300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31faf50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd31fb470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31fb990_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffd31faff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fffd31fb720_0;
    %assign/vec4 v0x7fffd31fb7e0_0, 0;
    %load/vec4 v0x7fffd31fb5a0_0;
    %assign/vec4 v0x7fffd31fb660_0, 0;
    %load/vec4 v0x7fffd31fb0f0_0;
    %assign/vec4 v0x7fffd31fb1c0_0, 0;
    %load/vec4 v0x7fffd31fb260_0;
    %assign/vec4 v0x7fffd31fb300_0, 0;
    %load/vec4 v0x7fffd31fae40_0;
    %assign/vec4 v0x7fffd31faf50_0, 0;
    %load/vec4 v0x7fffd31fb3d0_0;
    %assign/vec4 v0x7fffd31fb470_0, 0;
    %load/vec4 v0x7fffd31fb8a0_0;
    %assign/vec4 v0x7fffd31fb990_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffd31f5c80;
T_20 ;
    %wait E_0x7fffd31f62c0;
    %load/vec4 v0x7fffd31f6ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fffd31f6330_0;
    %store/vec4 v0x7fffd31f7ce0_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fffd31f6430_0;
    %store/vec4 v0x7fffd31f7ce0_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fffd31f6510_0;
    %store/vec4 v0x7fffd31f7ce0_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x7fffd31f65d0_0;
    %store/vec4 v0x7fffd31f7ce0_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffd31f5c80;
T_21 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd31f7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
    %pushi/vec4 0, 0, 155;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 0, 4;
    %pushi/vec4 0, 0, 155;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 0, 4;
    %pushi/vec4 0, 0, 155;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 0, 4;
    %pushi/vec4 0, 0, 155;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31f77c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd31f7540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31f7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd31f78a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffd31f7ea0_0;
    %load/vec4 v0x7fffd31f72c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fffd31f7100_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %load/vec4 v0x7fffd31f7100_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v0x7fffd31f7620_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %load/vec4 v0x7fffd31f7100_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v0x7fffd31f7620_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %load/vec4 v0x7fffd31f7100_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v0x7fffd31f7620_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %load/vec4 v0x7fffd31f7100_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x7fffd31f7620_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 0, 4;
    %load/vec4 v0x7fffd31f8180_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd31f6f80, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd31f7100_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffd31f5c80;
T_22 ;
    %wait E_0x7fffd31f61b0;
    %load/vec4 v0x7fffd31f7ea0_0;
    %load/vec4 v0x7fffd31f72c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd31f77c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %load/vec4 v0x7fffd31f7100_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x7fffd31f7960_0;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x7fffd31f7a40_0;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x7fffd31f7b20_0;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0x7fffd31f7c00_0;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fffd31f7ea0_0;
    %load/vec4 v0x7fffd31f72c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd31f77c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x7fffd31f84c0_0;
    %load/vec4 v0x7fffd31f72c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %load/vec4 v0x7fffd31f6de0_0;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %load/vec4 v0x7fffd31f83e0_0;
    %store/vec4 v0x7fffd31f77c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x7fffd31f84c0_0;
    %load/vec4 v0x7fffd31f72c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x7fffd31f6de0_0;
    %store/vec4 v0x7fffd31f7540_0, 0, 32;
    %load/vec4 v0x7fffd31f83e0_0;
    %store/vec4 v0x7fffd31f77c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f7700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f78a0_0, 0, 1;
    %load/vec4 v0x7fffd31f6ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %jmp T_22.17;
T_22.13 ;
    %load/vec4 v0x7fffd31f83e0_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffd31f6f80, 4, 5;
    %jmp T_22.17;
T_22.14 ;
    %load/vec4 v0x7fffd31f83e0_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffd31f6f80, 4, 5;
    %jmp T_22.17;
T_22.15 ;
    %load/vec4 v0x7fffd31f83e0_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffd31f6f80, 4, 5;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x7fffd31f83e0_0;
    %load/vec4 v0x7fffd31f7380_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffd31f6f80, 4, 5;
    %jmp T_22.17;
T_22.17 ;
    %pop/vec4 1;
T_22.11 ;
T_22.10 ;
T_22.8 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fffd3200ab0;
T_23 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd3201140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3200fd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fffd3201340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7fffd3201270_0;
    %split/vec4 8;
    %load/vec4 v0x7fffd3200d70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd3200d70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd3200d70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
    %ix/getv 3, v0x7fffd3200d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3200f00, 0, 4;
T_23.2 ;
    %load/vec4 v0x7fffd32010a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %ix/getv 4, v0x7fffd3200d70_0;
    %load/vec4a v0x7fffd3200f00, 4;
    %load/vec4 v0x7fffd3200d70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd3200f00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd3200d70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd3200f00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd3200d70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd3200f00, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffd3200fd0_0, 0;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffd32014d0;
T_24 ;
    %wait E_0x7fffd31f6260;
    %load/vec4 v0x7fffd32022a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3202160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3201f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3201c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3201980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd3201de0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fffd3201a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fffd32020c0_0;
    %assign/vec4 v0x7fffd3202160_0, 0;
    %load/vec4 v0x7fffd3201ea0_0;
    %assign/vec4 v0x7fffd3201f90_0, 0;
    %load/vec4 v0x7fffd3201b60_0;
    %assign/vec4 v0x7fffd3201c30_0, 0;
    %load/vec4 v0x7fffd32018a0_0;
    %assign/vec4 v0x7fffd3201980_0, 0;
    %load/vec4 v0x7fffd3201cd0_0;
    %assign/vec4 v0x7fffd3201de0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fffd3205b60;
T_25 ;
    %wait E_0x7fffd3205ce0;
    %load/vec4 v0x7fffd3205d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v0x7fffd3205f90_0;
    %store/vec4 v0x7fffd3205ec0_0, 0, 32;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0x7fffd3205e20_0;
    %store/vec4 v0x7fffd3205ec0_0, 0, 32;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffd31f3020;
T_26 ;
    %wait E_0x7fffd31e1200;
    %load/vec4 v0x7fffd31f3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f38f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f3560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f3620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f3300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f39b0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fffd31f33e0_0;
    %load/vec4 v0x7fffd31f34a0_0;
    %load/vec4 v0x7fffd31f3730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd31f34a0_0;
    %load/vec4 v0x7fffd31f3810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f38f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd31f3560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f3620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f3300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f39b0_0, 0, 1;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f3a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f38f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f3560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f3620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f3300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd31f39b0_0, 0, 1;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffd31f3d50;
T_27 ;
    %wait E_0x7fffd31f3fb0;
    %load/vec4 v0x7fffd31f4020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v0x7fffd31f41e0_0;
    %assign/vec4 v0x7fffd31f4120_0, 0;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v0x7fffd31f4280_0;
    %assign/vec4 v0x7fffd31f4120_0, 0;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x7fffd31f4360_0;
    %assign/vec4 v0x7fffd31f4120_0, 0;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x7fffd31f4490_0;
    %assign/vec4 v0x7fffd31f4120_0, 0;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffd31f4670;
T_28 ;
    %wait E_0x7fffd31f48e0;
    %load/vec4 v0x7fffd31f4970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x7fffd31f4b50_0;
    %assign/vec4 v0x7fffd31f4a70_0, 0;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x7fffd31f4c10_0;
    %assign/vec4 v0x7fffd31f4a70_0, 0;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x7fffd31f4cd0_0;
    %assign/vec4 v0x7fffd31f4a70_0, 0;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x7fffd31f4dc0_0;
    %assign/vec4 v0x7fffd31f4a70_0, 0;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fffd31fc730;
T_29 ;
    %wait E_0x7fffd31fca90;
    %load/vec4 v0x7fffd31fcfb0_0;
    %load/vec4 v0x7fffd31fcec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd31fcec0_0;
    %load/vec4 v0x7fffd31fcb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd31fccf0_0, 0, 2;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fffd31fd120_0;
    %load/vec4 v0x7fffd31fd080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd31fd080_0;
    %load/vec4 v0x7fffd31fcb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffd31fcec0_0;
    %load/vec4 v0x7fffd31fcb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd31fccf0_0, 0, 2;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd31fccf0_0, 0, 2;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fffd31fc730;
T_30 ;
    %wait E_0x7fffd31fca20;
    %load/vec4 v0x7fffd31fd120_0;
    %load/vec4 v0x7fffd31fd080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd31fd080_0;
    %load/vec4 v0x7fffd31fcc00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffd31fcec0_0;
    %load/vec4 v0x7fffd31fcc00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd31fcdf0_0, 0, 2;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fffd31fcfb0_0;
    %load/vec4 v0x7fffd31fcec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd31fcec0_0;
    %load/vec4 v0x7fffd31fcc00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd31fcdf0_0, 0, 2;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd31fcdf0_0, 0, 2;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fffd319c3f0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd320c870_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x7fffd319c3f0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd320c910_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x7fffd319c3f0;
T_33 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd320c910_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x7fffd319c3f0;
T_34 ;
    %delay 120, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7fffd319c3f0;
T_35 ;
    %delay 1, 0;
    %load/vec4 v0x7fffd320c870_0;
    %nor/r;
    %store/vec4 v0x7fffd320c870_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fffd319c3f0;
T_36 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbanch.v";
    "cpu.v";
    "controlFlow.v";
    "dataFlow.v";
    "ALU.v";
    "hazard_detection.v";
    "BIGMUX2.v";
    "PCImm.v";
    "ALUdecoder.v";
    "cache.v";
    "comDecoder.v";
    "EXMEM.v";
    "immExtend.v";
    "forward.v";
    "IDEX.v";
    "IFID.v";
    "instructionFlow.v";
    "jumpExtend.v";
    "memory.v";
    "MEMWB.v";
    "PCinc4.v";
    "PC.v";
    "PCmux.v";
    "regWriteMUX.v";
    "regImmMUX.v";
    "registerBlock.v";
    "writeMUX.v";
