<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/muxtree.v.html" target="file-frame">third_party/tools/yosys/tests/simple/muxtree.v</a>
time_elapsed: 0.034s
</pre>
<pre>

module usb_tx_phy (
	clk,
	rst,
	DataOut_i,
	TxValid_i,
	hold_reg
);
	input clk;
	input rst;
	input DataOut_i;
	input TxValid_i;
	output reg hold_reg;
	reg state;
	reg next_state;
	reg ld_sop_d;
	reg ld_data_d;
	always @(posedge clk)
		if (ld_sop_d)
			hold_reg &lt;= 0;
		else
			hold_reg &lt;= DataOut_i;
	always @(posedge clk)
		if (!rst)
			state &lt;= 0;
		else
			state &lt;= next_state;
	always @(state or TxValid_i) begin
		next_state = state;
		ld_sop_d = 1&#39;b0;
		ld_data_d = 1&#39;b0;
		case (state)
			0:
				if (TxValid_i) begin
					ld_sop_d = 1&#39;b1;
					next_state = 1;
				end
			1:
				if (TxValid_i) begin
					ld_data_d = 1&#39;b1;
					next_state = 0;
				end
		endcase
	end
endmodule
module default_cases (
	a,
	y
);
	input [2:0] a;
	output reg [3:0] y;
	always @(*)
		case (a)
			3&#39;b000, 3&#39;b111: y &lt;= 0;
			3&#39;b001: y &lt;= 1;
			3&#39;b010: y &lt;= 2;
			3&#39;b100: y &lt;= 3;
			default: y &lt;= 4;
		endcase
endmodule
module select_leaves (
	R,
	C,
	D,
	Q
);
	input R;
	input C;
	input D;
	output reg Q;
	always @(posedge C)
		if (!R)
			Q &lt;= R;
		else
			Q &lt;= (Q ? Q : (D ? D : Q));
endmodule

</pre>
</body>