

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2'
================================================================
* Date:           Sun Jan 26 19:55:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.947 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    69989|    69989|  0.700 ms|  0.700 ms|  69985|  69985|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2  |    69987|    69987|         5|          1|          1|  69984|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 8 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten12"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln50 = store i7 0, i7 %i" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 14 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln51 = store i5 0, i5 %j" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 16 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 0, i5 %m" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 17 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i17 %indvar_flatten12" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 20 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln50 = icmp_eq  i17 %indvar_flatten12_load, i17 69984" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 21 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln50_2 = add i17 %indvar_flatten12_load, i17 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 22 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc21, void %L4.preheader.exitStub" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 23 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln50 = add i7 %i_load, i7 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 25 'add' 'add_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_eq  i10 %indvar_flatten_load, i10 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 26 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln50_2 = select i1 %icmp_ln51, i7 %add_ln50, i7 %i_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 27 'select' 'select_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln50_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 28 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_1)   --->   "%empty_116 = mul i17 %zext_ln50, i17 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 29 'mul' 'empty_116' <Predicate = (!icmp_ln50)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.77ns)   --->   "%switch_ln54 = switch i7 %select_ln50_2, void %arrayidx1737.case.95, i7 0, void %arrayidx1737.case.0, i7 1, void %arrayidx1737.case.1, i7 2, void %arrayidx1737.case.2, i7 3, void %arrayidx1737.case.3, i7 4, void %arrayidx1737.case.4, i7 5, void %arrayidx1737.case.5, i7 6, void %arrayidx1737.case.6, i7 7, void %arrayidx1737.case.7, i7 8, void %arrayidx1737.case.8, i7 9, void %arrayidx1737.case.9, i7 10, void %arrayidx1737.case.10, i7 11, void %arrayidx1737.case.11, i7 12, void %arrayidx1737.case.12, i7 13, void %arrayidx1737.case.13, i7 14, void %arrayidx1737.case.14, i7 15, void %arrayidx1737.case.15, i7 16, void %arrayidx1737.case.16, i7 17, void %arrayidx1737.case.17, i7 18, void %arrayidx1737.case.18, i7 19, void %arrayidx1737.case.19, i7 20, void %arrayidx1737.case.20, i7 21, void %arrayidx1737.case.21, i7 22, void %arrayidx1737.case.22, i7 23, void %arrayidx1737.case.23, i7 24, void %arrayidx1737.case.24, i7 25, void %arrayidx1737.case.25, i7 26, void %arrayidx1737.case.26, i7 27, void %arrayidx1737.case.27, i7 28, void %arrayidx1737.case.28, i7 29, void %arrayidx1737.case.29, i7 30, void %arrayidx1737.case.30, i7 31, void %arrayidx1737.case.31, i7 32, void %arrayidx1737.case.32, i7 33, void %arrayidx1737.case.33, i7 34, void %arrayidx1737.case.34, i7 35, void %arrayidx1737.case.35, i7 36, void %arrayidx1737.case.36, i7 37, void %arrayidx1737.case.37, i7 38, void %arrayidx1737.case.38, i7 39, void %arrayidx1737.case.39, i7 40, void %arrayidx1737.case.40, i7 41, void %arrayidx1737.case.41, i7 42, void %arrayidx1737.case.42, i7 43, void %arrayidx1737.case.43, i7 44, void %arrayidx1737.case.44, i7 45, void %arrayidx1737.case.45, i7 46, void %arrayidx1737.case.46, i7 47, void %arrayidx1737.case.47, i7 48, void %arrayidx1737.case.48, i7 49, void %arrayidx1737.case.49, i7 50, void %arrayidx1737.case.50, i7 51, void %arrayidx1737.case.51, i7 52, void %arrayidx1737.case.52, i7 53, void %arrayidx1737.case.53, i7 54, void %arrayidx1737.case.54, i7 55, void %arrayidx1737.case.55, i7 56, void %arrayidx1737.case.56, i7 57, void %arrayidx1737.case.57, i7 58, void %arrayidx1737.case.58, i7 59, void %arrayidx1737.case.59, i7 60, void %arrayidx1737.case.60, i7 61, void %arrayidx1737.case.61, i7 62, void %arrayidx1737.case.62, i7 63, void %arrayidx1737.case.63, i7 64, void %arrayidx1737.case.64, i7 65, void %arrayidx1737.case.65, i7 66, void %arrayidx1737.case.66, i7 67, void %arrayidx1737.case.67, i7 68, void %arrayidx1737.case.68, i7 69, void %arrayidx1737.case.69, i7 70, void %arrayidx1737.case.70, i7 71, void %arrayidx1737.case.71, i7 72, void %arrayidx1737.case.72, i7 73, void %arrayidx1737.case.73, i7 74, void %arrayidx1737.case.74, i7 75, void %arrayidx1737.case.75, i7 76, void %arrayidx1737.case.76, i7 77, void %arrayidx1737.case.77, i7 78, void %arrayidx1737.case.78, i7 79, void %arrayidx1737.case.79, i7 80, void %arrayidx1737.case.80, i7 81, void %arrayidx1737.case.81, i7 82, void %arrayidx1737.case.82, i7 83, void %arrayidx1737.case.83, i7 84, void %arrayidx1737.case.84, i7 85, void %arrayidx1737.case.85, i7 86, void %arrayidx1737.case.86, i7 87, void %arrayidx1737.case.87, i7 88, void %arrayidx1737.case.88, i7 89, void %arrayidx1737.case.89, i7 90, void %arrayidx1737.case.90, i7 91, void %arrayidx1737.case.91, i7 92, void %arrayidx1737.case.92, i7 93, void %arrayidx1737.case.93, i7 94, void %arrayidx1737.case.94" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 30 'switch' 'switch_ln54' <Predicate = (!icmp_ln50)> <Delay = 0.77>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln51_3 = add i10 %indvar_flatten_load, i10 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 31 'add' 'add_ln51_3' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.40ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51, i10 1, i10 %add_ln51_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 32 'select' 'select_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln50 = store i17 %add_ln50_2, i17 %indvar_flatten12" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 33 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln50 = store i7 %select_ln50_2, i7 %i" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 34 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln51 = store i10 %select_ln51_1, i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 35 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 36 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_1)   --->   "%empty_116 = mul i17 %zext_ln50, i17 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 36 'mul' 'empty_116' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%m_load = load i5 %m" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 37 'load' 'm_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln50 = xor i1 %icmp_ln51, i1 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 38 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i5 %m_load, i5 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 39 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %icmp_ln52, i1 %xor_ln50" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 40 'and' 'and_ln50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_mid2)   --->   "%empty = or i1 %and_ln50, i1 %icmp_ln51" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 41 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.41ns) (out node of the LUT)   --->   "%m_mid2 = select i1 %empty, i5 0, i5 %m_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 42 'select' 'm_mid2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_1)   --->   "%empty_116 = mul i17 %zext_ln50, i17 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 43 'mul' 'empty_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i5 %m_mid2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 44 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_1 = add i17 %empty_116, i17 %zext_ln52_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 45 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln52 = add i5 %m_mid2, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 46 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 %add_ln52, i5 %m" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 47 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 4.94>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 48 'load' 'j_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.41ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i5 0, i5 %j_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50]   --->   Operation 49 'select' 'select_ln50' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln51 = add i5 %select_ln50, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 50 'add' 'add_ln51' <Predicate = (and_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln51 = select i1 %and_ln50, i5 %add_ln51, i5 %select_ln50" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 51 'select' 'select_ln51' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i5 %select_ln51" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 52 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.23ns)   --->   "%mul_ln54 = mul i10 %zext_ln54_1, i10 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 53 'mul' 'mul_ln54' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %mul_ln54" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 54 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i5 %m_mid2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 55 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln54_2 = add i10 %mul_ln54, i10 %zext_ln54_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 56 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_1 = add i17 %empty_116, i17 %zext_ln52_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 57 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.86ns)   --->   "%add_ln54 = add i17 %add_ln54_1, i17 %zext_ln52" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 58 'add' 'add_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i17 %add_ln54" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 59 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%inp_img_addr = getelementptr i32 %inp_img, i64 0, i64 %zext_ln54" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 60 'getelementptr' 'inp_img_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (1.23ns)   --->   "%inp_img_load = load i17 %inp_img_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 61 'load' 'inp_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_5 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln51 = store i5 %select_ln51, i5 %j" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51]   --->   Operation 62 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52]   --->   Operation 63 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 357 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 69984, i64 69984, i64 69984"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i10 %add_ln54_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 66 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%inp_image_addr = getelementptr i32 %inp_image, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 67 'getelementptr' 'inp_image_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%inp_image_1_addr = getelementptr i32 %inp_image_1, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 68 'getelementptr' 'inp_image_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%inp_image_2_addr = getelementptr i32 %inp_image_2, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 69 'getelementptr' 'inp_image_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%inp_image_3_addr = getelementptr i32 %inp_image_3, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 70 'getelementptr' 'inp_image_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%inp_image_4_addr = getelementptr i32 %inp_image_4, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 71 'getelementptr' 'inp_image_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%inp_image_5_addr = getelementptr i32 %inp_image_5, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 72 'getelementptr' 'inp_image_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%inp_image_6_addr = getelementptr i32 %inp_image_6, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 73 'getelementptr' 'inp_image_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%inp_image_7_addr = getelementptr i32 %inp_image_7, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 74 'getelementptr' 'inp_image_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%inp_image_8_addr = getelementptr i32 %inp_image_8, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 75 'getelementptr' 'inp_image_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%inp_image_9_addr = getelementptr i32 %inp_image_9, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 76 'getelementptr' 'inp_image_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%inp_image_10_addr = getelementptr i32 %inp_image_10, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 77 'getelementptr' 'inp_image_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%inp_image_11_addr = getelementptr i32 %inp_image_11, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 78 'getelementptr' 'inp_image_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%inp_image_12_addr = getelementptr i32 %inp_image_12, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 79 'getelementptr' 'inp_image_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%inp_image_13_addr = getelementptr i32 %inp_image_13, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 80 'getelementptr' 'inp_image_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%inp_image_14_addr = getelementptr i32 %inp_image_14, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 81 'getelementptr' 'inp_image_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%inp_image_15_addr = getelementptr i32 %inp_image_15, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 82 'getelementptr' 'inp_image_15_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%inp_image_16_addr = getelementptr i32 %inp_image_16, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 83 'getelementptr' 'inp_image_16_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%inp_image_17_addr = getelementptr i32 %inp_image_17, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 84 'getelementptr' 'inp_image_17_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%inp_image_18_addr = getelementptr i32 %inp_image_18, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 85 'getelementptr' 'inp_image_18_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%inp_image_19_addr = getelementptr i32 %inp_image_19, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 86 'getelementptr' 'inp_image_19_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%inp_image_20_addr = getelementptr i32 %inp_image_20, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 87 'getelementptr' 'inp_image_20_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%inp_image_21_addr = getelementptr i32 %inp_image_21, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 88 'getelementptr' 'inp_image_21_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%inp_image_22_addr = getelementptr i32 %inp_image_22, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 89 'getelementptr' 'inp_image_22_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%inp_image_23_addr = getelementptr i32 %inp_image_23, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 90 'getelementptr' 'inp_image_23_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%inp_image_24_addr = getelementptr i32 %inp_image_24, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 91 'getelementptr' 'inp_image_24_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%inp_image_25_addr = getelementptr i32 %inp_image_25, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 92 'getelementptr' 'inp_image_25_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%inp_image_26_addr = getelementptr i32 %inp_image_26, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 93 'getelementptr' 'inp_image_26_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%inp_image_27_addr = getelementptr i32 %inp_image_27, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 94 'getelementptr' 'inp_image_27_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%inp_image_28_addr = getelementptr i32 %inp_image_28, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 95 'getelementptr' 'inp_image_28_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%inp_image_29_addr = getelementptr i32 %inp_image_29, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 96 'getelementptr' 'inp_image_29_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%inp_image_30_addr = getelementptr i32 %inp_image_30, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 97 'getelementptr' 'inp_image_30_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%inp_image_31_addr = getelementptr i32 %inp_image_31, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 98 'getelementptr' 'inp_image_31_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%inp_image_32_addr = getelementptr i32 %inp_image_32, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 99 'getelementptr' 'inp_image_32_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%inp_image_33_addr = getelementptr i32 %inp_image_33, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 100 'getelementptr' 'inp_image_33_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%inp_image_34_addr = getelementptr i32 %inp_image_34, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 101 'getelementptr' 'inp_image_34_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%inp_image_35_addr = getelementptr i32 %inp_image_35, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 102 'getelementptr' 'inp_image_35_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%inp_image_36_addr = getelementptr i32 %inp_image_36, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 103 'getelementptr' 'inp_image_36_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%inp_image_37_addr = getelementptr i32 %inp_image_37, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 104 'getelementptr' 'inp_image_37_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%inp_image_38_addr = getelementptr i32 %inp_image_38, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 105 'getelementptr' 'inp_image_38_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%inp_image_39_addr = getelementptr i32 %inp_image_39, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 106 'getelementptr' 'inp_image_39_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%inp_image_40_addr = getelementptr i32 %inp_image_40, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 107 'getelementptr' 'inp_image_40_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%inp_image_41_addr = getelementptr i32 %inp_image_41, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 108 'getelementptr' 'inp_image_41_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%inp_image_42_addr = getelementptr i32 %inp_image_42, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 109 'getelementptr' 'inp_image_42_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%inp_image_43_addr = getelementptr i32 %inp_image_43, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 110 'getelementptr' 'inp_image_43_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%inp_image_44_addr = getelementptr i32 %inp_image_44, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 111 'getelementptr' 'inp_image_44_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%inp_image_45_addr = getelementptr i32 %inp_image_45, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 112 'getelementptr' 'inp_image_45_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%inp_image_46_addr = getelementptr i32 %inp_image_46, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 113 'getelementptr' 'inp_image_46_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%inp_image_47_addr = getelementptr i32 %inp_image_47, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 114 'getelementptr' 'inp_image_47_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%inp_image_48_addr = getelementptr i32 %inp_image_48, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 115 'getelementptr' 'inp_image_48_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%inp_image_49_addr = getelementptr i32 %inp_image_49, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 116 'getelementptr' 'inp_image_49_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%inp_image_50_addr = getelementptr i32 %inp_image_50, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 117 'getelementptr' 'inp_image_50_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%inp_image_51_addr = getelementptr i32 %inp_image_51, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 118 'getelementptr' 'inp_image_51_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%inp_image_52_addr = getelementptr i32 %inp_image_52, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 119 'getelementptr' 'inp_image_52_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%inp_image_53_addr = getelementptr i32 %inp_image_53, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 120 'getelementptr' 'inp_image_53_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%inp_image_54_addr = getelementptr i32 %inp_image_54, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 121 'getelementptr' 'inp_image_54_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%inp_image_55_addr = getelementptr i32 %inp_image_55, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 122 'getelementptr' 'inp_image_55_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%inp_image_56_addr = getelementptr i32 %inp_image_56, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 123 'getelementptr' 'inp_image_56_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%inp_image_57_addr = getelementptr i32 %inp_image_57, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 124 'getelementptr' 'inp_image_57_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%inp_image_58_addr = getelementptr i32 %inp_image_58, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 125 'getelementptr' 'inp_image_58_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%inp_image_59_addr = getelementptr i32 %inp_image_59, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 126 'getelementptr' 'inp_image_59_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%inp_image_60_addr = getelementptr i32 %inp_image_60, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 127 'getelementptr' 'inp_image_60_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%inp_image_61_addr = getelementptr i32 %inp_image_61, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 128 'getelementptr' 'inp_image_61_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%inp_image_62_addr = getelementptr i32 %inp_image_62, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 129 'getelementptr' 'inp_image_62_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%inp_image_63_addr = getelementptr i32 %inp_image_63, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 130 'getelementptr' 'inp_image_63_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%inp_image_64_addr = getelementptr i32 %inp_image_64, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 131 'getelementptr' 'inp_image_64_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%inp_image_65_addr = getelementptr i32 %inp_image_65, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 132 'getelementptr' 'inp_image_65_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%inp_image_66_addr = getelementptr i32 %inp_image_66, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 133 'getelementptr' 'inp_image_66_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%inp_image_67_addr = getelementptr i32 %inp_image_67, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 134 'getelementptr' 'inp_image_67_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%inp_image_68_addr = getelementptr i32 %inp_image_68, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 135 'getelementptr' 'inp_image_68_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%inp_image_69_addr = getelementptr i32 %inp_image_69, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 136 'getelementptr' 'inp_image_69_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%inp_image_70_addr = getelementptr i32 %inp_image_70, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 137 'getelementptr' 'inp_image_70_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%inp_image_71_addr = getelementptr i32 %inp_image_71, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 138 'getelementptr' 'inp_image_71_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%inp_image_72_addr = getelementptr i32 %inp_image_72, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 139 'getelementptr' 'inp_image_72_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%inp_image_73_addr = getelementptr i32 %inp_image_73, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 140 'getelementptr' 'inp_image_73_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%inp_image_74_addr = getelementptr i32 %inp_image_74, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 141 'getelementptr' 'inp_image_74_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%inp_image_75_addr = getelementptr i32 %inp_image_75, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 142 'getelementptr' 'inp_image_75_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%inp_image_76_addr = getelementptr i32 %inp_image_76, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 143 'getelementptr' 'inp_image_76_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%inp_image_77_addr = getelementptr i32 %inp_image_77, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 144 'getelementptr' 'inp_image_77_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%inp_image_78_addr = getelementptr i32 %inp_image_78, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 145 'getelementptr' 'inp_image_78_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%inp_image_79_addr = getelementptr i32 %inp_image_79, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 146 'getelementptr' 'inp_image_79_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%inp_image_80_addr = getelementptr i32 %inp_image_80, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 147 'getelementptr' 'inp_image_80_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%inp_image_81_addr = getelementptr i32 %inp_image_81, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 148 'getelementptr' 'inp_image_81_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%inp_image_82_addr = getelementptr i32 %inp_image_82, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 149 'getelementptr' 'inp_image_82_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%inp_image_83_addr = getelementptr i32 %inp_image_83, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 150 'getelementptr' 'inp_image_83_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%inp_image_84_addr = getelementptr i32 %inp_image_84, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 151 'getelementptr' 'inp_image_84_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%inp_image_85_addr = getelementptr i32 %inp_image_85, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 152 'getelementptr' 'inp_image_85_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%inp_image_86_addr = getelementptr i32 %inp_image_86, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 153 'getelementptr' 'inp_image_86_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%inp_image_87_addr = getelementptr i32 %inp_image_87, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 154 'getelementptr' 'inp_image_87_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%inp_image_88_addr = getelementptr i32 %inp_image_88, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 155 'getelementptr' 'inp_image_88_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%inp_image_89_addr = getelementptr i32 %inp_image_89, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 156 'getelementptr' 'inp_image_89_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%inp_image_90_addr = getelementptr i32 %inp_image_90, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 157 'getelementptr' 'inp_image_90_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%inp_image_91_addr = getelementptr i32 %inp_image_91, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 158 'getelementptr' 'inp_image_91_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%inp_image_92_addr = getelementptr i32 %inp_image_92, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 159 'getelementptr' 'inp_image_92_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%inp_image_93_addr = getelementptr i32 %inp_image_93, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 160 'getelementptr' 'inp_image_93_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%inp_image_94_addr = getelementptr i32 %inp_image_94, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 161 'getelementptr' 'inp_image_94_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%inp_image_95_addr = getelementptr i32 %inp_image_95, i64 0, i64 %zext_ln54_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 162 'getelementptr' 'inp_image_95_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:53]   --->   Operation 163 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_load = load i17 %inp_img_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 164 'load' 'inp_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_6 : Operation 165 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_94_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 165 'store' 'store_ln54' <Predicate = (select_ln50_2 == 94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 166 'br' 'br_ln54' <Predicate = (select_ln50_2 == 94)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_93_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 167 'store' 'store_ln54' <Predicate = (select_ln50_2 == 93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 168 'br' 'br_ln54' <Predicate = (select_ln50_2 == 93)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_92_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 169 'store' 'store_ln54' <Predicate = (select_ln50_2 == 92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 170 'br' 'br_ln54' <Predicate = (select_ln50_2 == 92)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_91_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 171 'store' 'store_ln54' <Predicate = (select_ln50_2 == 91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 172 'br' 'br_ln54' <Predicate = (select_ln50_2 == 91)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_90_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 173 'store' 'store_ln54' <Predicate = (select_ln50_2 == 90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 174 'br' 'br_ln54' <Predicate = (select_ln50_2 == 90)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_89_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 175 'store' 'store_ln54' <Predicate = (select_ln50_2 == 89)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 176 'br' 'br_ln54' <Predicate = (select_ln50_2 == 89)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_88_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 177 'store' 'store_ln54' <Predicate = (select_ln50_2 == 88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 178 'br' 'br_ln54' <Predicate = (select_ln50_2 == 88)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_87_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 179 'store' 'store_ln54' <Predicate = (select_ln50_2 == 87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 180 'br' 'br_ln54' <Predicate = (select_ln50_2 == 87)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_86_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 181 'store' 'store_ln54' <Predicate = (select_ln50_2 == 86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 182 'br' 'br_ln54' <Predicate = (select_ln50_2 == 86)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_85_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 183 'store' 'store_ln54' <Predicate = (select_ln50_2 == 85)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 184 'br' 'br_ln54' <Predicate = (select_ln50_2 == 85)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_84_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 185 'store' 'store_ln54' <Predicate = (select_ln50_2 == 84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 186 'br' 'br_ln54' <Predicate = (select_ln50_2 == 84)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_83_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 187 'store' 'store_ln54' <Predicate = (select_ln50_2 == 83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 188 'br' 'br_ln54' <Predicate = (select_ln50_2 == 83)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_82_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 189 'store' 'store_ln54' <Predicate = (select_ln50_2 == 82)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 190 'br' 'br_ln54' <Predicate = (select_ln50_2 == 82)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_81_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 191 'store' 'store_ln54' <Predicate = (select_ln50_2 == 81)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 192 'br' 'br_ln54' <Predicate = (select_ln50_2 == 81)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_80_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 193 'store' 'store_ln54' <Predicate = (select_ln50_2 == 80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 194 'br' 'br_ln54' <Predicate = (select_ln50_2 == 80)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_79_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 195 'store' 'store_ln54' <Predicate = (select_ln50_2 == 79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 196 'br' 'br_ln54' <Predicate = (select_ln50_2 == 79)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_78_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 197 'store' 'store_ln54' <Predicate = (select_ln50_2 == 78)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 198 'br' 'br_ln54' <Predicate = (select_ln50_2 == 78)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_77_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 199 'store' 'store_ln54' <Predicate = (select_ln50_2 == 77)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 200 'br' 'br_ln54' <Predicate = (select_ln50_2 == 77)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_76_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 201 'store' 'store_ln54' <Predicate = (select_ln50_2 == 76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 202 'br' 'br_ln54' <Predicate = (select_ln50_2 == 76)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_75_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 203 'store' 'store_ln54' <Predicate = (select_ln50_2 == 75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 204 'br' 'br_ln54' <Predicate = (select_ln50_2 == 75)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_74_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 205 'store' 'store_ln54' <Predicate = (select_ln50_2 == 74)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 206 'br' 'br_ln54' <Predicate = (select_ln50_2 == 74)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_73_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 207 'store' 'store_ln54' <Predicate = (select_ln50_2 == 73)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 208 'br' 'br_ln54' <Predicate = (select_ln50_2 == 73)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_72_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 209 'store' 'store_ln54' <Predicate = (select_ln50_2 == 72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 210 'br' 'br_ln54' <Predicate = (select_ln50_2 == 72)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_71_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 211 'store' 'store_ln54' <Predicate = (select_ln50_2 == 71)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 212 'br' 'br_ln54' <Predicate = (select_ln50_2 == 71)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_70_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 213 'store' 'store_ln54' <Predicate = (select_ln50_2 == 70)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 214 'br' 'br_ln54' <Predicate = (select_ln50_2 == 70)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_69_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 215 'store' 'store_ln54' <Predicate = (select_ln50_2 == 69)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 216 'br' 'br_ln54' <Predicate = (select_ln50_2 == 69)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_68_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 217 'store' 'store_ln54' <Predicate = (select_ln50_2 == 68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 218 'br' 'br_ln54' <Predicate = (select_ln50_2 == 68)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_67_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 219 'store' 'store_ln54' <Predicate = (select_ln50_2 == 67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 220 'br' 'br_ln54' <Predicate = (select_ln50_2 == 67)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_66_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 221 'store' 'store_ln54' <Predicate = (select_ln50_2 == 66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 222 'br' 'br_ln54' <Predicate = (select_ln50_2 == 66)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_65_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 223 'store' 'store_ln54' <Predicate = (select_ln50_2 == 65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 224 'br' 'br_ln54' <Predicate = (select_ln50_2 == 65)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_64_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 225 'store' 'store_ln54' <Predicate = (select_ln50_2 == 64)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 226 'br' 'br_ln54' <Predicate = (select_ln50_2 == 64)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_63_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 227 'store' 'store_ln54' <Predicate = (select_ln50_2 == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 228 'br' 'br_ln54' <Predicate = (select_ln50_2 == 63)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_62_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 229 'store' 'store_ln54' <Predicate = (select_ln50_2 == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 230 'br' 'br_ln54' <Predicate = (select_ln50_2 == 62)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_61_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 231 'store' 'store_ln54' <Predicate = (select_ln50_2 == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 232 'br' 'br_ln54' <Predicate = (select_ln50_2 == 61)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_60_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 233 'store' 'store_ln54' <Predicate = (select_ln50_2 == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 234 'br' 'br_ln54' <Predicate = (select_ln50_2 == 60)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_59_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 235 'store' 'store_ln54' <Predicate = (select_ln50_2 == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 236 'br' 'br_ln54' <Predicate = (select_ln50_2 == 59)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_58_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 237 'store' 'store_ln54' <Predicate = (select_ln50_2 == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 238 'br' 'br_ln54' <Predicate = (select_ln50_2 == 58)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_57_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 239 'store' 'store_ln54' <Predicate = (select_ln50_2 == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 240 'br' 'br_ln54' <Predicate = (select_ln50_2 == 57)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_56_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 241 'store' 'store_ln54' <Predicate = (select_ln50_2 == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 242 'br' 'br_ln54' <Predicate = (select_ln50_2 == 56)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_55_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 243 'store' 'store_ln54' <Predicate = (select_ln50_2 == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 244 'br' 'br_ln54' <Predicate = (select_ln50_2 == 55)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_54_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 245 'store' 'store_ln54' <Predicate = (select_ln50_2 == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 246 'br' 'br_ln54' <Predicate = (select_ln50_2 == 54)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_53_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 247 'store' 'store_ln54' <Predicate = (select_ln50_2 == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 248 'br' 'br_ln54' <Predicate = (select_ln50_2 == 53)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_52_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 249 'store' 'store_ln54' <Predicate = (select_ln50_2 == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 250 'br' 'br_ln54' <Predicate = (select_ln50_2 == 52)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_51_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 251 'store' 'store_ln54' <Predicate = (select_ln50_2 == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 252 'br' 'br_ln54' <Predicate = (select_ln50_2 == 51)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_50_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 253 'store' 'store_ln54' <Predicate = (select_ln50_2 == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 254 'br' 'br_ln54' <Predicate = (select_ln50_2 == 50)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_49_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 255 'store' 'store_ln54' <Predicate = (select_ln50_2 == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 256 'br' 'br_ln54' <Predicate = (select_ln50_2 == 49)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_48_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 257 'store' 'store_ln54' <Predicate = (select_ln50_2 == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 258 'br' 'br_ln54' <Predicate = (select_ln50_2 == 48)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_47_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 259 'store' 'store_ln54' <Predicate = (select_ln50_2 == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 260 'br' 'br_ln54' <Predicate = (select_ln50_2 == 47)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_46_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 261 'store' 'store_ln54' <Predicate = (select_ln50_2 == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 262 'br' 'br_ln54' <Predicate = (select_ln50_2 == 46)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_45_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 263 'store' 'store_ln54' <Predicate = (select_ln50_2 == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 264 'br' 'br_ln54' <Predicate = (select_ln50_2 == 45)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_44_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 265 'store' 'store_ln54' <Predicate = (select_ln50_2 == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 266 'br' 'br_ln54' <Predicate = (select_ln50_2 == 44)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_43_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 267 'store' 'store_ln54' <Predicate = (select_ln50_2 == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 268 'br' 'br_ln54' <Predicate = (select_ln50_2 == 43)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_42_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 269 'store' 'store_ln54' <Predicate = (select_ln50_2 == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 270 'br' 'br_ln54' <Predicate = (select_ln50_2 == 42)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_41_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 271 'store' 'store_ln54' <Predicate = (select_ln50_2 == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 272 'br' 'br_ln54' <Predicate = (select_ln50_2 == 41)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_40_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 273 'store' 'store_ln54' <Predicate = (select_ln50_2 == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 274 'br' 'br_ln54' <Predicate = (select_ln50_2 == 40)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_39_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 275 'store' 'store_ln54' <Predicate = (select_ln50_2 == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 276 'br' 'br_ln54' <Predicate = (select_ln50_2 == 39)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_38_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 277 'store' 'store_ln54' <Predicate = (select_ln50_2 == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 278 'br' 'br_ln54' <Predicate = (select_ln50_2 == 38)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_37_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 279 'store' 'store_ln54' <Predicate = (select_ln50_2 == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 280 'br' 'br_ln54' <Predicate = (select_ln50_2 == 37)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_36_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 281 'store' 'store_ln54' <Predicate = (select_ln50_2 == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 282 'br' 'br_ln54' <Predicate = (select_ln50_2 == 36)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_35_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 283 'store' 'store_ln54' <Predicate = (select_ln50_2 == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 284 'br' 'br_ln54' <Predicate = (select_ln50_2 == 35)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_34_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 285 'store' 'store_ln54' <Predicate = (select_ln50_2 == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 286 'br' 'br_ln54' <Predicate = (select_ln50_2 == 34)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_33_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 287 'store' 'store_ln54' <Predicate = (select_ln50_2 == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 288 'br' 'br_ln54' <Predicate = (select_ln50_2 == 33)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_32_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 289 'store' 'store_ln54' <Predicate = (select_ln50_2 == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 290 'br' 'br_ln54' <Predicate = (select_ln50_2 == 32)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_31_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 291 'store' 'store_ln54' <Predicate = (select_ln50_2 == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 292 'br' 'br_ln54' <Predicate = (select_ln50_2 == 31)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_30_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 293 'store' 'store_ln54' <Predicate = (select_ln50_2 == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 294 'br' 'br_ln54' <Predicate = (select_ln50_2 == 30)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_29_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 295 'store' 'store_ln54' <Predicate = (select_ln50_2 == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 296 'br' 'br_ln54' <Predicate = (select_ln50_2 == 29)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_28_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 297 'store' 'store_ln54' <Predicate = (select_ln50_2 == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 298 'br' 'br_ln54' <Predicate = (select_ln50_2 == 28)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_27_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 299 'store' 'store_ln54' <Predicate = (select_ln50_2 == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 300 'br' 'br_ln54' <Predicate = (select_ln50_2 == 27)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_26_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 301 'store' 'store_ln54' <Predicate = (select_ln50_2 == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 302 'br' 'br_ln54' <Predicate = (select_ln50_2 == 26)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_25_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 303 'store' 'store_ln54' <Predicate = (select_ln50_2 == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 304 'br' 'br_ln54' <Predicate = (select_ln50_2 == 25)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_24_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 305 'store' 'store_ln54' <Predicate = (select_ln50_2 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 306 'br' 'br_ln54' <Predicate = (select_ln50_2 == 24)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_23_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 307 'store' 'store_ln54' <Predicate = (select_ln50_2 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 308 'br' 'br_ln54' <Predicate = (select_ln50_2 == 23)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_22_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 309 'store' 'store_ln54' <Predicate = (select_ln50_2 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 310 'br' 'br_ln54' <Predicate = (select_ln50_2 == 22)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_21_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 311 'store' 'store_ln54' <Predicate = (select_ln50_2 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 312 'br' 'br_ln54' <Predicate = (select_ln50_2 == 21)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_20_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 313 'store' 'store_ln54' <Predicate = (select_ln50_2 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 314 'br' 'br_ln54' <Predicate = (select_ln50_2 == 20)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_19_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 315 'store' 'store_ln54' <Predicate = (select_ln50_2 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 316 'br' 'br_ln54' <Predicate = (select_ln50_2 == 19)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_18_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 317 'store' 'store_ln54' <Predicate = (select_ln50_2 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 318 'br' 'br_ln54' <Predicate = (select_ln50_2 == 18)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_17_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 319 'store' 'store_ln54' <Predicate = (select_ln50_2 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 320 'br' 'br_ln54' <Predicate = (select_ln50_2 == 17)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_16_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 321 'store' 'store_ln54' <Predicate = (select_ln50_2 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 322 'br' 'br_ln54' <Predicate = (select_ln50_2 == 16)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_15_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 323 'store' 'store_ln54' <Predicate = (select_ln50_2 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 324 'br' 'br_ln54' <Predicate = (select_ln50_2 == 15)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_14_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 325 'store' 'store_ln54' <Predicate = (select_ln50_2 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 326 'br' 'br_ln54' <Predicate = (select_ln50_2 == 14)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_13_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 327 'store' 'store_ln54' <Predicate = (select_ln50_2 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 328 'br' 'br_ln54' <Predicate = (select_ln50_2 == 13)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_12_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 329 'store' 'store_ln54' <Predicate = (select_ln50_2 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 330 'br' 'br_ln54' <Predicate = (select_ln50_2 == 12)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_11_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 331 'store' 'store_ln54' <Predicate = (select_ln50_2 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 332 'br' 'br_ln54' <Predicate = (select_ln50_2 == 11)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_10_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 333 'store' 'store_ln54' <Predicate = (select_ln50_2 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 334 'br' 'br_ln54' <Predicate = (select_ln50_2 == 10)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_9_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 335 'store' 'store_ln54' <Predicate = (select_ln50_2 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 336 'br' 'br_ln54' <Predicate = (select_ln50_2 == 9)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_8_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 337 'store' 'store_ln54' <Predicate = (select_ln50_2 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 338 'br' 'br_ln54' <Predicate = (select_ln50_2 == 8)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_7_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 339 'store' 'store_ln54' <Predicate = (select_ln50_2 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 340 'br' 'br_ln54' <Predicate = (select_ln50_2 == 7)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_6_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 341 'store' 'store_ln54' <Predicate = (select_ln50_2 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 342 'br' 'br_ln54' <Predicate = (select_ln50_2 == 6)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_5_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 343 'store' 'store_ln54' <Predicate = (select_ln50_2 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 344 'br' 'br_ln54' <Predicate = (select_ln50_2 == 5)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_4_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 345 'store' 'store_ln54' <Predicate = (select_ln50_2 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 346 'br' 'br_ln54' <Predicate = (select_ln50_2 == 4)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_3_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 347 'store' 'store_ln54' <Predicate = (select_ln50_2 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 348 'br' 'br_ln54' <Predicate = (select_ln50_2 == 3)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_2_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 349 'store' 'store_ln54' <Predicate = (select_ln50_2 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 350 'br' 'br_ln54' <Predicate = (select_ln50_2 == 2)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_1_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 351 'store' 'store_ln54' <Predicate = (select_ln50_2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 352 'br' 'br_ln54' <Predicate = (select_ln50_2 == 1)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 353 'store' 'store_ln54' <Predicate = (select_ln50_2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 354 'br' 'br_ln54' <Predicate = (select_ln50_2 == 0)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln54 = store i32 %inp_img_load, i10 %inp_image_95_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 355 'store' 'store_ln54' <Predicate = (select_ln50_2 != 0 & select_ln50_2 != 1 & select_ln50_2 != 2 & select_ln50_2 != 3 & select_ln50_2 != 4 & select_ln50_2 != 5 & select_ln50_2 != 6 & select_ln50_2 != 7 & select_ln50_2 != 8 & select_ln50_2 != 9 & select_ln50_2 != 10 & select_ln50_2 != 11 & select_ln50_2 != 12 & select_ln50_2 != 13 & select_ln50_2 != 14 & select_ln50_2 != 15 & select_ln50_2 != 16 & select_ln50_2 != 17 & select_ln50_2 != 18 & select_ln50_2 != 19 & select_ln50_2 != 20 & select_ln50_2 != 21 & select_ln50_2 != 22 & select_ln50_2 != 23 & select_ln50_2 != 24 & select_ln50_2 != 25 & select_ln50_2 != 26 & select_ln50_2 != 27 & select_ln50_2 != 28 & select_ln50_2 != 29 & select_ln50_2 != 30 & select_ln50_2 != 31 & select_ln50_2 != 32 & select_ln50_2 != 33 & select_ln50_2 != 34 & select_ln50_2 != 35 & select_ln50_2 != 36 & select_ln50_2 != 37 & select_ln50_2 != 38 & select_ln50_2 != 39 & select_ln50_2 != 40 & select_ln50_2 != 41 & select_ln50_2 != 42 & select_ln50_2 != 43 & select_ln50_2 != 44 & select_ln50_2 != 45 & select_ln50_2 != 46 & select_ln50_2 != 47 & select_ln50_2 != 48 & select_ln50_2 != 49 & select_ln50_2 != 50 & select_ln50_2 != 51 & select_ln50_2 != 52 & select_ln50_2 != 53 & select_ln50_2 != 54 & select_ln50_2 != 55 & select_ln50_2 != 56 & select_ln50_2 != 57 & select_ln50_2 != 58 & select_ln50_2 != 59 & select_ln50_2 != 60 & select_ln50_2 != 61 & select_ln50_2 != 62 & select_ln50_2 != 63 & select_ln50_2 != 64 & select_ln50_2 != 65 & select_ln50_2 != 66 & select_ln50_2 != 67 & select_ln50_2 != 68 & select_ln50_2 != 69 & select_ln50_2 != 70 & select_ln50_2 != 71 & select_ln50_2 != 72 & select_ln50_2 != 73 & select_ln50_2 != 74 & select_ln50_2 != 75 & select_ln50_2 != 76 & select_ln50_2 != 77 & select_ln50_2 != 78 & select_ln50_2 != 79 & select_ln50_2 != 80 & select_ln50_2 != 81 & select_ln50_2 != 82 & select_ln50_2 != 83 & select_ln50_2 != 84 & select_ln50_2 != 85 & select_ln50_2 != 86 & select_ln50_2 != 87 & select_ln50_2 != 88 & select_ln50_2 != 89 & select_ln50_2 != 90 & select_ln50_2 != 91 & select_ln50_2 != 92 & select_ln50_2 != 93 & select_ln50_2 != 94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1737.exit" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54]   --->   Operation 356 'br' 'br_ln54' <Predicate = (select_ln50_2 != 0 & select_ln50_2 != 1 & select_ln50_2 != 2 & select_ln50_2 != 3 & select_ln50_2 != 4 & select_ln50_2 != 5 & select_ln50_2 != 6 & select_ln50_2 != 7 & select_ln50_2 != 8 & select_ln50_2 != 9 & select_ln50_2 != 10 & select_ln50_2 != 11 & select_ln50_2 != 12 & select_ln50_2 != 13 & select_ln50_2 != 14 & select_ln50_2 != 15 & select_ln50_2 != 16 & select_ln50_2 != 17 & select_ln50_2 != 18 & select_ln50_2 != 19 & select_ln50_2 != 20 & select_ln50_2 != 21 & select_ln50_2 != 22 & select_ln50_2 != 23 & select_ln50_2 != 24 & select_ln50_2 != 25 & select_ln50_2 != 26 & select_ln50_2 != 27 & select_ln50_2 != 28 & select_ln50_2 != 29 & select_ln50_2 != 30 & select_ln50_2 != 31 & select_ln50_2 != 32 & select_ln50_2 != 33 & select_ln50_2 != 34 & select_ln50_2 != 35 & select_ln50_2 != 36 & select_ln50_2 != 37 & select_ln50_2 != 38 & select_ln50_2 != 39 & select_ln50_2 != 40 & select_ln50_2 != 41 & select_ln50_2 != 42 & select_ln50_2 != 43 & select_ln50_2 != 44 & select_ln50_2 != 45 & select_ln50_2 != 46 & select_ln50_2 != 47 & select_ln50_2 != 48 & select_ln50_2 != 49 & select_ln50_2 != 50 & select_ln50_2 != 51 & select_ln50_2 != 52 & select_ln50_2 != 53 & select_ln50_2 != 54 & select_ln50_2 != 55 & select_ln50_2 != 56 & select_ln50_2 != 57 & select_ln50_2 != 58 & select_ln50_2 != 59 & select_ln50_2 != 60 & select_ln50_2 != 61 & select_ln50_2 != 62 & select_ln50_2 != 63 & select_ln50_2 != 64 & select_ln50_2 != 65 & select_ln50_2 != 66 & select_ln50_2 != 67 & select_ln50_2 != 68 & select_ln50_2 != 69 & select_ln50_2 != 70 & select_ln50_2 != 71 & select_ln50_2 != 72 & select_ln50_2 != 73 & select_ln50_2 != 74 & select_ln50_2 != 75 & select_ln50_2 != 76 & select_ln50_2 != 77 & select_ln50_2 != 78 & select_ln50_2 != 79 & select_ln50_2 != 80 & select_ln50_2 != 81 & select_ln50_2 != 82 & select_ln50_2 != 83 & select_ln50_2 != 84 & select_ln50_2 != 85 & select_ln50_2 != 86 & select_ln50_2 != 87 & select_ln50_2 != 88 & select_ln50_2 != 89 & select_ln50_2 != 90 & select_ln50_2 != 91 & select_ln50_2 != 92 & select_ln50_2 != 93 & select_ln50_2 != 94)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten12') [102]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [103]  (0.427 ns)

 <State 2>: 2.143ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51) on local variable 'indvar_flatten' [110]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51) [122]  (0.787 ns)
	'select' operation 7 bit ('select_ln50_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [127]  (0.360 ns)
	'mul' operation 17 bit of DSP[238] ('empty_116', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [133]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 17 bit of DSP[238] ('empty_116', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [133]  (0.996 ns)

 <State 4>: 2.706ns
The critical path consists of the following:
	'load' operation 5 bit ('m_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52) on local variable 'm', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52 [116]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52) [125]  (0.789 ns)
	'and' operation 1 bit ('and_ln50', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [126]  (0.287 ns)
	'or' operation 1 bit ('empty', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [129]  (0.000 ns)
	'select' operation 5 bit ('m_mid2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [130]  (0.414 ns)
	'add' operation 5 bit ('add_ln52', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52) [533]  (0.789 ns)
	'store' operation 0 bit ('store_ln52', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52) of variable 'add_ln52', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52 on local variable 'm', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52 [540]  (0.427 ns)

 <State 5>: 4.947ns
The critical path consists of the following:
	'load' operation 5 bit ('j_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) on local variable 'j', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51 [117]  (0.000 ns)
	'select' operation 5 bit ('select_ln50', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50) [123]  (0.414 ns)
	'add' operation 5 bit ('add_ln51', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51) [128]  (0.789 ns)
	'select' operation 5 bit ('select_ln51', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51) [131]  (0.414 ns)
	'mul' operation 10 bit ('mul_ln54', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54) [135]  (1.230 ns)
	'add' operation 17 bit ('add_ln54', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54) [239]  (0.863 ns)
	'getelementptr' operation 17 bit ('inp_img_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54) [241]  (0.000 ns)
	'load' operation 32 bit ('inp_img_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54) on array 'inp_img' [242]  (1.237 ns)

 <State 6>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_img_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54) on array 'inp_img' [242]  (1.237 ns)
	'store' operation 0 bit ('store_ln54', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54) of variable 'inp_img_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54 on array 'inp_image_93' [248]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
