Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/ktaylor/qshell_latest/p4/acds/prototype/skylake_mcp/skl_reco_mixed_cpuif_firm/e40.qsys --block-symbol-file --output-directory=/data/ktaylor/qshell_latest/p4/acds/prototype/skylake_mcp/skl_reco_mixed_cpuif_firm/e40 --family="Arria 10" --part=10AX115U3F45E2SG
Progress: Loading skl_reco_mixed_cpuif_firm/e40.qsys
Progress: Reading input file
Progress: Adding alt_eth_ultra_0 [alt_eth_ultra 16.0]
Progress: Parameterizing module alt_eth_ultra_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: e40.alt_eth_ultra_0: Example designs can only be generated with the Avalon-ST interface
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/ktaylor/qshell_latest/p4/acds/prototype/skylake_mcp/skl_reco_mixed_cpuif_firm/e40.qsys --synthesis=VERILOG --output-directory=/data/ktaylor/qshell_latest/p4/acds/prototype/skylake_mcp/skl_reco_mixed_cpuif_firm/e40 --family="Arria 10" --part=10AX115U3F45E2SG
Progress: Loading skl_reco_mixed_cpuif_firm/e40.qsys
Progress: Reading input file
Progress: Adding alt_eth_ultra_0 [alt_eth_ultra 16.0]
Progress: Parameterizing module alt_eth_ultra_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: e40.alt_eth_ultra_0: Example designs can only be generated with the Avalon-ST interface
Error: Error writing sopcinfo report java.io.FileNotFoundException: /data/ktaylor/qshell_latest/p4/acds/prototype/skylake_mcp/skl_reco_mixed_cpuif_firm/e40.sopcinfo (Permission denied)
Info: e40: "Transforming system: e40"
Info: e40: Running transform generation_view_transform
Info: e40: Running transform generation_view_transform took 0.000s
Info: e40_tx_pll_644: Running transform generation_view_transform
Info: e40_tx_pll_644: Running transform generation_view_transform took 0.000s
Info: e40_rx_pll: Running transform generation_view_transform
Info: e40_rx_pll: Running transform generation_view_transform took 0.000s
Info: arria10_atx_pll: Running transform generation_view_transform
Info: arria10_atx_pll: Running transform generation_view_transform took 0.000s
Info: gx_a10_40g_644: Running transform generation_view_transform
Info: gx_a10_40g_644: Running transform generation_view_transform took 0.000s
Info: e40: Running transform merlin_avalon_transform
Info: e40: Running transform merlin_avalon_transform took 0.038s
Info: e40: "Naming system components in system: e40"
Info: e40: "Processing generation queue"
Info: e40: "Generating: e40"
Info: e40: "Generating: alt_aeu_40_top"
Info: alt_eth_ultra_0: Current dir is /data/ktaylor/qshell_16.0/acds/ip/altera/ethernet/alt_eth_ultra/hwtcl
Info: e40_tx_pll_644: "Generating: e40_tx_pll_644"
Info: e40_rx_pll: "Generating: e40_rx_pll"
Info: arria10_atx_pll: "Generating: arria10_atx_pll"
Info: gx_a10_40g_644: "Generating: gx_a10_40g_644"
Info: e40: "Generating: e40_tx_pll_644"
Info: e40: "Generating: e40_rx_pll"
Info: e40: "Generating: arria10_atx_pll"
Info: e40: "Generating: gx_a10_40g_644"
Info: e40: "Generating: e40_altera_iopll_160_h3enegy"
Info: e40: "Generating: e40_altera_iopll_160_gqiavfy"
Info: e40: "Generating: e40_altera_xcvr_atx_pll_a10_160_yzlxoxq"
Info: arria10_atx_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: arria10_atx_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: arria10_atx_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: arria10_atx_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: arria10_atx_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: arria10_atx_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: arria10_atx_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: arria10_atx_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: arria10_atx_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: e40: "Generating: e40_altera_xcvr_native_a10_160_ayob4aa"
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: gx_a10_40g_644: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: gx_a10_40g_644: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: gx_a10_40g_644: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: gx_a10_40g_644: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: gx_a10_40g_644: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: gx_a10_40g_644: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: gx_a10_40g_644: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: gx_a10_40g_644: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: gx_a10_40g_644: Building configuration data for reconfiguration profile 0
Info: e40: Done "e40" with 10 modules, 274 files
Error: qsys-generate failed with exit code 1: 1 Error, 1 Warning
Info: Finished: Create HDL design files for synthesis
