

================================================================
== Vivado HLS Report for 'zeropad2d_cl_single_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config92_s'
================================================================
* Date:           Sat Jan 21 03:45:14 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14557|    14557| 58.228 us | 58.228 us |  14557|  14557|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop_PadTopWidth_L        |      472|      472|         2|          1|          1|   472|    yes   |
        |- PadMain                     |    13608|    13608|       243|          -|          -|    56|    no    |
        | + PadLeft_L                  |        8|        8|         2|          1|          1|     8|    yes   |
        | + CopyMain_L                 |      220|      220|         2|          1|          1|   220|    yes   |
        | + PadRight_L                 |        8|        8|         2|          1|          1|     8|    yes   |
        |- PadBottom_PadBottomWidth_L  |      472|      472|         2|          1|          1|   472|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     156|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     236|    -|
|Register             |        -|      -|       75|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       75|     392|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln167_fu_175_p2                |     +    |      0|  0|   9|           9|           1|
    |add_ln174_fu_199_p2                |     +    |      0|  0|   6|           4|           1|
    |add_ln177_fu_211_p2                |     +    |      0|  0|   8|           8|           1|
    |add_ln180_fu_223_p2                |     +    |      0|  0|   6|           4|           1|
    |add_ln185_fu_235_p2                |     +    |      0|  0|   9|           9|           1|
    |i_fu_187_p2                        |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp4_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln167_fu_169_p2               |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln173_fu_181_p2               |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln174_fu_193_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln177_fu_205_p2               |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln180_fu_217_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln185_fu_229_p2               |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 156|         106|          68|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  56|         13|    1|         13|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp4_iter1   |  15|          3|    1|          3|
    |data_V_V_blk_n            |   9|          2|    1|          2|
    |i1_0_reg_114              |   9|          2|    6|         12|
    |indvar_flatten11_reg_103  |   9|          2|    9|         18|
    |indvar_flatten23_reg_125  |   9|          2|    4|          8|
    |indvar_flatten35_reg_136  |   9|          2|    8|         16|
    |indvar_flatten47_reg_147  |   9|          2|    4|          8|
    |indvar_flatten71_reg_158  |   9|          2|    9|         18|
    |real_start                |   9|          2|    1|          2|
    |res_V_V_blk_n             |   9|          2|    1|          2|
    |res_V_V_din               |  15|          3|    8|         24|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 236|         51|   58|        140|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1   |   1|   0|    1|          0|
    |i1_0_reg_114              |   6|   0|    6|          0|
    |i_reg_254                 |   6|   0|    6|          0|
    |icmp_ln167_reg_241        |   1|   0|    1|          0|
    |icmp_ln174_reg_259        |   1|   0|    1|          0|
    |icmp_ln177_reg_268        |   1|   0|    1|          0|
    |icmp_ln180_reg_277        |   1|   0|    1|          0|
    |icmp_ln185_reg_286        |   1|   0|    1|          0|
    |indvar_flatten11_reg_103  |   9|   0|    9|          0|
    |indvar_flatten23_reg_125  |   4|   0|    4|          0|
    |indvar_flatten35_reg_136  |   8|   0|    8|          0|
    |indvar_flatten47_reg_147  |   4|   0|    4|          0|
    |indvar_flatten71_reg_158  |   9|   0|    9|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  75|   0|   75|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_done           | out |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|start_out         | out |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|start_write       | out |    1| ap_ctrl_hs | zeropad2d_cl_single<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config92> | return value |
|data_V_V_dout     |  in |    8|   ap_fifo  |                                     data_V_V                                    |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                                     data_V_V                                    |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                                     data_V_V                                    |    pointer   |
|res_V_V_din       | out |    8|   ap_fifo  |                                     res_V_V                                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                                     res_V_V                                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                                     res_V_V                                     |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

