Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:14:21 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.983ns (31.999%)  route 2.089ns (68.001%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 6.632 - 4.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.366ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.239ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6571, routed)        2.249     3.200    Delay1No8_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y236       FDCE                                         r  Delay1No8_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y236       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.279 r  Delay1No8_instance/Y_reg[27]/Q
                         net (fo=8, routed)           0.513     3.792    Delay1No8_instance/Q[27]
    SLICE_X132Y211       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.889 r  Delay1No8_instance/geqOp_carry__0_i_11/O
                         net (fo=1, routed)           0.011     3.900    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X132Y211       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.055 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.081    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y212       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.133 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.278     4.411    Delay1No8_instance/CO[0]
    SLICE_X129Y216       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.546 r  Delay1No8_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.155     4.701    Delay1No8_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X129Y217       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.853 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     4.950    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X129Y216       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.038 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.435     5.473    Delay1No9_instance/shiftVal__5[0]
    SLICE_X130Y208       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.509 r  Delay1No9_instance/shiftedFracY_d1[37]_i_2/O
                         net (fo=4, routed)           0.281     5.790    Delay1No8_instance/level2[8]
    SLICE_X128Y211       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.880 r  Delay1No8_instance/shiftedFracY_d1[37]_i_1/O
                         net (fo=2, routed)           0.244     6.124    Delay1No8_instance/level4__0[5]
    SLICE_X130Y208       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.223 r  Delay1No8_instance/shiftedFracY_d1[21]_i_1/O
                         net (fo=1, routed)           0.049     6.272    Sum10_0_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X130Y208       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6571, routed)        1.972     6.632    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y208       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.454     7.086    
                         clock uncertainty           -0.035     7.050    
    SLICE_X130Y208       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.075    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  0.804    




