module FourToTwo_tb();
reg [0:3] d;
wire [0:1] out;

FourToTwo uut(.d(d),.out(out));

initial begin
    d=4'b0000;
    #100;
    d=4'b1000;
    #100;
    d=4'b0100;
    #100;
    d=4'b0010;
    #100;
    d=4'b0001;
end
endmodule
