---------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :8
-----Sub :
               Total_Num :0
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|Module Name                      |Type     |Count    |Number   |Location/Inst Name                                              |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_Signal_generators              |Add      |13       |1        |../source/Signal_generators.v:31                                |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_key_1                          |Add      |20       |1        |../../crtl_1.08/source/Key_Debounce.v:22                        |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_key_2                          |Add      |20       |1        |../../crtl_1.08/source/Key_Debounce.v:22                        |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_key_3                          |Add      |20       |1        |../../crtl_1.08/source/Key_Debounce.v:22                        |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_key_4                          |Add      |20       |1        |../../crtl_1.08/source/Key_Debounce.v:22                        |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_key_5                          |Add      |20       |1        |../../crtl_1.08/source/Key_Debounce.v:22                        |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_logic_analyzer                 |Add      |10       |1        |../source/logic_analyzer.v:70                                   |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|
|u_sampler                        |Add      |10       |1        |../source/sampler.v:70                                          |
|---------------------------------|---------|---------|---------|----------------------------------------------------------------|

---------------------------------------------------------------------------------------------------------------------------------------------------------------

