// Seed: 2825042037
module module_0 (
    input id_0,
    input wire id_1,
    input id_2
);
  type_5(
      {id_2, id_0, id_2, id_2 - id_1[1]}, id_0
  );
  logic id_3;
endmodule
`define pp_3 0
