static void F_1 ( void )\r\n{\r\nextern unsigned int V_1 [] ;\r\nextern unsigned int V_2 [] ;\r\nV_1 [ 0 ] = ( V_1 [ 0 ] & 0xffff0000 ) |\r\nV_3 ;\r\nF_2 ( ( unsigned long ) & V_1 [ 0 ] ,\r\n( unsigned long ) & V_1 [ 1 ] ) ;\r\nV_2 [ 0 ] = ( V_2 [ 0 ] & 0xffff0000 ) |\r\nV_3 ;\r\nF_2 ( ( unsigned long ) & V_2 [ 0 ] ,\r\n( unsigned long ) & V_2 [ 1 ] ) ;\r\n}\r\nstatic void T_1 F_3 ( unsigned int V_4 , unsigned int V_5 )\r\n{\r\nunsigned int V_6 = V_3 -- ;\r\nF_1 () ;\r\nF_4 ( V_7 , 0 ) ;\r\n__asm__ __volatile__(\r\n"tlbwe %2,%3,%4\n"\r\n"tlbwe %1,%3,%5\n"\r\n"tlbwe %0,%3,%6\n"\r\n:\r\n: "r" (PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_SX | PPC44x_TLB_G),\r\n"r" (phys),\r\n"r" (virt | PPC44x_TLB_VALID | PPC44x_TLB_256M),\r\n"r" (entry),\r\n"i" (PPC44x_TLB_PAGEID),\r\n"i" (PPC44x_TLB_XLAT),\r\n"i" (PPC44x_TLB_ATTRIB));\r\n}\r\nstatic int T_1 F_5 ( void )\r\n{\r\nunsigned int V_8 = F_6 ( V_9 ) ;\r\nunsigned int V_10 = F_6 ( V_11 ) ;\r\nif ( ! ( V_8 & V_12 ) )\r\nreturn 0 ;\r\nif ( ! ( V_8 & V_13 ) )\r\nreturn 1 ;\r\nif ( ! ( V_8 & V_14 ) )\r\nreturn 2 ;\r\nif ( ! ( V_10 & V_15 ) )\r\nreturn 3 ;\r\nif ( ! ( V_10 & V_16 ) )\r\nreturn 4 ;\r\nif ( ! ( V_10 & V_17 ) )\r\nreturn 5 ;\r\nreturn - 1 ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nunsigned int V_8 = F_6 ( V_9 ) ;\r\nunsigned int V_10 = F_6 ( V_11 ) ;\r\nif ( V_8 & V_12 )\r\nF_8 ( ( V_8 >> V_18 ) & 0xff ,\r\nV_19 ) ;\r\nif ( V_8 & V_13 )\r\nF_8 ( ( V_8 >> V_20 ) & 0xff ,\r\nV_19 ) ;\r\nif ( V_8 & V_14 )\r\nF_8 ( ( V_8 >> V_21 ) & 0xff ,\r\nV_19 ) ;\r\nif ( V_10 & V_15 )\r\nF_8 ( ( V_10 >> V_22 ) & 0xff ,\r\nV_19 ) ;\r\nif ( V_10 & V_16 )\r\nF_8 ( ( V_10 >> V_23 ) & 0xff ,\r\nV_19 ) ;\r\nif ( V_10 & V_17 )\r\nF_8 ( ( V_10 >> V_24 ) & 0xff ,\r\nV_19 ) ;\r\n}\r\nstatic void F_9 ( unsigned int V_4 , unsigned int V_5 )\r\n{\r\nunsigned int V_25 ;\r\nint V_26 ;\r\nV_25 = 0x88000000 ;\r\nV_26 = F_5 () ;\r\nF_10 ( V_26 < 0 ) ;\r\nV_25 |= V_26 << 24 ;\r\nF_11 ( L_1 ,\r\nV_4 , V_5 , V_26 ) ;\r\nF_4 ( V_7 , 0 ) ;\r\n__asm__ __volatile__(\r\n"tlbwe %2,%3,0\n"\r\n"tlbwe %1,%3,1\n"\r\n"tlbwe %0,%3,2\n"\r\n:\r\n: "r" (PPC47x_TLB2_SW | PPC47x_TLB2_SR |\r\nPPC47x_TLB2_SX\r\n#ifdef F_12\r\n| PPC47x_TLB2_M\r\n#endif\r\n),\r\n"r" (phys),\r\n"r" (virt | PPC47x_TLB0_VALID | PPC47x_TLB0_256M),\r\n"r" (rA));\r\n}\r\nvoid T_1 F_13 ( void )\r\n{\r\nF_1 () ;\r\nF_14 () ;\r\n}\r\nunsigned long T_1 F_15 ( unsigned long V_27 )\r\n{\r\nunsigned long V_28 ;\r\nunsigned long V_29 = V_30 & ~ ( V_31 - 1 ) ;\r\nfor ( V_28 = V_29 + V_31 ; V_28 < V_32 ;\r\nV_28 += V_31 ) {\r\nif ( F_16 ( V_33 ) )\r\nF_9 ( V_28 + V_34 , V_28 ) ;\r\nelse\r\nF_3 ( V_28 + V_34 , V_28 ) ;\r\n}\r\nif ( F_16 ( V_33 ) ) {\r\nF_7 () ;\r\n#ifdef F_17\r\n{\r\nint V_35 ;\r\nF_18 ( V_36 L_2 ) ;\r\nfor ( V_35 = 0 ; V_35 < 255 ; V_35 ++ ) {\r\nif ( F_19 ( V_35 , V_19 ) )\r\nF_18 ( L_3 , V_35 ) ;\r\n}\r\nF_18 ( L_4 ) ;\r\n}\r\n#endif\r\n}\r\nreturn V_37 ;\r\n}\r\nvoid F_20 ( T_2 V_38 ,\r\nT_2 V_39 )\r\n{\r\nT_3 V_40 ;\r\n#ifndef F_21\r\nF_10 ( V_38 != 0 ) ;\r\n#endif\r\nV_40 = ( F_22 ( T_3 , V_39 , V_31 ) ) ;\r\nF_23 ( V_38 + V_40 ) ;\r\n}\r\nvoid F_24 ( int V_41 )\r\n{\r\nunsigned long V_28 ;\r\nunsigned long V_29 = V_30 & ~ ( V_31 - 1 ) ;\r\nfor ( V_28 = V_29 + V_31 ; V_28 < V_32 ;\r\nV_28 += V_31 ) {\r\nif ( F_16 ( V_33 ) )\r\nF_9 ( V_28 + V_34 , V_28 ) ;\r\nelse\r\nF_3 ( V_28 + V_34 , V_28 ) ;\r\n}\r\n}
