#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May 18 21:22:22 2025
# Process ID: 27328
# Current directory: D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.runs/design_1_KanLayerInst_0_0_synth_1
# Command line: vivado.exe -log design_1_KanLayerInst_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_KanLayerInst_0_0.tcl
# Log file: D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.runs/design_1_KanLayerInst_0_0_synth_1/design_1_KanLayerInst_0_0.vds
# Journal file: D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.runs/design_1_KanLayerInst_0_0_synth_1\vivado.jou
# Running On: yannos, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 34115 MB
#-----------------------------------------------------------
source design_1_KanLayerInst_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 423.113 ; gain = 79.926
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_KanLayerInst_0_0
Command: synth_design -top design_1_KanLayerInst_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22956
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxilDpRamParameterizable.v:199]
WARNING: [Synth 8-6901] identifier 'IN_WE' is used before its declaration [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:49]
WARNING: [Synth 8-6901] identifier 'IN_ADDR' is used before its declaration [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:50]
WARNING: [Synth 8-6901] identifier 'OUT_WE' is used before its declaration [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:59]
WARNING: [Synth 8-6901] identifier 'OUT_ADDR' is used before its declaration [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:60]
WARNING: [Synth 8-6901] identifier 'get_next_addr' is used before its declaration [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:87]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axis_arb_mux' with formal parameter declaration list [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-11065] parameter 'S_ID_WIDTH_INT' becomes localparam in 'axis_arb_mux' with formal parameter declaration list [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axis_mux' with formal parameter declaration list [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_mux.v:92]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/priority_encoder.v:48]
WARNING: [Synth 8-10940] macro 'GRID_IS_SHARED' is redefined [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/wrapper/KanLayerInst1.v:10]
WARNING: [Synth 8-10940] macro 'SCALE_IS_SHARED' is redefined [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/wrapper/KanLayerInst1.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.062 ; gain = 408.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_KanLayerInst_0_0' [d:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.gen/sources_1/bd/design_1/ip/design_1_KanLayerInst_0_0/synth/design_1_KanLayerInst_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KanLayerInst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/wrapper/KanLayerInst1.v:16]
INFO: [Synth 8-6157] synthesizing module 'KanLayer' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:15]
INFO: [Synth 8-6157] synthesizing module 'BramIntrfTranslator' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:33]
WARNING: [Synth 8-324] index 1 out of range [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:190]
WARNING: [Synth 8-324] index 1 out of range [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:190]
INFO: [Synth 8-6155] done synthesizing module 'BramIntrfTranslator' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:33]
WARNING: [Synth 8-689] width (10) of port connection 'addr_i' does not match port width (9) of module 'BramIntrfTranslator' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:891]
INFO: [Synth 8-6157] synthesizing module 'MultiBankBram' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MultiBankBram.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bram' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/Bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Bram' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/Bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'MultiBankBram' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MultiBankBram.v:7]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7023] instance 'axis_adp_data_inst' of module 'axis_async_fifo' has 34 connections declared, but only 18 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7023] instance 'axis_adp_data_inst' of module 'axis_async_fifo' has 34 connections declared, but only 18 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7023] instance 'axis_adp_data_inst' of module 'axis_async_fifo' has 34 connections declared, but only 18 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 's_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7071] port 'm_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_data_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
WARNING: [Synth 8-7023] instance 'axis_adp_data_inst' of module 'axis_async_fifo' has 34 connections declared, but only 18 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1593]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:267]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 's_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 's_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 's_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_grid_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7023] instance 'axis_adp_grid_inst' of module 'axis_async_fifo' has 34 connections declared, but only 18 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1652]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 's_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 's_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 's_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_status_overflow' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_status_bad_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7071] port 'm_status_good_frame' of module 'axis_async_fifo' is unconnected for instance 'axis_adp_scle_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
WARNING: [Synth 8-7023] instance 'axis_adp_scle_inst' of module 'axis_async_fifo' has 34 connections declared, but only 18 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1711]
INFO: [Synth 8-6157] synthesizing module 'AxilDpRamParameterizable' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxilDpRamParameterizable.v:22]
INFO: [Synth 8-6157] synthesizing module 'BramIntrfTranslator__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:33]
WARNING: [Synth 8-324] index 1 out of range [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:190]
WARNING: [Synth 8-324] index 1 out of range [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:190]
INFO: [Synth 8-6155] done synthesizing module 'BramIntrfTranslator__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:33]
INFO: [Synth 8-6157] synthesizing module 'BramIntrfTranslator__parameterized1' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:33]
WARNING: [Synth 8-324] index 1 out of range [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:190]
INFO: [Synth 8-6155] done synthesizing module 'BramIntrfTranslator__parameterized1' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:33]
INFO: [Synth 8-6157] synthesizing module 'MultiBankBramReadEn' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MultiBankBramReadEn.v:7]
INFO: [Synth 8-6157] synthesizing module 'BramReadEn' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramReadEn.v:16]
INFO: [Synth 8-6155] done synthesizing module 'BramReadEn' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramReadEn.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MultiBankBramReadEn' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MultiBankBramReadEn.v:7]
INFO: [Synth 8-6155] done synthesizing module 'AxilDpRamParameterizable' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxilDpRamParameterizable.v:22]
WARNING: [Synth 8-689] width (16) of port connection 's_axil_a_rdata' does not match port width (32) of module 'AxilDpRamParameterizable' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1041]
WARNING: [Synth 8-689] width (16) of port connection 's_axil_a_rdata' does not match port width (32) of module 'AxilDpRamParameterizable' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1243]
INFO: [Synth 8-6157] synthesizing module 'MemoryControlUnit' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:19]
INFO: [Synth 8-6157] synthesizing module 'axis_srl_fifo' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_srl_fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axis_srl_fifo' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_srl_fifo.v:36]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'axis_srl_fifo' is unconnected for instance 'axis_fifo_scle_pos_batch_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:664]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'axis_srl_fifo' is unconnected for instance 'axis_fifo_scle_pos_batch_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:664]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'axis_srl_fifo' is unconnected for instance 'axis_fifo_scle_pos_batch_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:664]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'axis_srl_fifo' is unconnected for instance 'axis_fifo_scle_pos_batch_inst' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:664]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axis_fifo_scle_pos_batch_inst' of module 'axis_srl_fifo' has 19 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:664]
INFO: [Synth 8-6157] synthesizing module 'MCULocalAxilFSM' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:5]
INFO: [Synth 8-226] default block is never used [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:146]
INFO: [Synth 8-6157] synthesizing module 'axis_register' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_register' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
WARNING: [Synth 8-7023] instance 'loc_axis_register_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:256]
INFO: [Synth 8-6157] synthesizing module 'axil_fifo_rd' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/axil_fifo_rd.v:8]
INFO: [Synth 8-6157] synthesizing module 'axi_fifo_rd' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axi/rtl/axi_fifo_rd.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axi_fifo_rd' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axi/rtl/axi_fifo_rd.v:36]
WARNING: [Synth 8-7023] instance 'axi_fifo_rd_inst' of module 'axi_fifo_rd' has 42 connections declared, but only 30 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/axil_fifo_rd.v:74]
INFO: [Synth 8-6155] done synthesizing module 'axil_fifo_rd' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/axil_fifo_rd.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MCULocalAxilFSM' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:5]
WARNING: [Synth 8-7023] instance 'axis_fifo_grid_pos_batch_inst' of module 'axis_srl_fifo' has 19 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:1012]
INFO: [Synth 8-6157] synthesizing module 'MCULocalAxilFSM__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:5]
INFO: [Synth 8-226] default block is never used [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:146]
WARNING: [Synth 8-7023] instance 'loc_axis_register_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:256]
INFO: [Synth 8-6155] done synthesizing module 'MCULocalAxilFSM__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:5]
INFO: [Synth 8-6157] synthesizing module 'axis_srl_fifo__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_srl_fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axis_srl_fifo__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_srl_fifo.v:36]
WARNING: [Synth 8-7023] instance 'axis_fifo_data_inst' of module 'axis_srl_fifo' has 19 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:1132]
INFO: [Synth 8-6157] synthesizing module 'MCULocalBramFSM' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:5]
INFO: [Synth 8-226] default block is never used [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:142]
INFO: [Synth 8-226] default block is never used [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:175]
WARNING: [Synth 8-7023] instance 'out_axis_register_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:238]
INFO: [Synth 8-6155] done synthesizing module 'MCULocalBramFSM' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:5]
WARNING: [Synth 8-7023] instance 'axis_fifo_data_inst' of module 'axis_srl_fifo' has 19 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:1132]
WARNING: [Synth 8-7023] instance 'axis_fifo_data_inst' of module 'axis_srl_fifo' has 19 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:1132]
WARNING: [Synth 8-7023] instance 'axis_fifo_data_inst' of module 'axis_srl_fifo' has 19 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'MemoryControlUnit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:19]
WARNING: [Synth 8-7023] instance 'mcu_inst' of module 'MemoryControlUnit' has 56 connections declared, but only 47 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1479]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo_adapter.v:36]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized1' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:267]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized1' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo_adapter.v:36]
WARNING: [Synth 8-7023] instance 'axis_adp_wght_inst' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 19 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1770]
INFO: [Synth 8-6157] synthesizing module 'AxisSplitter' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisSplitter.v:11]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'AxisSplitter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisSplitter.v:11]
WARNING: [Synth 8-7023] instance 'axis_spl_wght_inst' of module 'AxisSplitter' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1830]
INFO: [Synth 8-6157] synthesizing module 'ExtendedAxisPacketSplitter' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ExtendedAxisPacketSplitter.v:10]
INFO: [Synth 8-6157] synthesizing module 'AxisPacketSplitter' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisPacketSplitter.v:10]
INFO: [Synth 8-226] default block is never used [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisPacketSplitter.v:121]
INFO: [Synth 8-226] default block is never used [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisPacketSplitter.v:165]
INFO: [Synth 8-6155] done synthesizing module 'AxisPacketSplitter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisPacketSplitter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ExtendedAxisPacketSplitter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ExtendedAxisPacketSplitter.v:10]
WARNING: [Synth 8-7023] instance 'axis_aps_wghts_inst' of module 'ExtendedAxisPacketSplitter' has 25 connections declared, but only 21 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1886]
INFO: [Synth 8-6157] synthesizing module 'Buffer' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/Buffer.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized1' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized1' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Buffer' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/Buffer.v:6]
WARNING: [Synth 8-7023] instance 'buffer_inst' of module 'Buffer' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:1944]
INFO: [Synth 8-6157] synthesizing module 'BatchedAxisPacketJoiner' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BatchedAxisPacketJoiner.v:14]
INFO: [Synth 8-6157] synthesizing module 'AxisPacketJoiner' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisPacketJoiner.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AxisPacketJoiner' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisPacketJoiner.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BatchedAxisPacketJoiner' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BatchedAxisPacketJoiner.v:14]
WARNING: [Synth 8-7023] instance 'axis_jnr_rslt_inst' of module 'BatchedAxisPacketJoiner' has 26 connections declared, but only 23 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:2001]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo_adapter.v:36]
INFO: [Synth 8-6157] synthesizing module 'axis_adapter' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized2' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:267]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized2' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo_adapter.v:36]
WARNING: [Synth 8-7023] instance 'axis_adp_rslt_inst' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 20 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:2066]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedDataProcessor' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedDataProcessor.v:5]
INFO: [Synth 8-6157] synthesizing module 'RSWAFFunction' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/RSWAFFunction.v:12]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcast' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcast' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:36]
WARNING: [Synth 8-7023] instance 'axis_broadcast_inst' of module 'axis_broadcast' has 18 connections declared, but only 17 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/RSWAFFunction.v:147]
WARNING: [Synth 8-7023] instance 'axis_broadcast_inst' of module 'axis_broadcast' has 18 connections declared, but only 17 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/RSWAFFunction.v:189]
INFO: [Synth 8-6157] synthesizing module 'SubMultAbs' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMultAbs.v:14]
INFO: [Synth 8-6157] synthesizing module 'SubMult' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMult.v:13]
WARNING: [Synth 8-7023] instance 'axis_register_data_inst' of module 'axis_register' has 18 connections declared, but only 17 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMult.v:219]
WARNING: [Synth 8-7023] instance 'axis_register_grid_inst' of module 'axis_register' has 18 connections declared, but only 17 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMult.v:252]
WARNING: [Synth 8-7023] instance 'axis_register_scale_inst' of module 'axis_register' has 18 connections declared, but only 17 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMult.v:285]
INFO: [Synth 8-6157] synthesizing module 'AxisALU' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AxisALU' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'AxisALU__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AxisALU__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SubMult' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMult.v:13]
INFO: [Synth 8-6157] synthesizing module 'AxisALU__parameterized1' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AxisALU__parameterized1' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SubMultAbs' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/SubMultAbs.v:14]
INFO: [Synth 8-6157] synthesizing module 'AxisRom' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisRom.v:14]
INFO: [Synth 8-6157] synthesizing module 'ROM_simple' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:6]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../data/Sech2Lutram_n_16.13_16.16.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ROM_simple' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AxisRom' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisRom.v:14]
INFO: [Synth 8-6155] done synthesizing module 'RSWAFFunction' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/RSWAFFunction.v:12]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLinearProcessingArray' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingArray.v:21]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLinearProcessingElement' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:156]
INFO: [Synth 8-6157] synthesizing module 'DSPELogic' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/DSPELogic.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DSPELogic' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/DSPELogic.v:7]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLPEControlUnit' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLPEControlUnit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized2' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized2' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
WARNING: [Synth 8-7023] instance 'axis_register_d_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:292]
WARNING: [Synth 8-7023] instance 'axis_register_l_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:336]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized3' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized3' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
WARNING: [Synth 8-7023] instance 'axis_register_r_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:378]
WARNING: [Synth 8-7023] instance 'axis_register_t_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:422]
WARNING: [Synth 8-7023] instance 'axis_register_b_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:464]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLinearProcessingElement' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLinearProcessingElement__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized4' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized4' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:34]
WARNING: [Synth 8-7023] instance 'axis_register_u_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:248]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:156]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLPEControlUnit__parameterized0' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLPEControlUnit__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
WARNING: [Synth 8-7023] instance 'axis_register_d_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:292]
WARNING: [Synth 8-7023] instance 'axis_register_l_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:336]
WARNING: [Synth 8-7023] instance 'axis_register_r_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:378]
WARNING: [Synth 8-7023] instance 'axis_register_t_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:422]
WARNING: [Synth 8-7023] instance 'axis_register_b_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:464]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLinearProcessingElement__parameterized0' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLinearProcessingElement__parameterized1' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
WARNING: [Synth 8-7023] instance 'axis_register_u_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:248]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:156]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLPEControlUnit__parameterized1' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLPEControlUnit__parameterized1' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
WARNING: [Synth 8-7023] instance 'axis_register_d_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:292]
WARNING: [Synth 8-7023] instance 'axis_register_l_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:336]
WARNING: [Synth 8-7023] instance 'axis_register_r_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:378]
WARNING: [Synth 8-7023] instance 'axis_register_t_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:422]
WARNING: [Synth 8-7023] instance 'axis_register_b_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:464]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLinearProcessingElement__parameterized1' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLinearProcessingElement__parameterized2' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
WARNING: [Synth 8-7023] instance 'axis_register_u_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:248]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:156]
INFO: [Synth 8-6157] synthesizing module 'ParallelizedLPEControlUnit__parameterized2' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLPEControlUnit__parameterized2' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:26]
WARNING: [Synth 8-7023] instance 'axis_register_d_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:292]
WARNING: [Synth 8-7023] instance 'axis_register_l_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:336]
WARNING: [Synth 8-7023] instance 'axis_register_r_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:378]
WARNING: [Synth 8-7023] instance 'axis_register_t_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:422]
WARNING: [Synth 8-7023] instance 'axis_register_b_inst' of module 'axis_register' has 18 connections declared, but only 14 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:464]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLinearProcessingElement__parameterized2' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingElement.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedLinearProcessingArray' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLinearProcessingArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ParallelizedDataProcessor' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedDataProcessor.v:5]
WARNING: [Synth 8-7023] instance 'data_processor_inst' of module 'ParallelizedDataProcessor' has 40 connections declared, but only 36 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:2161]
INFO: [Synth 8-6157] synthesizing module 'CentralControlUnit' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CentralControlUnit.v:45]
INFO: [Synth 8-6157] synthesizing module 'Sampler' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/Sampler.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Sampler' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/Sampler.v:5]
INFO: [Synth 8-6157] synthesizing module 'CCURegisterFile' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:10]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:270]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:282]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:283]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:284]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:285]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:286]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:287]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:289]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:290]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:291]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:292]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:293]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:294]
WARNING: [Synth 8-6090] variable 'mem' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:296]
INFO: [Synth 8-6155] done synthesizing module 'CCURegisterFile' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CCURegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CentralControlUnit' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/CentralControlUnit.v:45]
WARNING: [Synth 8-7023] instance 'ccu' of module 'CentralControlUnit' has 41 connections declared, but only 40 given [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:2214]
INFO: [Synth 8-6155] done synthesizing module 'KanLayer' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/KanLayer.v:15]
INFO: [Synth 8-6155] done synthesizing module 'KanLayerInst' (0#1) [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/wrapper/KanLayerInst1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'design_1_KanLayerInst_0_0' (0#1) [d:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.gen/sources_1/bd/design_1/ip/design_1_KanLayerInst_0_0/synth/design_1_KanLayerInst_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:518]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_sync_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:538]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_valid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:540]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:541]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:557]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:575]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:576]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:592]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:593]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync3_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:594]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_commit_sync_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:603]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:673]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:350]
WARNING: [Synth 8-6014] Unused sequential element m_depth_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:353]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:518]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_sync_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:538]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_valid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:540]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:541]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:557]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:575]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:576]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:592]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:593]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync3_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:594]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_commit_sync_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:603]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:673]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:350]
WARNING: [Synth 8-6014] Unused sequential element m_depth_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:353]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_itrl_reg[0]' and it is trimmed from '5' to '4' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:120]
WARNING: [Synth 8-6014] Unused sequential element s_axil_a_wready_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxilDpRamParameterizable.v:119]
WARNING: [Synth 8-6014] Unused sequential element s_axil_b_wready_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxilDpRamParameterizable.v:232]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:167]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:169]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:170]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:171]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:174]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:176]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:177]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:178]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axi/rtl/axi_fifo_rd.v:340]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axi/rtl/axi_fifo_rd.v:375]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:128]
WARNING: [Synth 8-3848] Net m_axis_data_tid in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:129]
WARNING: [Synth 8-3848] Net m_axis_data_tdest in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:130]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:131]
WARNING: [Synth 8-3848] Net m_axis_grid_tid in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:166]
WARNING: [Synth 8-3848] Net m_axis_grid_tdest in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:167]
WARNING: [Synth 8-3848] Net m_axis_grid_tuser in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:168]
WARNING: [Synth 8-3848] Net m_axis_scle_tid in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:203]
WARNING: [Synth 8-3848] Net m_axis_scle_tdest in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:204]
WARNING: [Synth 8-3848] Net m_axis_scle_tuser in module/entity MemoryControlUnit does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:205]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:518]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_sync_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:538]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_valid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:540]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:541]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:557]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:575]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:576]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:592]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:593]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync3_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:594]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_commit_sync_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:603]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:673]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:350]
WARNING: [Synth 8-6014] Unused sequential element m_depth_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:353]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:169]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:170]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:171]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:176]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:177]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:178]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:248]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:250]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:251]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:252]
WARNING: [Synth 8-6014] Unused sequential element upsize.m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:187]
WARNING: [Synth 8-6014] Unused sequential element upsize.m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:188]
WARNING: [Synth 8-6014] Unused sequential element upsize.s_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:187]
WARNING: [Synth 8-6014] Unused sequential element upsize.s_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:188]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:518]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_sync_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:538]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_valid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:540]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:541]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:557]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:575]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:576]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync1_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:592]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync2_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:593]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync3_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:594]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_commit_sync_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:603]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:673]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:350]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_depth_commit_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:353]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_depth_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:352]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_ptr_conv_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:728]
WARNING: [Synth 8-3936] Found unconnected internal register 's_depth_commit_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:347]
WARNING: [Synth 8-3936] Found unconnected internal register 's_depth_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:346]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_ptr_conv_reg_reg' and it is trimmed from '2' to '1' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:566]
WARNING: [Synth 8-6014] Unused sequential element m_depth_commit_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_async_fifo.v:353]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:165]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:167]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:168]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:169]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:172]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:174]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:175]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_broadcast.v:176]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:208]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:209]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.temp_m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:213]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.temp_m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:214]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:208]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:209]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:210]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.temp_m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:213]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.temp_m_axis_tdest_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:214]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:215]
WARNING: [Synth 8-6014] Unused sequential element register_genblock[0].skid_buffer_genblock.m_axis_tid_reg_reg was removed.  [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:208]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
WARNING: [Synth 8-3848] Net mem in module/entity ROM_simple does not have driver. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ROM_simple.v:27]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port s_axil_awprot[2] in module CCURegisterFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_awprot[1] in module CCURegisterFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_awprot[0] in module CCURegisterFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_arprot[2] in module CCURegisterFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_arprot[1] in module CCURegisterFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_arprot[0] in module CCURegisterFile is either unconnected or has no load
WARNING: [Synth 8-7129] Port peripheral_transmission[3] in module CentralControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port peripheral_transmission[2] in module CentralControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port peripheral_transmission[1] in module CentralControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port peripheral_transmission[0] in module CentralControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axis_register__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axis_register__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_register__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_register__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_register__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_register__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axis_register__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axis_register__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_register__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_register__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_register__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_register__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_register__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_register__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_register__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_register__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_axis_u_tvalid in module ParallelizedLPEControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_axis_u_tlast in module ParallelizedLPEControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[32] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[31] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[30] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[29] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[28] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[27] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[26] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[25] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[24] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[23] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[22] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[21] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[20] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[19] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[18] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[17] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[16] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[15] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[14] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[13] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[12] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[11] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[10] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[9] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[8] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[7] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[6] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[5] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[4] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[3] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[2] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[1] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tdata[0] in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tvalid in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_u_tlast in module ParallelizedLinearProcessingElement is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tid[3] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tid[2] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tid[1] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tid[0] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tdest[3] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tdest[2] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tdest[1] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tdest[0] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tuser[3] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tuser[2] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tuser[1] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_t_tuser[0] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tid[3] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tid[2] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tid[1] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tid[0] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tdest[3] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tdest[2] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tdest[1] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tdest[0] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tuser[3] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tuser[2] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tuser[1] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_l_tuser[0] in module ParallelizedLinearProcessingArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module AxisRom is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[3] in module AxisRom is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:36 ; elapsed = 00:03:50 . Memory (MB): peak = 3171.266 ; gain = 2334.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:37 ; elapsed = 00:03:51 . Memory (MB): peak = 3171.266 ; gain = 2334.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:37 ; elapsed = 00:03:51 . Memory (MB): peak = 3171.266 ; gain = 2334.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3171.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4850.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 5344.594 ; gain = 493.883
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:50 ; elapsed = 00:10:00 . Memory (MB): peak = 5344.594 ; gain = 4507.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:50 ; elapsed = 00:10:00 . Memory (MB): peak = 5344.594 ; gain = 4507.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:50 ; elapsed = 00:10:00 . Memory (MB): peak = 5344.594 ; gain = 4507.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'loc_fsm_state_reg' in module 'MCULocalBramFSM'
INFO: [Synth 8-3971] The signal "BramReadEn:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'loc_fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'loc_fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalAxilFSM.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_loc_fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:177]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_loc_fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:177]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             LOC_FSM_STR |                               00 |                               00
             LOC_FSM_ERR |                               01 |                               10
             LOC_FSM_OPE |                               10 |                               01
             LOC_FSM_END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'loc_fsm_state_reg' using encoding 'sequential' in module 'MCULocalBramFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_loc_fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MCULocalBramFSM.v:177]
WARNING: [Synth 8-327] inferring latch for variable 'glo_fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/MemoryControlUnit.v:312]
WARNING: [Synth 8-327] inferring latch for variable 'fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:417]
WARNING: [Synth 8-327] inferring latch for variable 'fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:417]
WARNING: [Synth 8-327] inferring latch for variable 'fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:417]
WARNING: [Synth 8-327] inferring latch for variable 'fsm_state_next_reg' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/ParallelizedLPEControlUnit.v:417]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:41:54 ; elapsed = 00:44:05 . Memory (MB): peak = 5344.594 ; gain = 4507.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 16    
	   3 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 17    
	   3 Input    2 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 7     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 12    
	   2 Input      2 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 52    
+---XORs : 
	                4 Bit    Wide XORs := 24    
	                2 Bit    Wide XORs := 8     
+---Registers : 
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               33 Bit    Registers := 10    
	               32 Bit    Registers := 30    
	               20 Bit    Registers := 4     
	               17 Bit    Registers := 44    
	               16 Bit    Registers := 114   
	               13 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 53    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 69    
	                1 Bit    Registers := 679   
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 4     
	              148 Bit	(2 X 74 bit)          RAMs := 1     
	              146 Bit	(2 X 73 bit)          RAMs := 1     
	              136 Bit	(8 X 17 bit)          RAMs := 4     
	              128 Bit	(8 X 16 bit)          RAMs := 4     
	               40 Bit	(2 X 20 bit)          RAMs := 2     
	               34 Bit	(2 X 17 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   33 Bit        Muxes := 18    
	   2 Input   32 Bit        Muxes := 14    
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 83    
	   4 Input   16 Bit        Muxes := 18    
	   4 Input   13 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 4     
	   6 Input   13 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 240   
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 30    
	   4 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 100   
	   3 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 560   
	   7 Input    1 Bit        Muxes := 26    
	   6 Input    1 Bit        Muxes := 44    
	   3 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 70    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_alu_abs_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg' and it is trimmed from '32' to '27' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:215]
DSP Report: Generating DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg, operation Mode is: (A*B)'.
DSP Report: register SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
DSP Report: operator SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0 is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_alu_abs_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg' and it is trimmed from '32' to '27' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:215]
DSP Report: Generating DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg, operation Mode is: (A*B)'.
DSP Report: register SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
DSP Report: operator SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0 is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_alu_abs_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg' and it is trimmed from '32' to '27' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:215]
DSP Report: Generating DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg, operation Mode is: (A*B)'.
DSP Report: register SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
DSP Report: operator SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0 is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_alu_abs_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg' and it is trimmed from '32' to '27' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'SubMult_inst/axis_alu_sub_inst/register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg' and it is trimmed from '17' to '16' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/AxisALU.v:215]
DSP Report: Generating DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg, operation Mode is: (A*B)'.
DSP Report: register SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
DSP Report: operator SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0 is absorbed into DSP SubMult_inst/axis_alu_mlt_inst/register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.mlt_reg_reg, operation Mode is: (C or 0)+(0 or A*B).
DSP Report: register half_pipeline_genblock.mlt_reg_reg is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: operator mlt_reg1 is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.acc_reg_reg, operation Mode is: (0 or PCIN)+((A:0x0):(B:0x0) or P).
DSP Report: register half_pipeline_genblock.acc_reg_reg is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.mlt_reg_reg, operation Mode is: (C or 0)+(0 or A*B).
DSP Report: register half_pipeline_genblock.mlt_reg_reg is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: operator mlt_reg1 is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.acc_reg_reg, operation Mode is: (0 or PCIN)+((A:0x0):(B:0x0) or P).
DSP Report: register half_pipeline_genblock.acc_reg_reg is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.mlt_reg_reg, operation Mode is: (C or 0)+(0 or A*B).
DSP Report: register half_pipeline_genblock.mlt_reg_reg is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: operator mlt_reg1 is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.acc_reg_reg, operation Mode is: (0 or PCIN)+((A:0x0):(B:0x0) or P).
DSP Report: register half_pipeline_genblock.acc_reg_reg is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.mlt_reg_reg, operation Mode is: (C or 0)+(0 or A*B).
DSP Report: register half_pipeline_genblock.mlt_reg_reg is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: operator mlt_reg1 is absorbed into DSP half_pipeline_genblock.mlt_reg_reg.
DSP Report: Generating DSP half_pipeline_genblock.acc_reg_reg, operation Mode is: (0 or PCIN)+((A:0x0):(B:0x0) or P).
DSP Report: register half_pipeline_genblock.acc_reg_reg is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
DSP Report: operator acc0 is absorbed into DSP half_pipeline_genblock.acc_reg_reg.
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_grid_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port s_axil_scle_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port m_axis_rslt_tid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port m_axis_rslt_tdest[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_KanLayerInst_0_0 has port m_axis_rslt_tuser[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'bram_trl_B_inst/target_banks_pipeline_reg[0][0][0:0]' into 'bram_trl_A_inst/target_banks_pipeline_reg[0][0][0:0]' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:163]
INFO: [Synth 8-4471] merging register 'bram_trl_B_inst/target_banks_pipeline_reg[0][0][0:0]' into 'bram_trl_A_inst/target_banks_pipeline_reg[0][0][0:0]' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/rtl/BramIntrfTranslator.v:163]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_axis_register_inst/m_axis_tkeep_reg_reg' and it is trimmed from '8' to '4' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_axis_register_inst/temp_m_axis_tkeep_reg_reg' and it is trimmed from '8' to '4' bits. [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_register.v:174]
INFO: [Synth 8-4471] merging register 'upsize_pre.adapter_inst/upsize.seg_reg_reg[1:0]' into 'upsize_pre.adapter_inst/upsize.seg_reg_reg[1:0]' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:178]
INFO: [Synth 8-4471] merging register 'upsize_pre.adapter_inst/upsize.seg_reg_reg[1:0]' into 'upsize_pre.adapter_inst/upsize.seg_reg_reg[1:0]' [D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/lib/verilog-axis/rtl/axis_adapter.v:178]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "axil_ram_grid_inst/internal_bram_inst/genblk1[1].bram_inst/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "axil_ram_scle_inst/internal_bram_inst/genblk1[1].bram_inst/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axis_adp_wght_inst/\fifo_inst/mark_frame_reg_reg )
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[4]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[5]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[2]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[3]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[1]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[10]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[11]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[8]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[9]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[7]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[14]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[15]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg_reg )
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[4]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[5]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[2]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[3]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[1]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[10]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[11]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[8]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[9]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[7]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[14]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[15]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg_reg )
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[4]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[5]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[2]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[3]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[0]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[1]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[10]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[11]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[8]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[9]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[6]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[7]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[14]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[15]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[12]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axis_adp_rslt_inst/\upsize_pre.adapter_inst/upsize.s_axis_tid_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.s_axis_tkeep_reg_reg[0]' (FDE) to 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.s_axis_tkeep_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_adp_scle_genblock[0].axis_adp_scle_inst/wr_ptr_reg_reg[1]' (FDRE) to 'axis_adp_scle_genblock[0].axis_adp_scle_inst/wr_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_adp_grid_genblock[0].axis_adp_grid_inst/wr_ptr_reg_reg[1]' (FDRE) to 'axis_adp_grid_genblock[0].axis_adp_grid_inst/wr_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_jnr_rslt_inst/axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/pass_through_genblock.operation_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axis_adp_rslt_inst/\fifo_inst/mark_frame_reg_reg )
INFO: [Synth 8-3886] merging instance 'axis_adp_rslt_inst/fifo_inst/rd_ptr_reg_reg[1]' (FDRE) to 'axis_adp_rslt_inst/fifo_inst/rd_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[6]' (FDE) to 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[4]' (FDE) to 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[2]' (FDE) to 'axis_adp_rslt_inst/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_adp_rslt_inst/fifo_inst/wr_ptr_reg_reg[1]' (FDRE) to 'axis_adp_rslt_inst/fifo_inst/wr_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_adp_wght_inst/fifo_inst/rd_ptr_reg_reg[1]' (FDRE) to 'axis_adp_wght_inst/fifo_inst/rd_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_adp_scle_genblock[0].axis_adp_scle_inst/rd_ptr_reg_reg[1]' (FDRE) to 'axis_adp_scle_genblock[0].axis_adp_scle_inst/rd_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_adp_scle_genblock[0].axis_adp_scle_inst /mark_frame_reg_reg)
INFO: [Synth 8-3886] merging instance 'axis_adp_grid_genblock[0].axis_adp_grid_inst/rd_ptr_reg_reg[1]' (FDRE) to 'axis_adp_grid_genblock[0].axis_adp_grid_inst/rd_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_adp_grid_genblock[0].axis_adp_grid_inst /mark_frame_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_adp_data_genblock[0].axis_adp_data_inst /mark_frame_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_adp_data_genblock[1].axis_adp_data_inst /mark_frame_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_adp_data_genblock[2].axis_adp_data_inst /mark_frame_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axis_adp_data_genblock[3].axis_adp_data_inst /mark_frame_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axil_ram_scle_inst/s_axil_b_awready_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axil_ram_scle_inst/s_axil_b_bvalid_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axil_ram_grid_inst/s_axil_b_awready_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axil_ram_grid_inst/s_axil_b_bvalid_reg_reg)
INFO: [Synth 8-3886] merging instance 'axis_adp_wght_inst/fifo_inst/wr_ptr_reg_reg[1]' (FDRE) to 'axis_adp_wght_inst/fifo_inst/wr_ptr_gray_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axil_ram_scle_inst/\bram_trl_A_inst/target_banks_pipeline_reg[0][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axil_ram_grid_inst/\bram_trl_A_inst/target_banks_pipeline_reg[0][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bram_trl_data_genblock[0].bram_trl_data_inst /\target_banks_pipeline_reg[0][0][0] )
INFO: [Synth 8-3886] merging instance 'bram_trl_data_genblock[0].bram_trl_data_inst/target_banks_pipeline_reg[0][0][1]' (FD) to 'bram_trl_data_genblock[0].bram_trl_data_inst/target_banks_pipeline_reg[0][1][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bram_trl_data_genblock[0].bram_trl_data_inst /\target_banks_pipeline_reg[0][1][0] )
INFO: [Synth 8-7067] Removed DRAM instance mcu_inst/i_7/i_0/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_18_19 from module extram__56 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mcu_inst/i_3/i_0/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_18_19 from module extram__54 due to constant propagation
INFO: [Synth 8-3886] merging instance 'mcu_inst/i_3/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_reg_reg[18]' (FDE) to 'mcu_inst/i_3/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/i_3/\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'mcu_inst/i_7/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_reg_reg[18]' (FDE) to 'mcu_inst/i_7/grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/i_7/\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[4]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[5]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[2]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[3]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[0]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[1]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[10]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[11]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[8]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[9]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[6]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[7]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[14]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[12]' (FDE) to 'mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tvalid_reg_reg )
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[4]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[5]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[2]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[3]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[0]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[1]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[10]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[11]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[8]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[9]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[6]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[7]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[14]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[12]' (FDE) to 'mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tvalid_reg_reg )
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[4]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[5]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[2]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[3]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[0]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[1]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[10]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[11]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[8]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[9]' (FDE) to 'mcu_inst/data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/m_axis_tvalid_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axis_adp_rslt_inst/\upsize_pre.adapter_inst/upsize.m_axis_tid_reg_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance mcu_inst/i_3/i_0/scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_18_19 from module extram__54 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tlast_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tlast_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tlast_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/s_axi_r_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/s_axi_r_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].MCULocalFSM_data_pos_inst/intra_counter_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].MCULocalFSM_data_pos_inst/intra_counter_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].MCULocalFSM_data_pos_inst/intra_counter_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[3].axis_fifo_data_inst/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mcu_inst/\data_chn_genblock[2].axis_fifo_data_inst/data_reg_reg[2][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[3].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_12_16 from module extram__40 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[3].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_6_11 from module extram__40 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[3].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_0_5 from module extram__40 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[2].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_12_16 from module extram__38 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[2].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_6_11 from module extram__38 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[2].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_0_5 from module extram__38 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[1].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_12_16 from module extram__36 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[1].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_6_11 from module extram__36 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[1].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_0_5 from module extram__36 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axis_adp_data_genblock[3].axis_adp_data_inst/i_2/i_0/mem_reg_0_7_6_11 from module extram__40 due to constant propagation
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_65) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_65) is unused and will be removed from module AxilDpRamParameterizable.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:46:35 ; elapsed = 00:50:11 . Memory (MB): peak = 5344.594 ; gain = 4507.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\bram_ram_data_genblock[0].bram_ram_data_inst  | genblk1[0].bram_inst/ram_reg                    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Bram:                                          | ram_reg                                         | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Bram:                                          | ram_reg                                         | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Bram:                                          | ram_reg                                         | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axil_ram_grid_inst                             | internal_bram_inst/genblk1[0].bram_inst/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|axil_ram_scle_inst                             | internal_bram_inst/genblk1[0].bram_inst/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                    | RTL Object                                                                               | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|\axis_adp_data_genblock[0].axis_adp_data_inst  | mem_reg                                                                                  | Implied   | 8 x 17               | RAM32M x 3   | 
|\axis_adp_grid_genblock[0].axis_adp_grid_inst  | mem_reg                                                                                  | Implied   | 2 x 17               | RAM32M x 3   | 
|\axis_adp_scle_genblock[0].axis_adp_scle_inst  | mem_reg                                                                                  | Implied   | 2 x 17               | RAM32M x 3   | 
|mcu_inst                                       | scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg | Implied   | 2 x 20               | RAM32M x 4   | 
|mcu_inst                                       | grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg | Implied   | 2 x 20               | RAM32M x 4   | 
|axis_adp_wght_inst                             | fifo_inst/mem_reg                                                                        | Implied   | 2 x 73               | RAM32M x 13  | 
|axis_adp_rslt_inst                             | fifo_inst/mem_reg                                                                        | Implied   | 2 x 74               | RAM32M x 13  | 
+-----------------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AxisALU     | (A*B)'                             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|AxisALU     | (A*B)'                             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|AxisALU     | (A*B)'                             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|AxisALU     | (A*B)'                             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DSPELogic   | (C or 0)+(0 or A*B)                | 17     | 16     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DSPELogic   | (0 or PCIN)+((A:0x0):(B:0x0) or P) | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | (C or 0)+(0 or A*B)                | 17     | 16     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DSPELogic   | (0 or PCIN)+((A:0x0):(B:0x0) or P) | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | (C or 0)+(0 or A*B)                | 17     | 16     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DSPELogic   | (0 or PCIN)+((A:0x0):(B:0x0) or P) | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | (C or 0)+(0 or A*B)                | 17     | 16     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DSPELogic   | (0 or PCIN)+((A:0x0):(B:0x0) or P) | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:48:15 ; elapsed = 00:51:57 . Memory (MB): peak = 5344.594 ; gain = 4507.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module AxilDpRamParameterizable__1.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module AxilDpRamParameterizable.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module AxilDpRamParameterizable.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:49:01 ; elapsed = 00:52:45 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\bram_ram_data_genblock[0].bram_ram_data_inst  | genblk1[0].bram_inst/ram_reg                    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Bram:                                          | ram_reg                                         | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Bram:                                          | ram_reg                                         | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Bram:                                          | ram_reg                                         | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axil_ram_grid_inst                             | internal_bram_inst/genblk1[0].bram_inst/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|axil_ram_scle_inst                             | internal_bram_inst/genblk1[0].bram_inst/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                    | RTL Object                                                                               | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|\axis_adp_data_genblock[0].axis_adp_data_inst  | mem_reg                                                                                  | Implied   | 8 x 17               | RAM32M x 3   | 
|\axis_adp_grid_genblock[0].axis_adp_grid_inst  | mem_reg                                                                                  | Implied   | 2 x 17               | RAM32M x 3   | 
|\axis_adp_scle_genblock[0].axis_adp_scle_inst  | mem_reg                                                                                  | Implied   | 2 x 17               | RAM32M x 3   | 
|mcu_inst                                       | scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg | Implied   | 2 x 20               | RAM32M x 4   | 
|mcu_inst                                       | grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg | Implied   | 2 x 20               | RAM32M x 4   | 
|axis_adp_wght_inst                             | fifo_inst/mem_reg                                                                        | Implied   | 2 x 73               | RAM32M x 13  | 
|axis_adp_rslt_inst                             | fifo_inst/mem_reg                                                                        | Implied   | 2 x 74               | RAM32M x 13  | 
+-----------------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_reg[1]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_reg[0]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[1]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[1].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[0]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_reg[1]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_reg[0]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[1]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Synth 8-3332] Sequential element (inst/wrapper/mcu_inst/data_chn_genblock[2].MCULocalFSM_data_pos_inst/FSM_sequential_loc_fsm_state_next_reg[0]) is unused and will be removed from module design_1_KanLayerInst_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:49:03 ; elapsed = 00:52:49 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i_ ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___0 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___1 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___2 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___3 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___4 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___5 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___6 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___7 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___8 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___9 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___10 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___11 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___12 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___13 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___14 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___15 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___16 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___17 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___18 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___19 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___20 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___21 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___22 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___23 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___24 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___25 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___26 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___27 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___28 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___29 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___30 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/wrapper/data_processor_inst/parallelized_lpa_inst/i___31 ' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPELogic   | (A*B')'     | 0      | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
|DSPELogic   | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |DSP48E1  |     8|
|5     |LUT1     |    60|
|6     |LUT2     |   116|
|7     |LUT3     |   308|
|8     |LUT4     |   260|
|9     |LUT5     |   465|
|10    |LUT6     |   619|
|11    |MUXF7    |    64|
|12    |MUXF8    |    32|
|13    |RAM32M   |    29|
|14    |RAM32X1D |     2|
|15    |RAMB18E1 |     6|
|17    |FDCE     |     6|
|18    |FDPE     |     2|
|19    |FDRE     |  2327|
|20    |FDSE     |    12|
|21    |LDC      |    14|
|22    |LDCP     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:49:08 ; elapsed = 00:52:54 . Memory (MB): peak = 5566.855 ; gain = 4729.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:39:52 ; elapsed = 00:47:23 . Memory (MB): peak = 5566.855 ; gain = 2556.562
Synthesis Optimization Complete : Time (s): cpu = 00:49:09 ; elapsed = 00:52:56 . Memory (MB): peak = 5566.855 ; gain = 4729.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5566.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5566.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LDC => LDCE: 14 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 29 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete, checksum: 877f93d2
INFO: [Common 17-83] Releasing license: Synthesis
435 Infos, 654 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:49:16 ; elapsed = 00:53:04 . Memory (MB): peak = 5566.855 ; gain = 5104.078
INFO: [Common 17-1381] The checkpoint 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.runs/design_1_KanLayerInst_0_0_synth_1/design_1_KanLayerInst_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 100 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.runs/design_1_KanLayerInst_0_0_synth_1/design_1_KanLayerInst_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_KanLayerInst_0_0_utilization_synth.rpt -pb design_1_KanLayerInst_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 18 22:15:43 2025...
