
----------- Generate hdmi_rx -----------
2019.07.17.14:25:42 Info: hdmi_rx.hdmi_rx: HDMI Intel FPGA IP does not support Ncsim and Xcelium simulator for VHDL.
2019.07.17.14:25:42 Info: Deploying hdmi_rx to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdmi_rx\hdmi_rx.ip
2019.07.17.14:25:44 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:25:48 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/hdmi_rx/hdmi_rx/hdmi_rx_generation.rpt
2019.07.17.14:25:48 Info: Generated by version: 18.1 build 222
2019.07.17.14:25:48 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:25:48 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdmi_rx\hdmi_rx.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdmi_rx\hdmi_rx" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:25:49 Info: hdmi_rx.hdmi_rx: HDMI Intel FPGA IP does not support Ncsim and Xcelium simulator for VHDL.
2019.07.17.14:25:49 Info: hdmi_rx: "Transforming system: hdmi_rx"
2019.07.17.14:25:49 Info: hdmi_rx: "Naming system components in system: hdmi_rx"
2019.07.17.14:25:49 Info: hdmi_rx: "Processing generation queue"
2019.07.17.14:25:49 Info: hdmi_rx: "Generating: hdmi_rx"
2019.07.17.14:25:49 Info: hdmi_rx: "Generating: hdmi_rx_altera_hdmi_181_3vcqz4y"
2019.07.17.14:25:49 Info: hdmi_rx: "Generating: bitec_hdmi_rx"
2019.07.17.14:25:49 Info: hdmi_rx: Done "hdmi_rx" with 3 modules, 28 files
2019.07.17.14:25:49 Info: qsys-generate succeeded.
2019.07.17.14:25:49 Info: Finished: Create HDL design files for synthesis

----------- Generate hdmi_tx -----------
2019.07.17.14:25:53 Info: hdmi_tx.hdmi_tx: HDMI Intel FPGA IP does not support Ncsim and Xcelium simulator for VHDL.
2019.07.17.14:25:53 Info: Deploying hdmi_tx to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdmi_tx\hdmi_tx.ip
2019.07.17.14:25:54 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:25:59 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/hdmi_tx/hdmi_tx/hdmi_tx_generation.rpt
2019.07.17.14:25:59 Info: Generated by version: 18.1 build 222
2019.07.17.14:25:59 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:25:59 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdmi_tx\hdmi_tx.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdmi_tx\hdmi_tx" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:26:00 Info: hdmi_tx.hdmi_tx: HDMI Intel FPGA IP does not support Ncsim and Xcelium simulator for VHDL.
2019.07.17.14:26:00 Info: hdmi_tx: "Transforming system: hdmi_tx"
2019.07.17.14:26:00 Info: hdmi_tx: "Naming system components in system: hdmi_tx"
2019.07.17.14:26:00 Info: hdmi_tx: "Processing generation queue"
2019.07.17.14:26:00 Info: hdmi_tx: "Generating: hdmi_tx"
2019.07.17.14:26:00 Info: hdmi_tx: "Generating: hdmi_tx_altera_hdmi_181_p666vtq"
2019.07.17.14:26:00 Info: hdmi_tx: "Generating: bitec_hdmi_tx"
2019.07.17.14:26:00 Info: hdmi_tx: Done "hdmi_tx" with 3 modules, 27 files
2019.07.17.14:26:00 Info: qsys-generate succeeded.
2019.07.17.14:26:00 Info: Finished: Create HDL design files for synthesis

----------- Generate gxb_rx -----------
2019.07.17.14:26:06 Info: gxb_rx.gxb_rx: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
2019.07.17.14:26:06 Warning: gxb_rx.gxb_rx: If this RX Simplex Native PHY instance needs to be merged with an TX Simplex Native PHY instance, ensure that reconfiguration inputs of both the PHY instances are driven by the same source
2019.07.17.14:26:06 Info: gxb_rx.gxb_rx: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
2019.07.17.14:26:06 Info: gxb_rx.gxb_rx: For the selected device(10CX220YF780E5G), core speed grade is 5.
2019.07.17.14:26:06 Info: Deploying gxb_rx to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_rx.ip
2019.07.17.14:26:08 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:26:14 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/gxb/gxb_rx/gxb_rx_generation.rpt
2019.07.17.14:26:14 Info: Generated by version: 18.1 build 222
2019.07.17.14:26:14 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:26:14 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_rx.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_rx" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:26:16 Info: gxb_rx.gxb_rx: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
2019.07.17.14:26:16 Warning: gxb_rx.gxb_rx: If this RX Simplex Native PHY instance needs to be merged with an TX Simplex Native PHY instance, ensure that reconfiguration inputs of both the PHY instances are driven by the same source
2019.07.17.14:26:16 Info: gxb_rx.gxb_rx: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
2019.07.17.14:26:16 Info: gxb_rx.gxb_rx: For the selected device(10CX220YF780E5G), core speed grade is 5.
2019.07.17.14:26:16 Info: gxb_rx: "Transforming system: gxb_rx"
2019.07.17.14:26:16 Info: gxb_rx: "Naming system components in system: gxb_rx"
2019.07.17.14:26:16 Info: gxb_rx: "Processing generation queue"
2019.07.17.14:26:16 Info: gxb_rx: "Generating: gxb_rx"
2019.07.17.14:26:16 Info: gxb_rx: "Generating: gxb_rx_altera_xcvr_native_a10_181_7d4u5nq"
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.17.14:26:16 Info: gxb_rx: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.17.14:26:16 Info: gxb_rx: Building configuration data for reconfiguration profile 0
2019.07.17.14:26:17 Info: gxb_rx: Done "gxb_rx" with 2 modules, 26 files
2019.07.17.14:26:17 Info: qsys-generate succeeded.
2019.07.17.14:26:17 Info: Finished: Create HDL design files for synthesis

----------- Generate gxb_rx_reset -----------
2019.07.17.14:26:21 Info: Deploying gxb_rx_reset to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_rx_reset.ip
2019.07.17.14:26:22 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:26:26 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/gxb/gxb_rx_reset/gxb_rx_reset_generation.rpt
2019.07.17.14:26:26 Info: Generated by version: 18.1 build 222
2019.07.17.14:26:26 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:26:26 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_rx_reset.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_rx_reset" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:26:27 Info: gxb_rx_reset: "Transforming system: gxb_rx_reset"
2019.07.17.14:26:27 Info: gxb_rx_reset: "Naming system components in system: gxb_rx_reset"
2019.07.17.14:26:27 Info: gxb_rx_reset: "Processing generation queue"
2019.07.17.14:26:27 Info: gxb_rx_reset: "Generating: gxb_rx_reset"
2019.07.17.14:26:27 Info: gxb_rx_reset: "Generating: altera_xcvr_reset_control"
2019.07.17.14:26:27 Info: gxb_rx_reset: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
2019.07.17.14:26:27 Info: gxb_rx_reset: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.17.14:26:27 Info: gxb_rx_reset: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
2019.07.17.14:26:27 Info: gxb_rx_reset: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
2019.07.17.14:26:27 Info: gxb_rx_reset: Done "gxb_rx_reset" with 2 modules, 6 files
2019.07.17.14:26:27 Info: qsys-generate succeeded.
2019.07.17.14:26:27 Info: Finished: Create HDL design files for synthesis

----------- Generate gxb_tx -----------
2019.07.17.14:26:33 Info: gxb_tx.gxb_tx: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
2019.07.17.14:26:33 Warning: gxb_tx.gxb_tx: If this TX Simplex Native PHY instance needs to be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance, ensure that reconfiguration inputs of both the PHY instances are driven by the same source
2019.07.17.14:26:33 Info: gxb_tx.gxb_tx: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
2019.07.17.14:26:33 Info: gxb_tx.gxb_tx: For the selected device(10CX220YF780E5G), core speed grade is 5.
2019.07.17.14:26:33 Info: gxb_tx.gxb_tx: Note - The external TX PLL IP must be configured with an output clock frequency of 3000.0 MHz.
2019.07.17.14:26:33 Info: Deploying gxb_tx to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx.ip
2019.07.17.14:26:35 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:26:42 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/gxb/gxb_tx/gxb_tx_generation.rpt
2019.07.17.14:26:42 Info: Generated by version: 18.1 build 222
2019.07.17.14:26:42 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:26:42 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:26:44 Info: gxb_tx.gxb_tx: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
2019.07.17.14:26:44 Warning: gxb_tx.gxb_tx: If this TX Simplex Native PHY instance needs to be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance, ensure that reconfiguration inputs of both the PHY instances are driven by the same source
2019.07.17.14:26:44 Info: gxb_tx.gxb_tx: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
2019.07.17.14:26:44 Info: gxb_tx.gxb_tx: For the selected device(10CX220YF780E5G), core speed grade is 5.
2019.07.17.14:26:44 Info: gxb_tx.gxb_tx: Note - The external TX PLL IP must be configured with an output clock frequency of 3000.0 MHz.
2019.07.17.14:26:44 Info: gxb_tx: "Transforming system: gxb_tx"
2019.07.17.14:26:44 Info: gxb_tx: "Naming system components in system: gxb_tx"
2019.07.17.14:26:44 Info: gxb_tx: "Processing generation queue"
2019.07.17.14:26:44 Info: gxb_tx: "Generating: gxb_tx"
2019.07.17.14:26:44 Info: gxb_tx: "Generating: gxb_tx_altera_xcvr_native_a10_181_4wxkwca"
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.17.14:26:44 Info: gxb_tx: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.17.14:26:45 Info: gxb_tx: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.17.14:26:45 Info: gxb_tx: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.17.14:26:45 Info: gxb_tx: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.17.14:26:45 Info: gxb_tx: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.17.14:26:45 Info: gxb_tx: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.17.14:26:45 Info: gxb_tx: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.17.14:26:45 Info: gxb_tx: Building configuration data for reconfiguration profile 0
2019.07.17.14:26:45 Info: gxb_tx: Done "gxb_tx" with 2 modules, 26 files
2019.07.17.14:26:45 Info: qsys-generate succeeded.
2019.07.17.14:26:45 Info: Finished: Create HDL design files for synthesis

----------- Generate gxb_tx_fpll -----------
2019.07.17.14:26:49 Info: altera_xcvr_fpll_a10: NOTE: Modified mcgb tcl package that enables ATX PLL Sharing
2019.07.17.14:26:50 Info: gxb_tx_fpll.gxb_tx_fpll: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
2019.07.17.14:26:50 Info: gxb_tx_fpll.gxb_tx_fpll: Selected device is 10CX220YF780E5G
2019.07.17.14:26:50 Info: Deploying gxb_tx_fpll to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx_fpll.ip
2019.07.17.14:26:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:26:57 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/gxb/gxb_tx_fpll/gxb_tx_fpll_generation.rpt
2019.07.17.14:26:57 Info: Generated by version: 18.1 build 222
2019.07.17.14:26:57 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:26:57 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx_fpll.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx_fpll" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:26:58 Info: gxb_tx_fpll.gxb_tx_fpll: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
2019.07.17.14:26:58 Info: gxb_tx_fpll.gxb_tx_fpll: Selected device is 10CX220YF780E5G
2019.07.17.14:26:58 Info: gxb_tx_fpll: "Transforming system: gxb_tx_fpll"
2019.07.17.14:26:58 Info: gxb_tx_fpll: "Naming system components in system: gxb_tx_fpll"
2019.07.17.14:26:58 Info: gxb_tx_fpll: "Processing generation queue"
2019.07.17.14:26:58 Info: gxb_tx_fpll: "Generating: gxb_tx_fpll"
2019.07.17.14:26:58 Info: gxb_tx_fpll: "Generating: altera_xcvr_fpll_a10"
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
2019.07.17.14:26:58 Info: gxb_tx_fpll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
2019.07.17.14:26:59 Info: gxb_tx_fpll: Done "gxb_tx_fpll" with 2 modules, 10 files
2019.07.17.14:26:59 Info: qsys-generate succeeded.
2019.07.17.14:26:59 Info: Finished: Create HDL design files for synthesis

----------- Generate gxb_tx_reset -----------
2019.07.17.14:27:03 Info: Deploying gxb_tx_reset to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx_reset.ip
2019.07.17.14:27:04 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:27:09 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/gxb/gxb_tx_reset/gxb_tx_reset_generation.rpt
2019.07.17.14:27:09 Info: Generated by version: 18.1 build 222
2019.07.17.14:27:09 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:27:09 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx_reset.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\gxb\gxb_tx_reset" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:27:09 Info: gxb_tx_reset: "Transforming system: gxb_tx_reset"
2019.07.17.14:27:09 Info: gxb_tx_reset: "Naming system components in system: gxb_tx_reset"
2019.07.17.14:27:09 Info: gxb_tx_reset: "Processing generation queue"
2019.07.17.14:27:09 Info: gxb_tx_reset: "Generating: gxb_tx_reset"
2019.07.17.14:27:09 Info: gxb_tx_reset: "Generating: altera_xcvr_reset_control"
2019.07.17.14:27:09 Info: gxb_tx_reset: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
2019.07.17.14:27:09 Info: gxb_tx_reset: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.17.14:27:09 Info: gxb_tx_reset: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
2019.07.17.14:27:09 Info: gxb_tx_reset: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
2019.07.17.14:27:09 Info: gxb_tx_reset: Done "gxb_tx_reset" with 2 modules, 6 files
2019.07.17.14:27:10 Info: qsys-generate succeeded.
2019.07.17.14:27:10 Info: Finished: Create HDL design files for synthesis

----------- Generate pll_hdmi -----------
2019.07.17.14:27:14 Info: pll_hdmi.pll_hdmi: File C:/Users/SJ Song/pll.mif does not yet exist. Click 'Create MIF File' to  create a file containing the current configuration.
2019.07.17.14:27:14 Info: pll_hdmi.pll_hdmi: Able to implement PLL with user settings
2019.07.17.14:27:14 Info: Deploying pll_hdmi to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\pll\pll_hdmi.ip
2019.07.17.14:27:15 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:27:20 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/pll/pll_hdmi/pll_hdmi_generation.rpt
2019.07.17.14:27:20 Info: Generated by version: 18.1 build 222
2019.07.17.14:27:20 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:27:20 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\pll\pll_hdmi.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\pll\pll_hdmi" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:27:21 Info: pll_hdmi.pll_hdmi: File C:/Users/SJ Song/pll.mif does not yet exist. Click 'Create MIF File' to  create a file containing the current configuration.
2019.07.17.14:27:21 Info: pll_hdmi.pll_hdmi: Able to implement PLL with user settings
2019.07.17.14:27:21 Info: pll_hdmi: "Transforming system: pll_hdmi"
2019.07.17.14:27:21 Info: pll_hdmi: "Naming system components in system: pll_hdmi"
2019.07.17.14:27:21 Info: pll_hdmi: "Processing generation queue"
2019.07.17.14:27:21 Info: pll_hdmi: "Generating: pll_hdmi"
2019.07.17.14:27:21 Info: pll_hdmi: "Generating: pll_hdmi_altera_iopll_181_sisvtdy"
2019.07.17.14:27:21 Info: pll_hdmi: Done "pll_hdmi" with 2 modules, 2 files
2019.07.17.14:27:21 Info: qsys-generate succeeded.
2019.07.17.14:27:21 Info: Finished: Create HDL design files for synthesis

----------- Generate pll_hdmi_reconfig -----------
2019.07.17.14:27:25 Warning: pll_hdmi_reconfig.pll_hdmi_reconfig: Reconfiguration with the PLL out of lock has been enabled using the ini 'permit_nf_pll_reconfig_out_of_lock'. The PLL must be reset immediately after reconfiguration.
2019.07.17.14:27:25 Info: Deploying pll_hdmi_reconfig to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\pll\pll_hdmi_reconfig.ip
2019.07.17.14:27:26 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:27:30 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/pll/pll_hdmi_reconfig/pll_hdmi_reconfig_generation.rpt
2019.07.17.14:27:30 Info: Generated by version: 18.1 build 222
2019.07.17.14:27:30 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:27:30 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\pll\pll_hdmi_reconfig.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\pll\pll_hdmi_reconfig" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:27:30 Warning: pll_hdmi_reconfig.pll_hdmi_reconfig: Reconfiguration with the PLL out of lock has been enabled using the ini 'permit_nf_pll_reconfig_out_of_lock'. The PLL must be reset immediately after reconfiguration.
2019.07.17.14:27:30 Info: pll_hdmi_reconfig: "Transforming system: pll_hdmi_reconfig"
2019.07.17.14:27:30 Info: pll_hdmi_reconfig: "Naming system components in system: pll_hdmi_reconfig"
2019.07.17.14:27:30 Info: pll_hdmi_reconfig: "Processing generation queue"
2019.07.17.14:27:30 Info: pll_hdmi_reconfig: "Generating: pll_hdmi_reconfig"
2019.07.17.14:27:31 Info: pll_hdmi_reconfig: "Generating: altera_pll_reconfig_top"
2019.07.17.14:27:31 Info: pll_hdmi_reconfig: Done "pll_hdmi_reconfig" with 2 modules, 3 files
2019.07.17.14:27:31 Info: qsys-generate succeeded.
2019.07.17.14:27:31 Info: Finished: Create HDL design files for synthesis

----------- Generate edid_ram -----------
2019.07.17.14:27:34 : edid_ram.edid_ram: Targeting device family: Cyclone 10 GX.
2019.07.17.14:27:34 Info: Deploying edid_ram to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\i2c_slave\edid_ram.ip
2019.07.17.14:27:36 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:27:40 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/i2c_slave/edid_ram/edid_ram_generation.rpt
2019.07.17.14:27:40 Info: Generated by version: 18.1 build 222
2019.07.17.14:27:40 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:27:40 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\i2c_slave\edid_ram.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\i2c_slave\edid_ram" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:27:40 Info: edid_ram.edid_ram: Targeting device family: Cyclone 10 GX.
2019.07.17.14:27:40 Info: edid_ram: "Transforming system: edid_ram"
2019.07.17.14:27:40 Info: edid_ram: "Naming system components in system: edid_ram"
2019.07.17.14:27:40 Info: edid_ram: "Processing generation queue"
2019.07.17.14:27:40 Info: edid_ram: "Generating: edid_ram"
2019.07.17.14:27:40 Info: edid_ram: "Generating: edid_ram_ram_1port_181_smqn75y"
2019.07.17.14:27:40 Info: edid_ram: Done "edid_ram" with 2 modules, 2 files
2019.07.17.14:27:40 Info: qsys-generate succeeded.
2019.07.17.14:27:40 Info: Finished: Create HDL design files for synthesis

----------- Generate output_buf_i2c -----------
2019.07.17.14:27:44 Info: output_buf_i2c.output_buf_i2c: Altera GPIO supports a maximum interface frequency of 300 MHZ.
2019.07.17.14:27:44 Info: Deploying output_buf_i2c to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\output_buf_i2c.ip
2019.07.17.14:27:46 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:27:50 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/common/output_buf_i2c/output_buf_i2c_generation.rpt
2019.07.17.14:27:50 Info: Generated by version: 18.1 build 222
2019.07.17.14:27:50 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:27:50 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\output_buf_i2c.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\output_buf_i2c" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:27:51 Info: output_buf_i2c.output_buf_i2c: Altera GPIO supports a maximum interface frequency of 300 MHZ.
2019.07.17.14:27:51 Info: output_buf_i2c: "Transforming system: output_buf_i2c"
2019.07.17.14:27:51 Info: output_buf_i2c: "Naming system components in system: output_buf_i2c"
2019.07.17.14:27:51 Info: output_buf_i2c: "Processing generation queue"
2019.07.17.14:27:51 Info: output_buf_i2c: "Generating: output_buf_i2c"
2019.07.17.14:27:51 Info: output_buf_i2c: "Generating: output_buf_i2c_altera_gpio_181_eva6c2y"
2019.07.17.14:27:51 Info: output_buf_i2c: "Generating: altera_gpio"
2019.07.17.14:27:51 Info: output_buf_i2c: Done "output_buf_i2c" with 3 modules, 3 files
2019.07.17.14:27:51 Info: qsys-generate succeeded.
2019.07.17.14:27:51 Info: Finished: Create HDL design files for synthesis

----------- Generate nios -----------
2019.07.17.14:27:52 Info: Doing: qsys-script --script=nios.tcl --quartus-project=none
2019.07.17.14:27:54 Info: create_system nios
2019.07.17.14:27:55 Info: set_project_property DEVICE_FAMILY Cyclone 10 GX
2019.07.17.14:27:55 Info: set_project_property DEVICE 10CX220YF780E5G
2019.07.17.14:27:55 Info: set_project_property HIDE_FROM_IP_CATALOG false
2019.07.17.14:27:55 Info: add_instance color_depth_pio altera_avalon_pio
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio bitClearingEdgeCapReg 1
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio bitModifyingOutReg 0
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio captureEdge 1
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio direction Input
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio edgeType ANY
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio generateIRQ 1
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio irqType EDGE
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio resetValue 0.0
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio simDoTestBenchWiring 1
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio simDrivenValue 0.0
2019.07.17.14:27:55 Info: set_instance_parameter_value color_depth_pio width 2
2019.07.17.14:27:55 Info: add_instance cpu altera_nios2_gen2
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu tmr_enabled 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_disable_tmr_inj 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_showUnpublishedSettings 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_showInternalSettings 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_preciseIllegalMemAccessException 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_exportPCB 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_exportdebuginfo 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_clearXBitsLDNonBypass 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_bigEndian 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_export_large_RAMs 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_asic_enabled 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu register_file_por 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_asic_synopsys_translate_on_off 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_asic_third_party_synthesis 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_asic_add_scan_mode_input 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_oci_version 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_fast_register_read 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_exportHostDebugPort 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_oci_export_jtag_signals 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_avalonDebugPortPresent 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_alwaysEncrypt 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu io_regionbase 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu io_regionsize 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_support31bitdcachebypass 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_activateTrace 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_allow_break_inst 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_activateTestEndChecker 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_ecc_sim_test_ports 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_disableocitrace 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_activateMonitors 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_HDLSimCachesCleared 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_HBreakTest 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_breakslaveoveride 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mpu_useLimit 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mpu_enabled 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_enabled 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_autoAssignTlbPtrSz 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu cpuReset 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu resetrequest_enabled 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_removeRAMinit 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_tmr_output_disable 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_shadowRegisterSets 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mpu_numOfInstRegion 8
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mpu_numOfDataRegion 8
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_TLBMissExcOffset 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu resetOffset 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu exceptionOffset 32
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu cpuID 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu breakOffset 32
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu userDefinedSettings 
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu tracefilename 
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu resetSlave cpu_ram.s1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_TLBMissExcSlave None
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu exceptionSlave cpu_ram.s1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu breakSlave cpu.jtag_debug_module
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_interruptControllerType Internal
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_branchpredictiontype Dynamic
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu setting_bhtPtrSz 8
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu cpuArchRev 1
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mul_shift_choice 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mul_32_impl 3
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mul_64_impl 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu shift_rot_impl 0
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu dividerType no_div
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mpu_minInstRegionSize 12
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mpu_minDataRegionSize 12
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_uitlbNumEntries 4
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_udtlbNumEntries 6
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_tlbPtrSz 7
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_tlbNumWays 16
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu mmu_processIDNumBits 8
2019.07.17.14:27:56 Info: set_instance_parameter_value cpu impl Tiny
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu icache_size 4096
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu fa_cache_line 2
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu fa_cache_linesize 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu icache_tagramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu icache_ramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu icache_numTCIM 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu icache_burstType None
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu dcache_bursts false
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu dcache_victim_buf_impl ram
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu dcache_size 2048
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu dcache_tagramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu dcache_ramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu dcache_numTCDM 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_exportvectors 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_usedesignware 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_ecc_present 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_ic_ecc_present 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_rf_ecc_present 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_mmu_ecc_present 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_dc_ecc_present 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_itcm_ecc_present 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu setting_dtcm_ecc_present 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu regfile_ramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu ocimem_ramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu ocimem_ramInit 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu mmu_ramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu bht_ramBlockType Automatic
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu cdx_enabled 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu mpx_enabled 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_enabled 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_triggerArming 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_debugReqSignals 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_assignJtagInstanceID 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_jtagInstanceID 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_OCIOnchipTrace _128
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_hwbreakpoint 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_datatrigger 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_traceType none
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu debug_traceStorage onchip_trace
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu master_addr_map 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu instruction_master_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu instruction_master_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu flash_instruction_master_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu flash_instruction_master_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu data_master_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu data_master_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_0_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_0_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_1_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_1_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_2_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_2_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_3_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_instruction_master_3_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_0_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_0_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_1_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_1_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_2_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_2_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_3_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu tightly_coupled_data_master_3_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu instruction_master_high_performance_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu instruction_master_high_performance_paddr_size 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu data_master_high_performance_paddr_base 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu data_master_high_performance_paddr_size 0.0
2019.07.17.14:27:57 Info: add_instance cpu_clk clock_source
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_clk clockFrequency 100000000.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_clk clockFrequencyKnown 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_clk resetSynchronousEdges NONE
2019.07.17.14:27:57 Info: add_instance cpu_ram altera_avalon_onchip_memory2
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram allowInSystemMemoryContentEditor 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram blockType AUTO
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram dataWidth 32
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram dataWidth2 32
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram dualPort 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram enableDiffWidth 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram initMemContent 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram initializationFileName onchip_mem.hex
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram enPRInitMode 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram instanceID NONE
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram memorySize 120000.0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram readDuringWriteMode DONT_CARE
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram simAllowMRAMContentsFile 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram simMemInitOnlyFilename 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram singleClockOperation 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram slave1Latency 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram slave2Latency 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram useNonDefaultInitFile 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram copyInitFile 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram useShallowMemBlocks 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram writable 1
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram ecc_enabled 0
2019.07.17.14:27:57 Info: set_instance_parameter_value cpu_ram resetrequest_enabled 1
2019.07.17.14:27:57 Info: add_instance jtag_uart_0 altera_avalon_jtag_uart
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 allowMultipleConnections 0
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 hubInstanceID 0
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 readBufferDepth 1024
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 readIRQThreshold 1
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 simInputCharacterStream 
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 simInteractiveOptions NO_INTERACTIVE_WINDOWS
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 useRegistersForReadBuffer 0
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 useRegistersForWriteBuffer 0
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 useRelativePathForSimFile 0
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 writeBufferDepth 1024
2019.07.17.14:27:57 Info: set_instance_parameter_value jtag_uart_0 writeIRQThreshold 1
2019.07.17.14:27:57 Info: add_instance measure_pio altera_avalon_pio
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio bitClearingEdgeCapReg 1
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio bitModifyingOutReg 0
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio captureEdge 1
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio direction Input
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio edgeType ANY
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio generateIRQ 1
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio irqType EDGE
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio resetValue 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio simDoTestBenchWiring 1
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio simDrivenValue 0.0
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_pio width 24
2019.07.17.14:27:57 Info: add_instance measure_valid_pio altera_avalon_pio
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_valid_pio bitClearingEdgeCapReg 1
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_valid_pio bitModifyingOutReg 0
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_valid_pio captureEdge 1
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_valid_pio direction Input
2019.07.17.14:27:57 Info: set_instance_parameter_value measure_valid_pio edgeType ANY
2019.07.17.14:27:58 Info: set_instance_parameter_value measure_valid_pio generateIRQ 1
2019.07.17.14:27:58 Info: set_instance_parameter_value measure_valid_pio irqType EDGE
2019.07.17.14:27:58 Info: set_instance_parameter_value measure_valid_pio resetValue 0.0
2019.07.17.14:27:58 Info: set_instance_parameter_value measure_valid_pio simDoTestBenchWiring 1
2019.07.17.14:27:58 Info: set_instance_parameter_value measure_valid_pio simDrivenValue 0.0
2019.07.17.14:27:58 Info: set_instance_parameter_value measure_valid_pio width 1
2019.07.17.14:27:58 Info: add_instance oc_i2c_master_av_slave_translator altera_merlin_slave_translator
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_ADDRESS_W 3
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_DATA_W 32
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator UAV_DATA_W 32
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_BURSTCOUNT_W 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_BYTEENABLE_W 4
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator UAV_BYTEENABLE_W 4
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator UAV_ADDRESS_W 5
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator UAV_BURSTCOUNT_W 3
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_READLATENCY 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_SETUP_WAIT 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_WRITE_WAIT 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_READ_WAIT 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_DATA_HOLD 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_TIMING_UNITS 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_READDATA 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_WRITEDATA 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_READ 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_WRITE 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_BEGINBURSTTRANSFER 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_BEGINTRANSFER 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_BYTEENABLE 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_CHIPSELECT 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_ADDRESS 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_BURSTCOUNT 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_READDATAVALID 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_WAITREQUEST 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_WRITEBYTEENABLE 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_LOCK 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_AV_CLKEN 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_UAV_CLKEN 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_OUTPUTENABLE 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_DEBUGACCESS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_READRESPONSE 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator USE_WRITERESPONSE 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_SYMBOLS_PER_WORD 4
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_ADDRESS_SYMBOLS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_BURSTCOUNT_SYMBOLS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator UAV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_REQUIRE_UNALIGNED_ADDRESSES 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_LINEWRAPBURSTS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_MAX_PENDING_READ_TRANSACTIONS 64
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_MAX_PENDING_WRITE_TRANSACTIONS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_BURSTBOUNDARIES 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_INTERLEAVEBURSTS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_BITS_PER_SYMBOL 8
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_ISBIGENDIAN 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_ADDRESSGROUP 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator UAV_ADDRESSGROUP 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_REGISTEROUTGOINGSIGNALS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_REGISTERINCOMINGSIGNALS 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator AV_ALWAYSBURSTMAXBURST 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_av_slave_translator CHIPSELECT_THROUGH_READLATENCY 0
2019.07.17.14:27:58 Info: add_instance oc_i2c_master_ti altera_merlin_slave_translator
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_ADDRESS_W 3
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_DATA_W 32
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti UAV_DATA_W 32
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_BURSTCOUNT_W 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_BYTEENABLE_W 4
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti UAV_BYTEENABLE_W 4
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti UAV_ADDRESS_W 5
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti UAV_BURSTCOUNT_W 3
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_READLATENCY 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_SETUP_WAIT 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_WRITE_WAIT 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_READ_WAIT 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_DATA_HOLD 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti AV_TIMING_UNITS 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_READDATA 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_WRITEDATA 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_READ 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_WRITE 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_BEGINBURSTTRANSFER 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_BEGINTRANSFER 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_BYTEENABLE 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_CHIPSELECT 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_ADDRESS 1
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_BURSTCOUNT 0
2019.07.17.14:27:58 Info: set_instance_parameter_value oc_i2c_master_ti USE_READDATAVALID 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_WAITREQUEST 1
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_WRITEBYTEENABLE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_LOCK 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_AV_CLKEN 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_UAV_CLKEN 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_OUTPUTENABLE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_DEBUGACCESS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_READRESPONSE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti USE_WRITERESPONSE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_SYMBOLS_PER_WORD 4
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_ADDRESS_SYMBOLS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_BURSTCOUNT_SYMBOLS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti UAV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_REQUIRE_UNALIGNED_ADDRESSES 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_LINEWRAPBURSTS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_MAX_PENDING_READ_TRANSACTIONS 64
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_MAX_PENDING_WRITE_TRANSACTIONS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_BURSTBOUNDARIES 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_INTERLEAVEBURSTS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_BITS_PER_SYMBOL 8
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_ISBIGENDIAN 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_ADDRESSGROUP 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti UAV_ADDRESSGROUP 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_REGISTEROUTGOINGSIGNALS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_REGISTERINCOMINGSIGNALS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti AV_ALWAYSBURSTMAXBURST 0
2019.07.17.14:27:59 Info: set_instance_parameter_value oc_i2c_master_ti CHIPSELECT_THROUGH_READLATENCY 0
2019.07.17.14:27:59 Info: add_instance sysid_qsys_0 altera_avalon_sysid_qsys
2019.07.17.14:27:59 Info: set_instance_parameter_value sysid_qsys_0 id 0
2019.07.17.14:27:59 Info: add_instance tmds_bit_clock_ratio_pio altera_avalon_pio
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio bitClearingEdgeCapReg 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio bitModifyingOutReg 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio captureEdge 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio direction Input
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio edgeType ANY
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio generateIRQ 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio irqType EDGE
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio resetValue 0.0
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio simDoTestBenchWiring 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio simDrivenValue 0.0
2019.07.17.14:27:59 Info: set_instance_parameter_value tmds_bit_clock_ratio_pio width 1
2019.07.17.14:27:59 Info: add_instance tx_hpd_ack_pio altera_avalon_pio
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio bitClearingEdgeCapReg 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio bitModifyingOutReg 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio captureEdge 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio direction Output
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio edgeType RISING
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio generateIRQ 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio irqType LEVEL
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio resetValue 0.0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio simDoTestBenchWiring 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio simDrivenValue 0.0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_ack_pio width 1
2019.07.17.14:27:59 Info: add_instance tx_hpd_req_pio altera_avalon_pio
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio bitClearingEdgeCapReg 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio bitModifyingOutReg 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio captureEdge 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio direction Input
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio edgeType ANY
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio generateIRQ 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio irqType EDGE
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio resetValue 0.0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio simDoTestBenchWiring 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio simDrivenValue 0.0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_hpd_req_pio width 1
2019.07.17.14:27:59 Info: add_instance tx_iopll_rcfg_mgmt_translator altera_merlin_slave_translator
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_ADDRESS_W 9
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_DATA_W 32
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator UAV_DATA_W 32
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_BURSTCOUNT_W 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_BYTEENABLE_W 4
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator UAV_BYTEENABLE_W 4
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator UAV_ADDRESS_W 12
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator UAV_BURSTCOUNT_W 3
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_READLATENCY 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_SETUP_WAIT 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_WRITE_WAIT 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_READ_WAIT 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_DATA_HOLD 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_TIMING_UNITS 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_READDATA 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_WRITEDATA 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_READ 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_WRITE 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_BEGINBURSTTRANSFER 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_BEGINTRANSFER 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_BYTEENABLE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_CHIPSELECT 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_ADDRESS 1
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_BURSTCOUNT 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_READDATAVALID 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_WAITREQUEST 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_WRITEBYTEENABLE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_LOCK 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_AV_CLKEN 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_UAV_CLKEN 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_OUTPUTENABLE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_DEBUGACCESS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_READRESPONSE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator USE_WRITERESPONSE 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_SYMBOLS_PER_WORD 4
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_ADDRESS_SYMBOLS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_BURSTCOUNT_SYMBOLS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator UAV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_REQUIRE_UNALIGNED_ADDRESSES 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_LINEWRAPBURSTS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_MAX_PENDING_READ_TRANSACTIONS 64
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_MAX_PENDING_WRITE_TRANSACTIONS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_BURSTBOUNDARIES 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_INTERLEAVEBURSTS 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_BITS_PER_SYMBOL 8
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_ISBIGENDIAN 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_ADDRESSGROUP 0
2019.07.17.14:27:59 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator UAV_ADDRESSGROUP 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_REGISTEROUTGOINGSIGNALS 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_REGISTERINCOMINGSIGNALS 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator AV_ALWAYSBURSTMAXBURST 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_rcfg_mgmt_translator CHIPSELECT_THROUGH_READLATENCY 0
2019.07.17.14:28:00 Info: add_instance tx_iopll_waitrequest_pio altera_avalon_pio
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio bitClearingEdgeCapReg 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio bitModifyingOutReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio captureEdge 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio direction Input
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio edgeType ANY
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio generateIRQ 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio irqType EDGE
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio resetValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio simDoTestBenchWiring 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio simDrivenValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_iopll_waitrequest_pio width 1
2019.07.17.14:28:00 Info: add_instance tx_os_pio altera_avalon_pio
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio bitClearingEdgeCapReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio bitModifyingOutReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio captureEdge 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio direction Output
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio edgeType RISING
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio generateIRQ 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio irqType LEVEL
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio resetValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio simDoTestBenchWiring 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio simDrivenValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_os_pio width 2
2019.07.17.14:28:00 Info: add_instance tx_pma_cal_busy_pio altera_avalon_pio
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio bitClearingEdgeCapReg 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio bitModifyingOutReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio captureEdge 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio direction Input
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio edgeType ANY
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio generateIRQ 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio irqType EDGE
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio resetValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio simDoTestBenchWiring 1
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio simDrivenValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_cal_busy_pio width 1
2019.07.17.14:28:00 Info: add_instance tx_pma_ch altera_avalon_pio
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch bitClearingEdgeCapReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch bitModifyingOutReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch captureEdge 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch direction Output
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch edgeType RISING
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch generateIRQ 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch irqType LEVEL
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch resetValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch simDoTestBenchWiring 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch simDrivenValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_pma_ch width 2
2019.07.17.14:28:00 Info: add_instance tx_rcfg_en_pio altera_avalon_pio
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio bitClearingEdgeCapReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio bitModifyingOutReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio captureEdge 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio direction Output
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio edgeType RISING
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio generateIRQ 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio irqType LEVEL
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio resetValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio simDoTestBenchWiring 0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio simDrivenValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value tx_rcfg_en_pio width 1
2019.07.17.14:28:00 Info: add_instance edid_ram_access_pio altera_avalon_pio
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio bitClearingEdgeCapReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio bitModifyingOutReg 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio captureEdge 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio direction Output
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio edgeType RISING
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio generateIRQ 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio irqType LEVEL
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio resetValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio simDoTestBenchWiring 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio simDrivenValue 0.0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_access_pio width 1
2019.07.17.14:28:00 Info: add_instance edid_ram_slave_translator altera_merlin_slave_translator
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_ADDRESS_W 8
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_DATA_W 8
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator UAV_DATA_W 8
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_BURSTCOUNT_W 1
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_BYTEENABLE_W 1
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator UAV_BYTEENABLE_W 1
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator UAV_ADDRESS_W 11
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator UAV_BURSTCOUNT_W 3
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_READLATENCY 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_SETUP_WAIT 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_WRITE_WAIT 1
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_READ_WAIT 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_DATA_HOLD 0
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator AV_TIMING_UNITS 1
2019.07.17.14:28:00 Info: set_instance_parameter_value edid_ram_slave_translator USE_READDATA 1
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_WRITEDATA 1
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_READ 1
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_WRITE 1
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_BEGINBURSTTRANSFER 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_BEGINTRANSFER 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_BYTEENABLE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_CHIPSELECT 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_ADDRESS 1
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_BURSTCOUNT 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_READDATAVALID 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_WAITREQUEST 1
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_WRITEBYTEENABLE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_LOCK 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_AV_CLKEN 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_UAV_CLKEN 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_OUTPUTENABLE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_DEBUGACCESS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_READRESPONSE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator USE_WRITERESPONSE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_SYMBOLS_PER_WORD 4
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_ADDRESS_SYMBOLS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_BURSTCOUNT_SYMBOLS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator UAV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_REQUIRE_UNALIGNED_ADDRESSES 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_LINEWRAPBURSTS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_MAX_PENDING_READ_TRANSACTIONS 64
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_MAX_PENDING_WRITE_TRANSACTIONS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_BURSTBOUNDARIES 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_INTERLEAVEBURSTS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_BITS_PER_SYMBOL 8
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_ISBIGENDIAN 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_ADDRESSGROUP 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator UAV_ADDRESSGROUP 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_REGISTEROUTGOINGSIGNALS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_REGISTERINCOMINGSIGNALS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator AV_ALWAYSBURSTMAXBURST 0
2019.07.17.14:28:01 Info: set_instance_parameter_value edid_ram_slave_translator CHIPSELECT_THROUGH_READLATENCY 0
2019.07.17.14:28:01 Info: add_instance tx_pll_rcfg_mgmt_translator altera_merlin_slave_translator
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_ADDRESS_W 10
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_DATA_W 32
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator UAV_DATA_W 32
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_BURSTCOUNT_W 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_BYTEENABLE_W 4
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator UAV_BYTEENABLE_W 4
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator UAV_ADDRESS_W 12
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator UAV_BURSTCOUNT_W 3
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_READLATENCY 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_SETUP_WAIT 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_WRITE_WAIT 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_READ_WAIT 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_DATA_HOLD 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_TIMING_UNITS 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_READDATA 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_WRITEDATA 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_READ 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_WRITE 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_BEGINBURSTTRANSFER 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_BEGINTRANSFER 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_BYTEENABLE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_CHIPSELECT 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_ADDRESS 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_BURSTCOUNT 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_READDATAVALID 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_WAITREQUEST 1
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_WRITEBYTEENABLE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_LOCK 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_AV_CLKEN 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_UAV_CLKEN 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_OUTPUTENABLE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_DEBUGACCESS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_READRESPONSE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator USE_WRITERESPONSE 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_SYMBOLS_PER_WORD 4
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_ADDRESS_SYMBOLS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_BURSTCOUNT_SYMBOLS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator UAV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_REQUIRE_UNALIGNED_ADDRESSES 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_LINEWRAPBURSTS 0
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_MAX_PENDING_READ_TRANSACTIONS 64
2019.07.17.14:28:01 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_MAX_PENDING_WRITE_TRANSACTIONS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_BURSTBOUNDARIES 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_INTERLEAVEBURSTS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_BITS_PER_SYMBOL 8
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_ISBIGENDIAN 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_ADDRESSGROUP 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator UAV_ADDRESSGROUP 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_REGISTEROUTGOINGSIGNALS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_REGISTERINCOMINGSIGNALS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator AV_ALWAYSBURSTMAXBURST 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_rcfg_mgmt_translator CHIPSELECT_THROUGH_READLATENCY 0
2019.07.17.14:28:02 Info: add_instance tx_pll_waitrequest_pio altera_avalon_pio
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio bitClearingEdgeCapReg 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio bitModifyingOutReg 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio captureEdge 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio direction Input
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio edgeType ANY
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio generateIRQ 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio irqType EDGE
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio resetValue 0.0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio simDoTestBenchWiring 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio simDrivenValue 0.0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pll_waitrequest_pio width 1
2019.07.17.14:28:02 Info: add_instance tx_pma_rcfg_mgmt_translator altera_merlin_slave_translator
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_ADDRESS_W 12
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_DATA_W 32
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator UAV_DATA_W 32
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_BURSTCOUNT_W 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_BYTEENABLE_W 4
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator UAV_BYTEENABLE_W 4
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator UAV_ADDRESS_W 14
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator UAV_BURSTCOUNT_W 3
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_READLATENCY 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_SETUP_WAIT 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_WRITE_WAIT 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_READ_WAIT 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_DATA_HOLD 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_TIMING_UNITS 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_READDATA 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_WRITEDATA 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_READ 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_WRITE 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_BEGINBURSTTRANSFER 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_BEGINTRANSFER 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_BYTEENABLE 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_CHIPSELECT 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_ADDRESS 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_BURSTCOUNT 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_READDATAVALID 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_WAITREQUEST 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_WRITEBYTEENABLE 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_LOCK 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_AV_CLKEN 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_UAV_CLKEN 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_OUTPUTENABLE 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_DEBUGACCESS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_READRESPONSE 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator USE_WRITERESPONSE 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_SYMBOLS_PER_WORD 4
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_ADDRESS_SYMBOLS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_BURSTCOUNT_SYMBOLS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator UAV_CONSTANT_BURST_BEHAVIOR 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_REQUIRE_UNALIGNED_ADDRESSES 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_LINEWRAPBURSTS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_MAX_PENDING_READ_TRANSACTIONS 64
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_MAX_PENDING_WRITE_TRANSACTIONS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_BURSTBOUNDARIES 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_INTERLEAVEBURSTS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_BITS_PER_SYMBOL 8
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_ISBIGENDIAN 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_ADDRESSGROUP 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator UAV_ADDRESSGROUP 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_REGISTEROUTGOINGSIGNALS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_REGISTERINCOMINGSIGNALS 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator AV_ALWAYSBURSTMAXBURST 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_rcfg_mgmt_translator CHIPSELECT_THROUGH_READLATENCY 0
2019.07.17.14:28:02 Info: add_instance tx_pma_waitrequest_pio altera_avalon_pio
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_waitrequest_pio bitClearingEdgeCapReg 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_waitrequest_pio bitModifyingOutReg 0
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_waitrequest_pio captureEdge 1
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_waitrequest_pio direction Input
2019.07.17.14:28:02 Info: set_instance_parameter_value tx_pma_waitrequest_pio edgeType ANY
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_pma_waitrequest_pio generateIRQ 1
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_pma_waitrequest_pio irqType EDGE
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_pma_waitrequest_pio resetValue 0.0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_pma_waitrequest_pio simDoTestBenchWiring 1
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_pma_waitrequest_pio simDrivenValue 0.0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_pma_waitrequest_pio width 1
2019.07.17.14:28:03 Info: add_instance tx_rst_pll_pio altera_avalon_pio
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio bitClearingEdgeCapReg 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio bitModifyingOutReg 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio captureEdge 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio direction Output
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio edgeType RISING
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio generateIRQ 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio irqType LEVEL
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio resetValue 0.0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio simDoTestBenchWiring 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio simDrivenValue 0.0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_pll_pio width 1
2019.07.17.14:28:03 Info: add_instance tx_rst_xcvr_pio altera_avalon_pio
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio bitClearingEdgeCapReg 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio bitModifyingOutReg 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio captureEdge 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio direction Output
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio edgeType RISING
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio generateIRQ 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio irqType LEVEL
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio resetValue 0.0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio simDoTestBenchWiring 0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio simDrivenValue 0.0
2019.07.17.14:28:03 Info: set_instance_parameter_value tx_rst_xcvr_pio width 1
2019.07.17.14:28:03 Info: add_instance wd_timer altera_avalon_timer
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer alwaysRun 0
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer counterSize 32
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer fixedPeriod 1
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer period 600
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer periodUnits MSEC
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer resetOutput 1
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer snapshot 0
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer timeoutPulseOutput 0
2019.07.17.14:28:03 Info: set_instance_parameter_value wd_timer watchdogPulse 2
2019.07.17.14:28:03 Info: add_interface color_depth_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property color_depth_pio_external_connection EXPORT_OF color_depth_pio.external_connection
2019.07.17.14:28:03 Info: add_interface cpu clock sink
2019.07.17.14:28:03 Info: set_interface_property cpu EXPORT_OF cpu_clk.clk_in
2019.07.17.14:28:03 Info: add_interface cpu_clk reset sink
2019.07.17.14:28:03 Info: set_interface_property cpu_clk EXPORT_OF cpu_clk.clk_in_reset
2019.07.17.14:28:03 Info: add_interface measure_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property measure_pio_external_connection EXPORT_OF measure_pio.external_connection
2019.07.17.14:28:03 Info: add_interface measure_valid_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property measure_valid_pio_external_connection EXPORT_OF measure_valid_pio.external_connection
2019.07.17.14:28:03 Info: add_interface oc_i2c_master_av_slave_translator_avalon_anti_slave_0 avalon master
2019.07.17.14:28:03 Info: set_interface_property oc_i2c_master_av_slave_translator_avalon_anti_slave_0 EXPORT_OF oc_i2c_master_av_slave_translator.avalon_anti_slave_0
2019.07.17.14:28:03 Info: add_interface oc_i2c_master_ti_avalon_anti_slave avalon master
2019.07.17.14:28:03 Info: set_interface_property oc_i2c_master_ti_avalon_anti_slave EXPORT_OF oc_i2c_master_ti.avalon_anti_slave_0
2019.07.17.14:28:03 Info: add_interface tmds_bit_clock_ratio_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tmds_bit_clock_ratio_pio_external_connection EXPORT_OF tmds_bit_clock_ratio_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_hpd_ack_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_hpd_ack_pio_external_connection EXPORT_OF tx_hpd_ack_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_hpd_req_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_hpd_req_pio_external_connection EXPORT_OF tx_hpd_req_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_iopll_rcfg_mgmt_translator_avalon_anti_slave avalon master
2019.07.17.14:28:03 Info: set_interface_property tx_iopll_rcfg_mgmt_translator_avalon_anti_slave EXPORT_OF tx_iopll_rcfg_mgmt_translator.avalon_anti_slave_0
2019.07.17.14:28:03 Info: add_interface tx_iopll_waitrequest_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_iopll_waitrequest_pio_external_connection EXPORT_OF tx_iopll_waitrequest_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_os_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_os_pio_external_connection EXPORT_OF tx_os_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_pll_rcfg_mgmt_translator_avalon_anti_slave avalon master
2019.07.17.14:28:03 Info: set_interface_property tx_pll_rcfg_mgmt_translator_avalon_anti_slave EXPORT_OF tx_pll_rcfg_mgmt_translator.avalon_anti_slave_0
2019.07.17.14:28:03 Info: add_interface tx_pll_waitrequest_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_pll_waitrequest_pio_external_connection EXPORT_OF tx_pll_waitrequest_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_pma_ch conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_pma_ch EXPORT_OF tx_pma_ch.external_connection
2019.07.17.14:28:03 Info: add_interface tx_pma_cal_busy_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_pma_cal_busy_pio_external_connection EXPORT_OF tx_pma_cal_busy_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_rcfg_en_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_rcfg_en_pio_external_connection EXPORT_OF tx_rcfg_en_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_pma_rcfg_mgmt_translator_avalon_anti_slave avalon master
2019.07.17.14:28:03 Info: set_interface_property tx_pma_rcfg_mgmt_translator_avalon_anti_slave EXPORT_OF tx_pma_rcfg_mgmt_translator.avalon_anti_slave_0
2019.07.17.14:28:03 Info: add_interface tx_pma_waitrequest_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_pma_waitrequest_pio_external_connection EXPORT_OF tx_pma_waitrequest_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_rst_pll_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_rst_pll_pio_external_connection EXPORT_OF tx_rst_pll_pio.external_connection
2019.07.17.14:28:03 Info: add_interface tx_rst_xcvr_pio_external_connection conduit end
2019.07.17.14:28:03 Info: set_interface_property tx_rst_xcvr_pio_external_connection EXPORT_OF tx_rst_xcvr_pio.external_connection
2019.07.17.14:28:03 Info: add_interface wd_timer_resetrequest reset source
2019.07.17.14:28:03 Info: set_interface_property wd_timer_resetrequest EXPORT_OF wd_timer.resetrequest
2019.07.17.14:28:04 Info: add_interface edid_ram_access_pio_external_connection conduit end
2019.07.17.14:28:04 Info: set_interface_property edid_ram_access_pio_external_connection EXPORT_OF edid_ram_access_pio.external_connection
2019.07.17.14:28:04 Info: add_interface edid_ram_slave_translator avalon master
2019.07.17.14:28:04 Info: set_interface_property edid_ram_slave_translator EXPORT_OF edid_ram_slave_translator.avalon_anti_slave_0
2019.07.17.14:28:04 Info: add_connection cpu.data_master jtag_uart_0.avalon_jtag_slave
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/jtag_uart_0.avalon_jtag_slave arbitrationPriority 1
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/jtag_uart_0.avalon_jtag_slave baseAddress 0x000428f8
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/jtag_uart_0.avalon_jtag_slave defaultConnection 0
2019.07.17.14:28:04 Info: add_connection cpu.data_master tx_iopll_rcfg_mgmt_translator.avalon_universal_slave_0
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_iopll_rcfg_mgmt_translator.avalon_universal_slave_0 arbitrationPriority 1
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_iopll_rcfg_mgmt_translator.avalon_universal_slave_0 baseAddress 0x00042000
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_iopll_rcfg_mgmt_translator.avalon_universal_slave_0 defaultConnection 0
2019.07.17.14:28:04 Info: add_connection cpu.data_master tx_pll_rcfg_mgmt_translator.avalon_universal_slave_0
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_pll_rcfg_mgmt_translator.avalon_universal_slave_0 arbitrationPriority 1
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_pll_rcfg_mgmt_translator.avalon_universal_slave_0 baseAddress 0x00040000
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_pll_rcfg_mgmt_translator.avalon_universal_slave_0 defaultConnection 0
2019.07.17.14:28:04 Info: add_connection cpu.data_master tx_pma_rcfg_mgmt_translator.avalon_universal_slave_0
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_pma_rcfg_mgmt_translator.avalon_universal_slave_0 arbitrationPriority 1
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_pma_rcfg_mgmt_translator.avalon_universal_slave_0 baseAddress 0x00000000
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/tx_pma_rcfg_mgmt_translator.avalon_universal_slave_0 defaultConnection 0
2019.07.17.14:28:04 Info: add_connection cpu.data_master edid_ram_slave_translator.avalon_universal_slave_0
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/edid_ram_slave_translator.avalon_universal_slave_0 arbitrationPriority 1
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/edid_ram_slave_translator.avalon_universal_slave_0 baseAddress 0x00042c00
2019.07.17.14:28:04 Info: set_connection_parameter_value cpu.data_master/edid_ram_slave_translator.avalon_universal_slave_0 defaultConnection 0
2019.07.17.14:28:04 Info: add_connection cpu.data_master oc_i2c_master_av_slave_translator.avalon_universal_slave_0
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/oc_i2c_master_av_slave_translator.avalon_universal_slave_0 arbitrationPriority 1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/oc_i2c_master_av_slave_translator.avalon_universal_slave_0 baseAddress 0x00042820
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/oc_i2c_master_av_slave_translator.avalon_universal_slave_0 defaultConnection 0
2019.07.17.14:28:05 Info: add_connection cpu.data_master oc_i2c_master_ti.avalon_universal_slave_0
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/oc_i2c_master_ti.avalon_universal_slave_0 arbitrationPriority 1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/oc_i2c_master_ti.avalon_universal_slave_0 baseAddress 0x00043120
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/oc_i2c_master_ti.avalon_universal_slave_0 defaultConnection 0
2019.07.17.14:28:05 Info: add_connection cpu.data_master sysid_qsys_0.control_slave
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/sysid_qsys_0.control_slave arbitrationPriority 1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/sysid_qsys_0.control_slave baseAddress 0x000428f0
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/sysid_qsys_0.control_slave defaultConnection 0
2019.07.17.14:28:05 Info: add_connection cpu.data_master cpu.debug_mem_slave
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/cpu.debug_mem_slave arbitrationPriority 1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/cpu.debug_mem_slave baseAddress 0x00041800
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/cpu.debug_mem_slave defaultConnection 0
2019.07.17.14:28:05 Info: add_connection cpu.data_master cpu_ram.s1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/cpu_ram.s1 arbitrationPriority 1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/cpu_ram.s1 baseAddress 0x00020000
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/cpu_ram.s1 defaultConnection 0
2019.07.17.14:28:05 Info: add_connection cpu.data_master edid_ram_access_pio.s1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/edid_ram_access_pio.s1 arbitrationPriority 1
2019.07.17.14:28:05 Info: set_connection_parameter_value cpu.data_master/edid_ram_access_pio.s1 baseAddress 0x00043000
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/edid_ram_access_pio.s1 defaultConnection 0
2019.07.17.14:28:06 Info: add_connection cpu.data_master measure_pio.s1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/measure_pio.s1 arbitrationPriority 1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/measure_pio.s1 baseAddress 0x000428e0
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/measure_pio.s1 defaultConnection 0
2019.07.17.14:28:06 Info: add_connection cpu.data_master tx_os_pio.s1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_os_pio.s1 arbitrationPriority 1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_os_pio.s1 baseAddress 0x000428d0
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_os_pio.s1 defaultConnection 0
2019.07.17.14:28:06 Info: add_connection cpu.data_master measure_valid_pio.s1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/measure_valid_pio.s1 arbitrationPriority 1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/measure_valid_pio.s1 baseAddress 0x000428c0
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/measure_valid_pio.s1 defaultConnection 0
2019.07.17.14:28:06 Info: add_connection cpu.data_master tx_rst_pll_pio.s1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_rst_pll_pio.s1 arbitrationPriority 1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_rst_pll_pio.s1 baseAddress 0x000428b0
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_rst_pll_pio.s1 defaultConnection 0
2019.07.17.14:28:06 Info: add_connection cpu.data_master tx_rst_xcvr_pio.s1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_rst_xcvr_pio.s1 arbitrationPriority 1
2019.07.17.14:28:06 Info: set_connection_parameter_value cpu.data_master/tx_rst_xcvr_pio.s1 baseAddress 0x000428a0
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_rst_xcvr_pio.s1 defaultConnection 0
2019.07.17.14:28:07 Info: add_connection cpu.data_master tmds_bit_clock_ratio_pio.s1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tmds_bit_clock_ratio_pio.s1 arbitrationPriority 1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tmds_bit_clock_ratio_pio.s1 baseAddress 0x00042890
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tmds_bit_clock_ratio_pio.s1 defaultConnection 0
2019.07.17.14:28:07 Info: add_connection cpu.data_master tx_iopll_waitrequest_pio.s1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_iopll_waitrequest_pio.s1 arbitrationPriority 1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_iopll_waitrequest_pio.s1 baseAddress 0x00042880
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_iopll_waitrequest_pio.s1 defaultConnection 0
2019.07.17.14:28:07 Info: add_connection cpu.data_master tx_pll_waitrequest_pio.s1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pll_waitrequest_pio.s1 arbitrationPriority 1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pll_waitrequest_pio.s1 baseAddress 0x00042870
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pll_waitrequest_pio.s1 defaultConnection 0
2019.07.17.14:28:07 Info: add_connection cpu.data_master tx_pma_ch.s1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pma_ch.s1 arbitrationPriority 1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pma_ch.s1 baseAddress 0x00042930
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pma_ch.s1 defaultConnection 0
2019.07.17.14:28:07 Info: add_connection cpu.data_master tx_pma_cal_busy_pio.s1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pma_cal_busy_pio.s1 arbitrationPriority 1
2019.07.17.14:28:07 Info: set_connection_parameter_value cpu.data_master/tx_pma_cal_busy_pio.s1 baseAddress 0x00042920
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_pma_cal_busy_pio.s1 defaultConnection 0
2019.07.17.14:28:08 Info: add_connection cpu.data_master tx_rcfg_en_pio.s1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_rcfg_en_pio.s1 arbitrationPriority 1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_rcfg_en_pio.s1 baseAddress 0x00042900
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_rcfg_en_pio.s1 defaultConnection 0
2019.07.17.14:28:08 Info: add_connection cpu.data_master tx_pma_waitrequest_pio.s1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_pma_waitrequest_pio.s1 arbitrationPriority 1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_pma_waitrequest_pio.s1 baseAddress 0x00042910
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_pma_waitrequest_pio.s1 defaultConnection 0
2019.07.17.14:28:08 Info: add_connection cpu.data_master wd_timer.s1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/wd_timer.s1 arbitrationPriority 1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/wd_timer.s1 baseAddress 0x00042800
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/wd_timer.s1 defaultConnection 0
2019.07.17.14:28:08 Info: add_connection cpu.data_master tx_hpd_req_pio.s1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_hpd_req_pio.s1 arbitrationPriority 1
2019.07.17.14:28:08 Info: set_connection_parameter_value cpu.data_master/tx_hpd_req_pio.s1 baseAddress 0x00042860
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/tx_hpd_req_pio.s1 defaultConnection 0
2019.07.17.14:28:09 Info: add_connection cpu.data_master tx_hpd_ack_pio.s1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/tx_hpd_ack_pio.s1 arbitrationPriority 1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/tx_hpd_ack_pio.s1 baseAddress 0x00042850
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/tx_hpd_ack_pio.s1 defaultConnection 0
2019.07.17.14:28:09 Info: add_connection cpu.data_master color_depth_pio.s1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/color_depth_pio.s1 arbitrationPriority 1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/color_depth_pio.s1 baseAddress 0x00042840
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.data_master/color_depth_pio.s1 defaultConnection 0
2019.07.17.14:28:09 Info: add_connection cpu.instruction_master cpu.debug_mem_slave
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.instruction_master/cpu.debug_mem_slave arbitrationPriority 1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.instruction_master/cpu.debug_mem_slave baseAddress 0x00041800
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.instruction_master/cpu.debug_mem_slave defaultConnection 0
2019.07.17.14:28:09 Info: add_connection cpu.instruction_master cpu_ram.s1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.instruction_master/cpu_ram.s1 arbitrationPriority 1
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.instruction_master/cpu_ram.s1 baseAddress 0x00020000
2019.07.17.14:28:09 Info: set_connection_parameter_value cpu.instruction_master/cpu_ram.s1 defaultConnection 0
2019.07.17.14:28:09 Info: add_connection cpu_clk.clk cpu.clk
2019.07.17.14:28:09 Info: add_connection cpu_clk.clk jtag_uart_0.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk sysid_qsys_0.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk measure_valid_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk measure_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_os_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_rst_xcvr_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_rst_pll_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tmds_bit_clock_ratio_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_iopll_waitrequest_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_pll_waitrequest_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_pma_ch.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_pma_cal_busy_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_rcfg_en_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_pma_waitrequest_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_pll_rcfg_mgmt_translator.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_pma_rcfg_mgmt_translator.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_iopll_rcfg_mgmt_translator.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk edid_ram_slave_translator.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk edid_ram_access_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk wd_timer.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_hpd_req_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk tx_hpd_ack_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk color_depth_pio.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk oc_i2c_master_av_slave_translator.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk oc_i2c_master_ti.clk
2019.07.17.14:28:10 Info: add_connection cpu_clk.clk cpu_ram.clk1
2019.07.17.14:28:10 Info: add_connection cpu.irq jtag_uart_0.irq
2019.07.17.14:28:10 Info: set_connection_parameter_value cpu.irq/jtag_uart_0.irq irqNumber 0
2019.07.17.14:28:10 Info: add_connection cpu.irq tmds_bit_clock_ratio_pio.irq
2019.07.17.14:28:10 Info: set_connection_parameter_value cpu.irq/tmds_bit_clock_ratio_pio.irq irqNumber 2
2019.07.17.14:28:10 Info: add_connection cpu.irq tx_iopll_waitrequest_pio.irq
2019.07.17.14:28:10 Info: set_connection_parameter_value cpu.irq/tx_iopll_waitrequest_pio.irq irqNumber 3
2019.07.17.14:28:11 Info: add_connection cpu.irq tx_pll_waitrequest_pio.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/tx_pll_waitrequest_pio.irq irqNumber 4
2019.07.17.14:28:11 Info: add_connection cpu.irq measure_valid_pio.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/measure_valid_pio.irq irqNumber 5
2019.07.17.14:28:11 Info: add_connection cpu.irq measure_pio.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/measure_pio.irq irqNumber 6
2019.07.17.14:28:11 Info: add_connection cpu.irq wd_timer.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/wd_timer.irq irqNumber 1
2019.07.17.14:28:11 Info: add_connection cpu.irq tx_hpd_req_pio.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/tx_hpd_req_pio.irq irqNumber 8
2019.07.17.14:28:11 Info: add_connection cpu.irq color_depth_pio.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/color_depth_pio.irq irqNumber 9
2019.07.17.14:28:11 Info: add_connection cpu.irq tx_pma_waitrequest_pio.irq
2019.07.17.14:28:11 Info: set_connection_parameter_value cpu.irq/tx_pma_waitrequest_pio.irq irqNumber 10
2019.07.17.14:28:12 Info: add_connection cpu.irq tx_pma_cal_busy_pio.irq
2019.07.17.14:28:12 Info: set_connection_parameter_value cpu.irq/tx_pma_cal_busy_pio.irq irqNumber 12
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset jtag_uart_0.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset sysid_qsys_0.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset cpu.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tmds_bit_clock_ratio_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset measure_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset measure_valid_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_iopll_waitrequest_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_pll_waitrequest_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_pma_ch.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_pma_cal_busy_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_rcfg_en_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_pma_waitrequest_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_rst_xcvr_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_rst_pll_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_os_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_iopll_rcfg_mgmt_translator.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_pll_rcfg_mgmt_translator.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_pma_rcfg_mgmt_translator.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset edid_ram_slave_translator.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset edid_ram_access_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset wd_timer.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_hpd_req_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset tx_hpd_ack_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset color_depth_pio.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset oc_i2c_master_av_slave_translator.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset oc_i2c_master_ti.reset
2019.07.17.14:28:12 Info: add_connection cpu_clk.clk_reset cpu_ram.reset1
2019.07.17.14:28:12 Info: add_connection cpu.debug_reset_request cpu.reset
2019.07.17.14:28:12 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter AUTO
2019.07.17.14:28:12 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 1
2019.07.17.14:28:12 Info: set_interconnect_requirement $system qsys_mm.insertDefaultSlave false
2019.07.17.14:28:12 Info: save_system nios.qsys
2019.07.17.14:28:12 Info: Replacing nios.color_depth_pio with generic component
2019.07.17.14:28:14 Info: Replacing nios.cpu with generic component
2019.07.17.14:28:16 Info: Replacing nios.cpu_clk with generic component
2019.07.17.14:28:16 Info: Replacing nios.cpu_ram with generic component
2019.07.17.14:28:17 Info: Replacing nios.jtag_uart_0 with generic component
2019.07.17.14:28:17 Info: Replacing nios.measure_pio with generic component
2019.07.17.14:28:18 Info: Replacing nios.measure_valid_pio with generic component
2019.07.17.14:28:18 Info: Replacing nios.oc_i2c_master_av_slave_translator with generic component
2019.07.17.14:28:19 Info: Replacing nios.oc_i2c_master_ti with generic component
2019.07.17.14:28:19 Info: Replacing nios.sysid_qsys_0 with generic component
2019.07.17.14:28:20 Info: Replacing nios.tmds_bit_clock_ratio_pio with generic component
2019.07.17.14:28:20 Info: Replacing nios.tx_hpd_ack_pio with generic component
2019.07.17.14:28:21 Info: Replacing nios.tx_hpd_req_pio with generic component
2019.07.17.14:28:21 Info: Replacing nios.tx_iopll_rcfg_mgmt_translator with generic component
2019.07.17.14:28:22 Info: Replacing nios.tx_iopll_waitrequest_pio with generic component
2019.07.17.14:28:22 Info: Replacing nios.tx_os_pio with generic component
2019.07.17.14:28:23 Info: Replacing nios.tx_pma_cal_busy_pio with generic component
2019.07.17.14:28:23 Info: Replacing nios.tx_pma_ch with generic component
2019.07.17.14:28:24 Info: Replacing nios.tx_rcfg_en_pio with generic component
2019.07.17.14:28:24 Info: Replacing nios.edid_ram_access_pio with generic component
2019.07.17.14:28:25 Info: Replacing nios.edid_ram_slave_translator with generic component
2019.07.17.14:28:26 Info: Replacing nios.tx_pll_rcfg_mgmt_translator with generic component
2019.07.17.14:28:26 Info: Replacing nios.tx_pll_waitrequest_pio with generic component
2019.07.17.14:28:27 Info: Replacing nios.tx_pma_rcfg_mgmt_translator with generic component
2019.07.17.14:28:27 Info: Replacing nios.tx_pma_waitrequest_pio with generic component
2019.07.17.14:28:28 Info: Replacing nios.tx_rst_pll_pio with generic component
2019.07.17.14:28:28 Info: Replacing nios.tx_rst_xcvr_pio with generic component
2019.07.17.14:28:29 Info: Replacing nios.wd_timer with generic component
2019.07.17.14:28:30 Info: Info: All modules have been converted to Generic Components.
2019.07.17.14:28:30 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:28:36 Info: nios: All Generic Component instances match their respective ip files.
2019.07.17.14:28:36 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_measure_pio/nios_measure_pio_generation.rpt
2019.07.17.14:28:36 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:36 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:36 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_measure_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_measure_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:37 Info: nios_measure_pio: "Transforming system: nios_measure_pio"
2019.07.17.14:28:37 Info: nios_measure_pio: "Naming system components in system: nios_measure_pio"
2019.07.17.14:28:37 Info: nios_measure_pio: "Processing generation queue"
2019.07.17.14:28:37 Info: nios_measure_pio: "Generating: nios_measure_pio"
2019.07.17.14:28:37 Info: nios_measure_pio: "Generating: nios_measure_pio_altera_avalon_pio_181_64q4mca"
2019.07.17.14:28:37 Info: measure_pio: Starting RTL generation for module 'nios_measure_pio_altera_avalon_pio_181_64q4mca'
2019.07.17.14:28:37 Info: measure_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_measure_pio_altera_avalon_pio_181_64q4mca --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0002_measure_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0002_measure_pio_gen//nios_measure_pio_altera_avalon_pio_181_64q4mca_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:37 Info: measure_pio: Done RTL generation for module 'nios_measure_pio_altera_avalon_pio_181_64q4mca'
2019.07.17.14:28:37 Info: nios_measure_pio: Done "nios_measure_pio" with 2 modules, 2 files
2019.07.17.14:28:37 Info: qsys-generate succeeded.
2019.07.17.14:28:37 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:37 Info: 
2019.07.17.14:28:38 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_pll_rcfg_mgmt_translator/nios_tx_pll_rcfg_mgmt_translator_generation.rpt
2019.07.17.14:28:38 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:38 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:38 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pll_rcfg_mgmt_translator.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pll_rcfg_mgmt_translator" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:38 Info: nios_tx_pll_rcfg_mgmt_translator: "Transforming system: nios_tx_pll_rcfg_mgmt_translator"
2019.07.17.14:28:38 Info: nios_tx_pll_rcfg_mgmt_translator: "Naming system components in system: nios_tx_pll_rcfg_mgmt_translator"
2019.07.17.14:28:38 Info: nios_tx_pll_rcfg_mgmt_translator: "Processing generation queue"
2019.07.17.14:28:38 Info: nios_tx_pll_rcfg_mgmt_translator: "Generating: nios_tx_pll_rcfg_mgmt_translator"
2019.07.17.14:28:38 Info: nios_tx_pll_rcfg_mgmt_translator: "Generating: nios_tx_pll_rcfg_mgmt_translator_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:28:38 Info: nios_tx_pll_rcfg_mgmt_translator: Done "nios_tx_pll_rcfg_mgmt_translator" with 2 modules, 2 files
2019.07.17.14:28:38 Info: qsys-generate succeeded.
2019.07.17.14:28:38 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:38 Info: 
2019.07.17.14:28:39 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_cpu_ram/nios_cpu_ram_generation.rpt
2019.07.17.14:28:39 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:39 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:39 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_cpu_ram.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_cpu_ram" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:39 Info: nios_cpu_ram: "Transforming system: nios_cpu_ram"
2019.07.17.14:28:39 Info: nios_cpu_ram: "Naming system components in system: nios_cpu_ram"
2019.07.17.14:28:39 Info: nios_cpu_ram: "Processing generation queue"
2019.07.17.14:28:39 Info: nios_cpu_ram: "Generating: nios_cpu_ram"
2019.07.17.14:28:39 Info: nios_cpu_ram: "Generating: nios_cpu_ram_altera_avalon_onchip_memory2_181_keiuqwy"
2019.07.17.14:28:39 Info: cpu_ram: Starting RTL generation for module 'nios_cpu_ram_altera_avalon_onchip_memory2_181_keiuqwy'
2019.07.17.14:28:39 Info: cpu_ram:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_cpu_ram_altera_avalon_onchip_memory2_181_keiuqwy --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0004_cpu_ram_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0004_cpu_ram_gen//nios_cpu_ram_altera_avalon_onchip_memory2_181_keiuqwy_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:40 Info: cpu_ram: Done RTL generation for module 'nios_cpu_ram_altera_avalon_onchip_memory2_181_keiuqwy'
2019.07.17.14:28:40 Info: nios_cpu_ram: Done "nios_cpu_ram" with 2 modules, 3 files
2019.07.17.14:28:40 Info: qsys-generate succeeded.
2019.07.17.14:28:40 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:40 Info: 
2019.07.17.14:28:40 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_measure_valid_pio/nios_measure_valid_pio_generation.rpt
2019.07.17.14:28:40 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:40 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:40 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_measure_valid_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_measure_valid_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:40 Info: nios_measure_valid_pio: "Transforming system: nios_measure_valid_pio"
2019.07.17.14:28:40 Info: nios_measure_valid_pio: "Naming system components in system: nios_measure_valid_pio"
2019.07.17.14:28:40 Info: nios_measure_valid_pio: "Processing generation queue"
2019.07.17.14:28:40 Info: nios_measure_valid_pio: "Generating: nios_measure_valid_pio"
2019.07.17.14:28:40 Info: nios_measure_valid_pio: "Generating: nios_measure_valid_pio_altera_avalon_pio_181_boura4q"
2019.07.17.14:28:40 Info: measure_valid_pio: Starting RTL generation for module 'nios_measure_valid_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:28:40 Info: measure_valid_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_measure_valid_pio_altera_avalon_pio_181_boura4q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0005_measure_valid_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0005_measure_valid_pio_gen//nios_measure_valid_pio_altera_avalon_pio_181_boura4q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:41 Info: measure_valid_pio: Done RTL generation for module 'nios_measure_valid_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:28:41 Info: nios_measure_valid_pio: Done "nios_measure_valid_pio" with 2 modules, 2 files
2019.07.17.14:28:41 Info: qsys-generate succeeded.
2019.07.17.14:28:41 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:41 Info: 
2019.07.17.14:28:41 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_edid_ram_slave_translator/nios_edid_ram_slave_translator_generation.rpt
2019.07.17.14:28:41 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:41 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:41 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_edid_ram_slave_translator.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_edid_ram_slave_translator" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:41 Info: nios_edid_ram_slave_translator: "Transforming system: nios_edid_ram_slave_translator"
2019.07.17.14:28:41 Info: nios_edid_ram_slave_translator: "Naming system components in system: nios_edid_ram_slave_translator"
2019.07.17.14:28:41 Info: nios_edid_ram_slave_translator: "Processing generation queue"
2019.07.17.14:28:41 Info: nios_edid_ram_slave_translator: "Generating: nios_edid_ram_slave_translator"
2019.07.17.14:28:41 Info: nios_edid_ram_slave_translator: "Generating: nios_edid_ram_slave_translator_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:28:41 Info: nios_edid_ram_slave_translator: Done "nios_edid_ram_slave_translator" with 2 modules, 2 files
2019.07.17.14:28:41 Info: qsys-generate succeeded.
2019.07.17.14:28:41 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:41 Info: 
2019.07.17.14:28:42 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_jtag_uart_0/nios_jtag_uart_0_generation.rpt
2019.07.17.14:28:42 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:42 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:42 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_jtag_uart_0.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_jtag_uart_0" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:42 Info: nios_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2019.07.17.14:28:42 Info: nios_jtag_uart_0: "Transforming system: nios_jtag_uart_0"
2019.07.17.14:28:42 Info: nios_jtag_uart_0: "Naming system components in system: nios_jtag_uart_0"
2019.07.17.14:28:42 Info: nios_jtag_uart_0: "Processing generation queue"
2019.07.17.14:28:42 Info: nios_jtag_uart_0: "Generating: nios_jtag_uart_0"
2019.07.17.14:28:42 Info: nios_jtag_uart_0: "Generating: nios_jtag_uart_0_altera_avalon_jtag_uart_181_jo7rrhq"
2019.07.17.14:28:42 Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0_altera_avalon_jtag_uart_181_jo7rrhq'
2019.07.17.14:28:42 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0_altera_avalon_jtag_uart_181_jo7rrhq --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0007_jtag_uart_0_gen//nios_jtag_uart_0_altera_avalon_jtag_uart_181_jo7rrhq_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:42 Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0_altera_avalon_jtag_uart_181_jo7rrhq'
2019.07.17.14:28:42 Info: nios_jtag_uart_0: Done "nios_jtag_uart_0" with 2 modules, 2 files
2019.07.17.14:28:42 Info: qsys-generate succeeded.
2019.07.17.14:28:42 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:42 Info: 
2019.07.17.14:28:43 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_rst_xcvr_pio/nios_tx_rst_xcvr_pio_generation.rpt
2019.07.17.14:28:43 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:43 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:43 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_rst_xcvr_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_rst_xcvr_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:43 Info: nios_tx_rst_xcvr_pio: "Transforming system: nios_tx_rst_xcvr_pio"
2019.07.17.14:28:43 Info: nios_tx_rst_xcvr_pio: "Naming system components in system: nios_tx_rst_xcvr_pio"
2019.07.17.14:28:43 Info: nios_tx_rst_xcvr_pio: "Processing generation queue"
2019.07.17.14:28:43 Info: nios_tx_rst_xcvr_pio: "Generating: nios_tx_rst_xcvr_pio"
2019.07.17.14:28:43 Info: nios_tx_rst_xcvr_pio: "Generating: nios_tx_rst_xcvr_pio_altera_avalon_pio_181_j264jti"
2019.07.17.14:28:43 Info: tx_rst_xcvr_pio: Starting RTL generation for module 'nios_tx_rst_xcvr_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:43 Info: tx_rst_xcvr_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_rst_xcvr_pio_altera_avalon_pio_181_j264jti --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0008_tx_rst_xcvr_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0008_tx_rst_xcvr_pio_gen//nios_tx_rst_xcvr_pio_altera_avalon_pio_181_j264jti_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:43 Info: tx_rst_xcvr_pio: Done RTL generation for module 'nios_tx_rst_xcvr_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:43 Info: nios_tx_rst_xcvr_pio: Done "nios_tx_rst_xcvr_pio" with 2 modules, 2 files
2019.07.17.14:28:43 Info: qsys-generate succeeded.
2019.07.17.14:28:43 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:43 Info: 
2019.07.17.14:28:44 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_edid_ram_access_pio/nios_edid_ram_access_pio_generation.rpt
2019.07.17.14:28:44 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:44 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:44 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_edid_ram_access_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_edid_ram_access_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:44 Info: nios_edid_ram_access_pio: "Transforming system: nios_edid_ram_access_pio"
2019.07.17.14:28:44 Info: nios_edid_ram_access_pio: "Naming system components in system: nios_edid_ram_access_pio"
2019.07.17.14:28:44 Info: nios_edid_ram_access_pio: "Processing generation queue"
2019.07.17.14:28:44 Info: nios_edid_ram_access_pio: "Generating: nios_edid_ram_access_pio"
2019.07.17.14:28:44 Info: nios_edid_ram_access_pio: "Generating: nios_edid_ram_access_pio_altera_avalon_pio_181_j264jti"
2019.07.17.14:28:44 Info: edid_ram_access_pio: Starting RTL generation for module 'nios_edid_ram_access_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:44 Info: edid_ram_access_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_edid_ram_access_pio_altera_avalon_pio_181_j264jti --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0009_edid_ram_access_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0009_edid_ram_access_pio_gen//nios_edid_ram_access_pio_altera_avalon_pio_181_j264jti_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:44 Info: edid_ram_access_pio: Done RTL generation for module 'nios_edid_ram_access_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:44 Info: nios_edid_ram_access_pio: Done "nios_edid_ram_access_pio" with 2 modules, 2 files
2019.07.17.14:28:44 Info: qsys-generate succeeded.
2019.07.17.14:28:44 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:44 Info: 
2019.07.17.14:28:45 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_os_pio/nios_tx_os_pio_generation.rpt
2019.07.17.14:28:45 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:45 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:45 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_os_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_os_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:45 Info: nios_tx_os_pio: "Transforming system: nios_tx_os_pio"
2019.07.17.14:28:45 Info: nios_tx_os_pio: "Naming system components in system: nios_tx_os_pio"
2019.07.17.14:28:45 Info: nios_tx_os_pio: "Processing generation queue"
2019.07.17.14:28:45 Info: nios_tx_os_pio: "Generating: nios_tx_os_pio"
2019.07.17.14:28:45 Info: nios_tx_os_pio: "Generating: nios_tx_os_pio_altera_avalon_pio_181_b3m6h3q"
2019.07.17.14:28:45 Info: tx_os_pio: Starting RTL generation for module 'nios_tx_os_pio_altera_avalon_pio_181_b3m6h3q'
2019.07.17.14:28:45 Info: tx_os_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_os_pio_altera_avalon_pio_181_b3m6h3q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0010_tx_os_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0010_tx_os_pio_gen//nios_tx_os_pio_altera_avalon_pio_181_b3m6h3q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:45 Info: tx_os_pio: Done RTL generation for module 'nios_tx_os_pio_altera_avalon_pio_181_b3m6h3q'
2019.07.17.14:28:45 Info: nios_tx_os_pio: Done "nios_tx_os_pio" with 2 modules, 2 files
2019.07.17.14:28:45 Info: qsys-generate succeeded.
2019.07.17.14:28:45 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:45 Info: 
2019.07.17.14:28:46 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_rst_pll_pio/nios_tx_rst_pll_pio_generation.rpt
2019.07.17.14:28:46 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:46 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:46 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_rst_pll_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_rst_pll_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:46 Info: nios_tx_rst_pll_pio: "Transforming system: nios_tx_rst_pll_pio"
2019.07.17.14:28:46 Info: nios_tx_rst_pll_pio: "Naming system components in system: nios_tx_rst_pll_pio"
2019.07.17.14:28:46 Info: nios_tx_rst_pll_pio: "Processing generation queue"
2019.07.17.14:28:46 Info: nios_tx_rst_pll_pio: "Generating: nios_tx_rst_pll_pio"
2019.07.17.14:28:46 Info: nios_tx_rst_pll_pio: "Generating: nios_tx_rst_pll_pio_altera_avalon_pio_181_j264jti"
2019.07.17.14:28:46 Info: tx_rst_pll_pio: Starting RTL generation for module 'nios_tx_rst_pll_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:46 Info: tx_rst_pll_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_rst_pll_pio_altera_avalon_pio_181_j264jti --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0011_tx_rst_pll_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0011_tx_rst_pll_pio_gen//nios_tx_rst_pll_pio_altera_avalon_pio_181_j264jti_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:46 Info: tx_rst_pll_pio: Done RTL generation for module 'nios_tx_rst_pll_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:46 Info: nios_tx_rst_pll_pio: Done "nios_tx_rst_pll_pio" with 2 modules, 2 files
2019.07.17.14:28:46 Info: qsys-generate succeeded.
2019.07.17.14:28:46 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:46 Info: 
2019.07.17.14:28:47 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_wd_timer/nios_wd_timer_generation.rpt
2019.07.17.14:28:47 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:47 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:47 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_wd_timer.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_wd_timer" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:47 Warning: nios_wd_timer.wd_timer: Watch dog counter can be stopped.
2019.07.17.14:28:47 Warning: nios_wd_timer.wd_timer.resetrequest: No synchronous edges, but has associated clock
2019.07.17.14:28:47 Info: nios_wd_timer: "Transforming system: nios_wd_timer"
2019.07.17.14:28:47 Info: nios_wd_timer: "Naming system components in system: nios_wd_timer"
2019.07.17.14:28:47 Info: nios_wd_timer: "Processing generation queue"
2019.07.17.14:28:47 Info: nios_wd_timer: "Generating: nios_wd_timer"
2019.07.17.14:28:47 Info: nios_wd_timer: "Generating: nios_wd_timer_altera_avalon_timer_181_4pzdr6i"
2019.07.17.14:28:47 Info: wd_timer: Starting RTL generation for module 'nios_wd_timer_altera_avalon_timer_181_4pzdr6i'
2019.07.17.14:28:47 Info: wd_timer:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64//perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_wd_timer_altera_avalon_timer_181_4pzdr6i --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0012_wd_timer_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0012_wd_timer_gen//nios_wd_timer_altera_avalon_timer_181_4pzdr6i_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:47 Info: wd_timer: Done RTL generation for module 'nios_wd_timer_altera_avalon_timer_181_4pzdr6i'
2019.07.17.14:28:47 Info: nios_wd_timer: Done "nios_wd_timer" with 2 modules, 2 files
2019.07.17.14:28:47 Info: qsys-generate succeeded.
2019.07.17.14:28:47 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:47 Info: 
2019.07.17.14:28:48 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_oc_i2c_master_av_slave_translator/nios_oc_i2c_master_av_slave_translator_generation.rpt
2019.07.17.14:28:48 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:48 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:48 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_oc_i2c_master_av_slave_translator.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_oc_i2c_master_av_slave_translator" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:48 Info: nios_oc_i2c_master_av_slave_translator: "Transforming system: nios_oc_i2c_master_av_slave_translator"
2019.07.17.14:28:48 Info: nios_oc_i2c_master_av_slave_translator: "Naming system components in system: nios_oc_i2c_master_av_slave_translator"
2019.07.17.14:28:48 Info: nios_oc_i2c_master_av_slave_translator: "Processing generation queue"
2019.07.17.14:28:48 Info: nios_oc_i2c_master_av_slave_translator: "Generating: nios_oc_i2c_master_av_slave_translator"
2019.07.17.14:28:48 Info: nios_oc_i2c_master_av_slave_translator: "Generating: nios_oc_i2c_master_av_slave_translator_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:28:48 Info: nios_oc_i2c_master_av_slave_translator: Done "nios_oc_i2c_master_av_slave_translator" with 2 modules, 2 files
2019.07.17.14:28:48 Info: qsys-generate succeeded.
2019.07.17.14:28:48 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:48 Info: 
2019.07.17.14:28:50 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_cpu/nios_cpu_generation.rpt
2019.07.17.14:28:50 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:50 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:50 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_cpu.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_cpu" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:51 Info: nios_cpu: "Transforming system: nios_cpu"
2019.07.17.14:28:51 Info: nios_cpu: "Naming system components in system: nios_cpu"
2019.07.17.14:28:51 Info: nios_cpu: "Processing generation queue"
2019.07.17.14:28:51 Info: nios_cpu: "Generating: nios_cpu"
2019.07.17.14:28:51 Info: nios_cpu: "Generating: nios_cpu_altera_nios2_gen2_181_nplqe7y"
2019.07.17.14:28:51 Info: nios_cpu: "Generating: nios_cpu_altera_nios2_gen2_unit_181_laxt3ta"
2019.07.17.14:28:51 Info: cpu: Starting RTL generation for module 'nios_cpu_altera_nios2_gen2_unit_181_laxt3ta'
2019.07.17.14:28:51 Info: cpu:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64//eperlcmd.exe -I C:/intelfpga_pro/18.1/quartus/bin64//perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_altera_nios2_gen2_unit_181_laxt3ta --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0014_cpu_gen/ --quartus_bindir=C:/intelfpga_pro/18.1/quartus/bin64/ --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0014_cpu_gen//nios_cpu_altera_nios2_gen2_unit_181_laxt3ta_processor_configuration.pl  --do_build_sim=0    --pro_version=1  ]
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:52 (*) Starting Nios II generation
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:52 (*)   Checking for plaintext license.
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:53 (*)   Plaintext license not found.
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:53 (*)   No license required to generate encrypted Nios II/e.
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:53 (*)   Elaborating CPU configuration settings
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:53 (*)   Creating all objects for CPU
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:54 (*)   Generating RTL from CPU objects
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:54 (*)   Creating plain-text RTL
2019.07.17.14:28:55 Info: cpu: # 2019.07.17 14:28:55 (*) Done Nios II generation
2019.07.17.14:28:55 Info: cpu: Done RTL generation for module 'nios_cpu_altera_nios2_gen2_unit_181_laxt3ta'
2019.07.17.14:28:55 Info: nios_cpu: Done "nios_cpu" with 3 modules, 11 files
2019.07.17.14:28:55 Info: qsys-generate succeeded.
2019.07.17.14:28:55 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:55 Info: 
2019.07.17.14:28:55 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_iopll_waitrequest_pio/nios_tx_iopll_waitrequest_pio_generation.rpt
2019.07.17.14:28:55 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:55 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:55 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_iopll_waitrequest_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_iopll_waitrequest_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:55 Info: nios_tx_iopll_waitrequest_pio: "Transforming system: nios_tx_iopll_waitrequest_pio"
2019.07.17.14:28:55 Info: nios_tx_iopll_waitrequest_pio: "Naming system components in system: nios_tx_iopll_waitrequest_pio"
2019.07.17.14:28:55 Info: nios_tx_iopll_waitrequest_pio: "Processing generation queue"
2019.07.17.14:28:55 Info: nios_tx_iopll_waitrequest_pio: "Generating: nios_tx_iopll_waitrequest_pio"
2019.07.17.14:28:55 Info: nios_tx_iopll_waitrequest_pio: "Generating: nios_tx_iopll_waitrequest_pio_altera_avalon_pio_181_boura4q"
2019.07.17.14:28:55 Info: tx_iopll_waitrequest_pio: Starting RTL generation for module 'nios_tx_iopll_waitrequest_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:28:55 Info: tx_iopll_waitrequest_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_iopll_waitrequest_pio_altera_avalon_pio_181_boura4q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0015_tx_iopll_waitrequest_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0015_tx_iopll_waitrequest_pio_gen//nios_tx_iopll_waitrequest_pio_altera_avalon_pio_181_boura4q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:56 Info: tx_iopll_waitrequest_pio: Done RTL generation for module 'nios_tx_iopll_waitrequest_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:28:56 Info: nios_tx_iopll_waitrequest_pio: Done "nios_tx_iopll_waitrequest_pio" with 2 modules, 2 files
2019.07.17.14:28:56 Info: qsys-generate succeeded.
2019.07.17.14:28:56 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:56 Info: 
2019.07.17.14:28:56 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_hpd_ack_pio/nios_tx_hpd_ack_pio_generation.rpt
2019.07.17.14:28:56 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:56 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:56 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_hpd_ack_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_hpd_ack_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:56 Info: nios_tx_hpd_ack_pio: "Transforming system: nios_tx_hpd_ack_pio"
2019.07.17.14:28:56 Info: nios_tx_hpd_ack_pio: "Naming system components in system: nios_tx_hpd_ack_pio"
2019.07.17.14:28:56 Info: nios_tx_hpd_ack_pio: "Processing generation queue"
2019.07.17.14:28:56 Info: nios_tx_hpd_ack_pio: "Generating: nios_tx_hpd_ack_pio"
2019.07.17.14:28:56 Info: nios_tx_hpd_ack_pio: "Generating: nios_tx_hpd_ack_pio_altera_avalon_pio_181_j264jti"
2019.07.17.14:28:56 Info: tx_hpd_ack_pio: Starting RTL generation for module 'nios_tx_hpd_ack_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:56 Info: tx_hpd_ack_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_hpd_ack_pio_altera_avalon_pio_181_j264jti --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0016_tx_hpd_ack_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0016_tx_hpd_ack_pio_gen//nios_tx_hpd_ack_pio_altera_avalon_pio_181_j264jti_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:57 Info: tx_hpd_ack_pio: Done RTL generation for module 'nios_tx_hpd_ack_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:28:57 Info: nios_tx_hpd_ack_pio: Done "nios_tx_hpd_ack_pio" with 2 modules, 2 files
2019.07.17.14:28:57 Info: qsys-generate succeeded.
2019.07.17.14:28:57 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:57 Info: 
2019.07.17.14:28:57 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_oc_i2c_master_ti/nios_oc_i2c_master_ti_generation.rpt
2019.07.17.14:28:57 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:57 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:57 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_oc_i2c_master_ti.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_oc_i2c_master_ti" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:57 Info: nios_oc_i2c_master_ti: "Transforming system: nios_oc_i2c_master_ti"
2019.07.17.14:28:57 Info: nios_oc_i2c_master_ti: "Naming system components in system: nios_oc_i2c_master_ti"
2019.07.17.14:28:57 Info: nios_oc_i2c_master_ti: "Processing generation queue"
2019.07.17.14:28:57 Info: nios_oc_i2c_master_ti: "Generating: nios_oc_i2c_master_ti"
2019.07.17.14:28:57 Info: nios_oc_i2c_master_ti: "Generating: nios_oc_i2c_master_ti_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:28:57 Info: nios_oc_i2c_master_ti: Done "nios_oc_i2c_master_ti" with 2 modules, 2 files
2019.07.17.14:28:57 Info: qsys-generate succeeded.
2019.07.17.14:28:57 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:57 Info: 
2019.07.17.14:28:58 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_color_depth_pio/nios_color_depth_pio_generation.rpt
2019.07.17.14:28:58 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:58 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:58 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_color_depth_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_color_depth_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:58 Info: nios_color_depth_pio: "Transforming system: nios_color_depth_pio"
2019.07.17.14:28:58 Info: nios_color_depth_pio: "Naming system components in system: nios_color_depth_pio"
2019.07.17.14:28:58 Info: nios_color_depth_pio: "Processing generation queue"
2019.07.17.14:28:58 Info: nios_color_depth_pio: "Generating: nios_color_depth_pio"
2019.07.17.14:28:58 Info: nios_color_depth_pio: "Generating: nios_color_depth_pio_altera_avalon_pio_181_kbmqbga"
2019.07.17.14:28:58 Info: color_depth_pio: Starting RTL generation for module 'nios_color_depth_pio_altera_avalon_pio_181_kbmqbga'
2019.07.17.14:28:58 Info: color_depth_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_color_depth_pio_altera_avalon_pio_181_kbmqbga --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0018_color_depth_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0018_color_depth_pio_gen//nios_color_depth_pio_altera_avalon_pio_181_kbmqbga_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:58 Info: color_depth_pio: Done RTL generation for module 'nios_color_depth_pio_altera_avalon_pio_181_kbmqbga'
2019.07.17.14:28:58 Info: nios_color_depth_pio: Done "nios_color_depth_pio" with 2 modules, 2 files
2019.07.17.14:28:58 Info: qsys-generate succeeded.
2019.07.17.14:28:58 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:58 Info: 
2019.07.17.14:28:59 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_pma_ch/nios_tx_pma_ch_generation.rpt
2019.07.17.14:28:59 Info: Generated by version: 18.1 build 222
2019.07.17.14:28:59 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:28:59 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_ch.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_ch" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:28:59 Info: nios_tx_pma_ch: "Transforming system: nios_tx_pma_ch"
2019.07.17.14:28:59 Info: nios_tx_pma_ch: "Naming system components in system: nios_tx_pma_ch"
2019.07.17.14:28:59 Info: nios_tx_pma_ch: "Processing generation queue"
2019.07.17.14:28:59 Info: nios_tx_pma_ch: "Generating: nios_tx_pma_ch"
2019.07.17.14:28:59 Info: nios_tx_pma_ch: "Generating: nios_tx_pma_ch_altera_avalon_pio_181_b3m6h3q"
2019.07.17.14:28:59 Info: tx_pma_ch: Starting RTL generation for module 'nios_tx_pma_ch_altera_avalon_pio_181_b3m6h3q'
2019.07.17.14:28:59 Info: tx_pma_ch:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_pma_ch_altera_avalon_pio_181_b3m6h3q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0019_tx_pma_ch_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0019_tx_pma_ch_gen//nios_tx_pma_ch_altera_avalon_pio_181_b3m6h3q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:28:59 Info: tx_pma_ch: Done RTL generation for module 'nios_tx_pma_ch_altera_avalon_pio_181_b3m6h3q'
2019.07.17.14:28:59 Info: nios_tx_pma_ch: Done "nios_tx_pma_ch" with 2 modules, 2 files
2019.07.17.14:28:59 Info: qsys-generate succeeded.
2019.07.17.14:28:59 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:28:59 Info: 
2019.07.17.14:29:00 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_rcfg_en_pio/nios_tx_rcfg_en_pio_generation.rpt
2019.07.17.14:29:00 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:00 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:00 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_rcfg_en_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_rcfg_en_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:00 Info: nios_tx_rcfg_en_pio: "Transforming system: nios_tx_rcfg_en_pio"
2019.07.17.14:29:00 Info: nios_tx_rcfg_en_pio: "Naming system components in system: nios_tx_rcfg_en_pio"
2019.07.17.14:29:00 Info: nios_tx_rcfg_en_pio: "Processing generation queue"
2019.07.17.14:29:00 Info: nios_tx_rcfg_en_pio: "Generating: nios_tx_rcfg_en_pio"
2019.07.17.14:29:00 Info: nios_tx_rcfg_en_pio: "Generating: nios_tx_rcfg_en_pio_altera_avalon_pio_181_j264jti"
2019.07.17.14:29:00 Info: tx_rcfg_en_pio: Starting RTL generation for module 'nios_tx_rcfg_en_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:29:00 Info: tx_rcfg_en_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_rcfg_en_pio_altera_avalon_pio_181_j264jti --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0020_tx_rcfg_en_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0020_tx_rcfg_en_pio_gen//nios_tx_rcfg_en_pio_altera_avalon_pio_181_j264jti_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:29:00 Info: tx_rcfg_en_pio: Done RTL generation for module 'nios_tx_rcfg_en_pio_altera_avalon_pio_181_j264jti'
2019.07.17.14:29:00 Info: nios_tx_rcfg_en_pio: Done "nios_tx_rcfg_en_pio" with 2 modules, 2 files
2019.07.17.14:29:00 Info: qsys-generate succeeded.
2019.07.17.14:29:00 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:00 Info: 
2019.07.17.14:29:01 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_pma_waitrequest_pio/nios_tx_pma_waitrequest_pio_generation.rpt
2019.07.17.14:29:01 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:01 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:01 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_waitrequest_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_waitrequest_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:01 Info: nios_tx_pma_waitrequest_pio: "Transforming system: nios_tx_pma_waitrequest_pio"
2019.07.17.14:29:01 Info: nios_tx_pma_waitrequest_pio: "Naming system components in system: nios_tx_pma_waitrequest_pio"
2019.07.17.14:29:01 Info: nios_tx_pma_waitrequest_pio: "Processing generation queue"
2019.07.17.14:29:01 Info: nios_tx_pma_waitrequest_pio: "Generating: nios_tx_pma_waitrequest_pio"
2019.07.17.14:29:01 Info: nios_tx_pma_waitrequest_pio: "Generating: nios_tx_pma_waitrequest_pio_altera_avalon_pio_181_boura4q"
2019.07.17.14:29:01 Info: tx_pma_waitrequest_pio: Starting RTL generation for module 'nios_tx_pma_waitrequest_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:01 Info: tx_pma_waitrequest_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_pma_waitrequest_pio_altera_avalon_pio_181_boura4q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0021_tx_pma_waitrequest_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0021_tx_pma_waitrequest_pio_gen//nios_tx_pma_waitrequest_pio_altera_avalon_pio_181_boura4q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:29:01 Info: tx_pma_waitrequest_pio: Done RTL generation for module 'nios_tx_pma_waitrequest_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:01 Info: nios_tx_pma_waitrequest_pio: Done "nios_tx_pma_waitrequest_pio" with 2 modules, 2 files
2019.07.17.14:29:01 Info: qsys-generate succeeded.
2019.07.17.14:29:01 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:01 Info: 
2019.07.17.14:29:02 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_hpd_req_pio/nios_tx_hpd_req_pio_generation.rpt
2019.07.17.14:29:02 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:02 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:02 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_hpd_req_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_hpd_req_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:02 Info: nios_tx_hpd_req_pio: "Transforming system: nios_tx_hpd_req_pio"
2019.07.17.14:29:02 Info: nios_tx_hpd_req_pio: "Naming system components in system: nios_tx_hpd_req_pio"
2019.07.17.14:29:02 Info: nios_tx_hpd_req_pio: "Processing generation queue"
2019.07.17.14:29:02 Info: nios_tx_hpd_req_pio: "Generating: nios_tx_hpd_req_pio"
2019.07.17.14:29:02 Info: nios_tx_hpd_req_pio: "Generating: nios_tx_hpd_req_pio_altera_avalon_pio_181_boura4q"
2019.07.17.14:29:02 Info: tx_hpd_req_pio: Starting RTL generation for module 'nios_tx_hpd_req_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:02 Info: tx_hpd_req_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_hpd_req_pio_altera_avalon_pio_181_boura4q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0022_tx_hpd_req_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0022_tx_hpd_req_pio_gen//nios_tx_hpd_req_pio_altera_avalon_pio_181_boura4q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:29:02 Info: tx_hpd_req_pio: Done RTL generation for module 'nios_tx_hpd_req_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:02 Info: nios_tx_hpd_req_pio: Done "nios_tx_hpd_req_pio" with 2 modules, 2 files
2019.07.17.14:29:02 Info: qsys-generate succeeded.
2019.07.17.14:29:02 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:02 Info: 
2019.07.17.14:29:03 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_sysid_qsys_0/nios_sysid_qsys_0_generation.rpt
2019.07.17.14:29:03 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:03 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:03 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_sysid_qsys_0.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_sysid_qsys_0" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:03 Info: nios_sysid_qsys_0.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2019.07.17.14:29:03 Info: nios_sysid_qsys_0.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
2019.07.17.14:29:03 Info: nios_sysid_qsys_0: "Transforming system: nios_sysid_qsys_0"
2019.07.17.14:29:03 Info: nios_sysid_qsys_0: "Naming system components in system: nios_sysid_qsys_0"
2019.07.17.14:29:03 Info: nios_sysid_qsys_0: "Processing generation queue"
2019.07.17.14:29:03 Info: nios_sysid_qsys_0: "Generating: nios_sysid_qsys_0"
2019.07.17.14:29:03 Info: nios_sysid_qsys_0: "Generating: altera_avalon_sysid_qsys"
2019.07.17.14:29:03 Info: nios_sysid_qsys_0: Done "nios_sysid_qsys_0" with 2 modules, 2 files
2019.07.17.14:29:03 Info: qsys-generate succeeded.
2019.07.17.14:29:03 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:03 Info: 
2019.07.17.14:29:03 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tmds_bit_clock_ratio_pio/nios_tmds_bit_clock_ratio_pio_generation.rpt
2019.07.17.14:29:03 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:03 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:03 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tmds_bit_clock_ratio_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tmds_bit_clock_ratio_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio.tmds_bit_clock_ratio_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio: "Transforming system: nios_tmds_bit_clock_ratio_pio"
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio: "Naming system components in system: nios_tmds_bit_clock_ratio_pio"
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio: "Processing generation queue"
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio: "Generating: nios_tmds_bit_clock_ratio_pio"
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio: "Generating: nios_tmds_bit_clock_ratio_pio_altera_avalon_pio_181_npuqkbi"
2019.07.17.14:29:04 Info: tmds_bit_clock_ratio_pio: Starting RTL generation for module 'nios_tmds_bit_clock_ratio_pio_altera_avalon_pio_181_npuqkbi'
2019.07.17.14:29:04 Info: tmds_bit_clock_ratio_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tmds_bit_clock_ratio_pio_altera_avalon_pio_181_npuqkbi --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0024_tmds_bit_clock_ratio_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0024_tmds_bit_clock_ratio_pio_gen//nios_tmds_bit_clock_ratio_pio_altera_avalon_pio_181_npuqkbi_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:29:04 Info: tmds_bit_clock_ratio_pio: Done RTL generation for module 'nios_tmds_bit_clock_ratio_pio_altera_avalon_pio_181_npuqkbi'
2019.07.17.14:29:04 Info: nios_tmds_bit_clock_ratio_pio: Done "nios_tmds_bit_clock_ratio_pio" with 2 modules, 2 files
2019.07.17.14:29:04 Info: qsys-generate succeeded.
2019.07.17.14:29:04 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:04 Info: 
2019.07.17.14:29:04 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_iopll_rcfg_mgmt_translator/nios_tx_iopll_rcfg_mgmt_translator_generation.rpt
2019.07.17.14:29:04 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:04 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:04 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_iopll_rcfg_mgmt_translator.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_iopll_rcfg_mgmt_translator" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:05 Info: nios_tx_iopll_rcfg_mgmt_translator: "Transforming system: nios_tx_iopll_rcfg_mgmt_translator"
2019.07.17.14:29:05 Info: nios_tx_iopll_rcfg_mgmt_translator: "Naming system components in system: nios_tx_iopll_rcfg_mgmt_translator"
2019.07.17.14:29:05 Info: nios_tx_iopll_rcfg_mgmt_translator: "Processing generation queue"
2019.07.17.14:29:05 Info: nios_tx_iopll_rcfg_mgmt_translator: "Generating: nios_tx_iopll_rcfg_mgmt_translator"
2019.07.17.14:29:05 Info: nios_tx_iopll_rcfg_mgmt_translator: "Generating: nios_tx_iopll_rcfg_mgmt_translator_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:29:05 Info: nios_tx_iopll_rcfg_mgmt_translator: Done "nios_tx_iopll_rcfg_mgmt_translator" with 2 modules, 2 files
2019.07.17.14:29:05 Info: qsys-generate succeeded.
2019.07.17.14:29:05 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:05 Info: 
2019.07.17.14:29:05 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_pll_waitrequest_pio/nios_tx_pll_waitrequest_pio_generation.rpt
2019.07.17.14:29:05 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:05 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:05 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pll_waitrequest_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pll_waitrequest_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:05 Info: nios_tx_pll_waitrequest_pio: "Transforming system: nios_tx_pll_waitrequest_pio"
2019.07.17.14:29:05 Info: nios_tx_pll_waitrequest_pio: "Naming system components in system: nios_tx_pll_waitrequest_pio"
2019.07.17.14:29:05 Info: nios_tx_pll_waitrequest_pio: "Processing generation queue"
2019.07.17.14:29:05 Info: nios_tx_pll_waitrequest_pio: "Generating: nios_tx_pll_waitrequest_pio"
2019.07.17.14:29:05 Info: nios_tx_pll_waitrequest_pio: "Generating: nios_tx_pll_waitrequest_pio_altera_avalon_pio_181_boura4q"
2019.07.17.14:29:05 Info: tx_pll_waitrequest_pio: Starting RTL generation for module 'nios_tx_pll_waitrequest_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:05 Info: tx_pll_waitrequest_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_pll_waitrequest_pio_altera_avalon_pio_181_boura4q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0026_tx_pll_waitrequest_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0026_tx_pll_waitrequest_pio_gen//nios_tx_pll_waitrequest_pio_altera_avalon_pio_181_boura4q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:29:06 Info: tx_pll_waitrequest_pio: Done RTL generation for module 'nios_tx_pll_waitrequest_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:06 Info: nios_tx_pll_waitrequest_pio: Done "nios_tx_pll_waitrequest_pio" with 2 modules, 2 files
2019.07.17.14:29:06 Info: qsys-generate succeeded.
2019.07.17.14:29:06 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:06 Info: 
2019.07.17.14:29:06 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_pma_cal_busy_pio/nios_tx_pma_cal_busy_pio_generation.rpt
2019.07.17.14:29:06 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:06 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:06 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_cal_busy_pio.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_cal_busy_pio" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:06 Info: nios_tx_pma_cal_busy_pio: "Transforming system: nios_tx_pma_cal_busy_pio"
2019.07.17.14:29:06 Info: nios_tx_pma_cal_busy_pio: "Naming system components in system: nios_tx_pma_cal_busy_pio"
2019.07.17.14:29:06 Info: nios_tx_pma_cal_busy_pio: "Processing generation queue"
2019.07.17.14:29:06 Info: nios_tx_pma_cal_busy_pio: "Generating: nios_tx_pma_cal_busy_pio"
2019.07.17.14:29:06 Info: nios_tx_pma_cal_busy_pio: "Generating: nios_tx_pma_cal_busy_pio_altera_avalon_pio_181_boura4q"
2019.07.17.14:29:06 Info: tx_pma_cal_busy_pio: Starting RTL generation for module 'nios_tx_pma_cal_busy_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:06 Info: tx_pma_cal_busy_pio:   Generation command is [exec C:/intelfpga_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/18.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/18.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_tx_pma_cal_busy_pio_altera_avalon_pio_181_boura4q --dir=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0027_tx_pma_cal_busy_pio_gen/ --quartus_dir=C:/intelfpga_pro/18.1/quartus --verilog --config=C:/Users/SJSONG~1/AppData/Local/Temp/alt8094_4041113201649915777.dir/0027_tx_pma_cal_busy_pio_gen//nios_tx_pma_cal_busy_pio_altera_avalon_pio_181_boura4q_component_configuration.pl  --do_build_sim=0  ]
2019.07.17.14:29:07 Info: tx_pma_cal_busy_pio: Done RTL generation for module 'nios_tx_pma_cal_busy_pio_altera_avalon_pio_181_boura4q'
2019.07.17.14:29:07 Info: nios_tx_pma_cal_busy_pio: Done "nios_tx_pma_cal_busy_pio" with 2 modules, 2 files
2019.07.17.14:29:07 Info: qsys-generate succeeded.
2019.07.17.14:29:07 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:07 Info: 
2019.07.17.14:29:07 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_cpu_clk/nios_cpu_clk_generation.rpt
2019.07.17.14:29:07 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:07 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:07 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_cpu_clk.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_cpu_clk" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:07 Info: nios_cpu_clk: "Transforming system: nios_cpu_clk"
2019.07.17.14:29:07 Info: nios_cpu_clk: "Naming system components in system: nios_cpu_clk"
2019.07.17.14:29:07 Info: nios_cpu_clk: "Processing generation queue"
2019.07.17.14:29:07 Info: nios_cpu_clk: "Generating: nios_cpu_clk"
2019.07.17.14:29:07 Info: nios_cpu_clk: Done "nios_cpu_clk" with 1 modules, 1 files
2019.07.17.14:29:07 Info: qsys-generate succeeded.
2019.07.17.14:29:07 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:07 Info: 
2019.07.17.14:29:08 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/nios/nios_tx_pma_rcfg_mgmt_translator/nios_tx_pma_rcfg_mgmt_translator_generation.rpt
2019.07.17.14:29:08 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:08 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:08 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_rcfg_mgmt_translator.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\ip\nios\nios_tx_pma_rcfg_mgmt_translator" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:08 Info: nios_tx_pma_rcfg_mgmt_translator: "Transforming system: nios_tx_pma_rcfg_mgmt_translator"
2019.07.17.14:29:08 Info: nios_tx_pma_rcfg_mgmt_translator: "Naming system components in system: nios_tx_pma_rcfg_mgmt_translator"
2019.07.17.14:29:08 Info: nios_tx_pma_rcfg_mgmt_translator: "Processing generation queue"
2019.07.17.14:29:08 Info: nios_tx_pma_rcfg_mgmt_translator: "Generating: nios_tx_pma_rcfg_mgmt_translator"
2019.07.17.14:29:08 Info: nios_tx_pma_rcfg_mgmt_translator: "Generating: nios_tx_pma_rcfg_mgmt_translator_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:29:08 Info: nios_tx_pma_rcfg_mgmt_translator: Done "nios_tx_pma_rcfg_mgmt_translator" with 2 modules, 2 files
2019.07.17.14:29:08 Info: qsys-generate succeeded.
2019.07.17.14:29:08 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:08 Info: 
2019.07.17.14:29:08 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/nios/nios_generation.rpt
2019.07.17.14:29:08 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:08 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:08 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\nios.qsys" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\nios" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:08 Info: Loading rtl/nios.qsys
2019.07.17.14:29:08 Info: Reading input file
2019.07.17.14:29:08 Info: Adding color_depth_pio [altera_generic_component 1.0]
2019.07.17.14:29:08 Info: Parameterizing module color_depth_pio
2019.07.17.14:29:08 Info: Adding cpu [altera_generic_component 1.0]
2019.07.17.14:29:08 Info: Parameterizing module cpu
2019.07.17.14:29:08 Info: Adding cpu_clk [altera_generic_component 1.0]
2019.07.17.14:29:08 Info: Parameterizing module cpu_clk
2019.07.17.14:29:08 Info: Adding cpu_ram [altera_generic_component 1.0]
2019.07.17.14:29:08 Info: Parameterizing module cpu_ram
2019.07.17.14:29:08 Info: Adding edid_ram_access_pio [altera_generic_component 1.0]
2019.07.17.14:29:08 Info: Parameterizing module edid_ram_access_pio
2019.07.17.14:29:08 Info: Adding edid_ram_slave_translator [altera_generic_component 1.0]
2019.07.17.14:29:08 Info: Parameterizing module edid_ram_slave_translator
2019.07.17.14:29:08 Info: Adding jtag_uart_0 [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module jtag_uart_0
2019.07.17.14:29:09 Info: Adding measure_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module measure_pio
2019.07.17.14:29:09 Info: Adding measure_valid_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module measure_valid_pio
2019.07.17.14:29:09 Info: Adding oc_i2c_master_av_slave_translator [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module oc_i2c_master_av_slave_translator
2019.07.17.14:29:09 Info: Adding oc_i2c_master_ti [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module oc_i2c_master_ti
2019.07.17.14:29:09 Info: Adding sysid_qsys_0 [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module sysid_qsys_0
2019.07.17.14:29:09 Info: Adding tmds_bit_clock_ratio_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tmds_bit_clock_ratio_pio
2019.07.17.14:29:09 Info: Adding tx_hpd_ack_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_hpd_ack_pio
2019.07.17.14:29:09 Info: Adding tx_hpd_req_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_hpd_req_pio
2019.07.17.14:29:09 Info: Adding tx_iopll_rcfg_mgmt_translator [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_iopll_rcfg_mgmt_translator
2019.07.17.14:29:09 Info: Adding tx_iopll_waitrequest_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_iopll_waitrequest_pio
2019.07.17.14:29:09 Info: Adding tx_os_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_os_pio
2019.07.17.14:29:09 Info: Adding tx_pll_rcfg_mgmt_translator [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_pll_rcfg_mgmt_translator
2019.07.17.14:29:09 Info: Adding tx_pll_waitrequest_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_pll_waitrequest_pio
2019.07.17.14:29:09 Info: Adding tx_pma_cal_busy_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_pma_cal_busy_pio
2019.07.17.14:29:09 Info: Adding tx_pma_ch [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_pma_ch
2019.07.17.14:29:09 Info: Adding tx_pma_rcfg_mgmt_translator [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_pma_rcfg_mgmt_translator
2019.07.17.14:29:09 Info: Adding tx_pma_waitrequest_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_pma_waitrequest_pio
2019.07.17.14:29:09 Info: Adding tx_rcfg_en_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_rcfg_en_pio
2019.07.17.14:29:09 Info: Adding tx_rst_pll_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_rst_pll_pio
2019.07.17.14:29:09 Info: Adding tx_rst_xcvr_pio [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module tx_rst_xcvr_pio
2019.07.17.14:29:09 Info: Adding wd_timer [altera_generic_component 1.0]
2019.07.17.14:29:09 Info: Parameterizing module wd_timer
2019.07.17.14:29:09 Info: Building connections
2019.07.17.14:29:09 Info: Parameterizing connections
2019.07.17.14:29:09 Info: Validating
2019.07.17.14:29:09 Info: Done reading input file
2019.07.17.14:29:09 Warning: nios.wd_timer: Warnings found in IP parameterization.
2019.07.17.14:29:09 Warning: nios.wd_timer.resetrequest: No synchronous edges, but has associated clock
2019.07.17.14:29:10 Info: nios: "Transforming system: nios"
2019.07.17.14:29:24 Info: nios: "Naming system components in system: nios"
2019.07.17.14:29:24 Info: nios: "Processing generation queue"
2019.07.17.14:29:24 Info: nios: "Generating: nios"
2019.07.17.14:29:24 Info: nios: "Generating: nios_color_depth_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_cpu"
2019.07.17.14:29:24 Info: nios: "Generating: nios_cpu_clk"
2019.07.17.14:29:24 Info: nios: "Generating: nios_cpu_ram"
2019.07.17.14:29:24 Info: nios: "Generating: nios_edid_ram_access_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_edid_ram_slave_translator"
2019.07.17.14:29:24 Info: nios: "Generating: nios_jtag_uart_0"
2019.07.17.14:29:24 Info: nios: "Generating: nios_measure_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_measure_valid_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_oc_i2c_master_av_slave_translator"
2019.07.17.14:29:24 Info: nios: "Generating: nios_oc_i2c_master_ti"
2019.07.17.14:29:24 Info: nios: "Generating: nios_sysid_qsys_0"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tmds_bit_clock_ratio_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_hpd_ack_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_hpd_req_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_iopll_rcfg_mgmt_translator"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_iopll_waitrequest_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_os_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_pll_rcfg_mgmt_translator"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_pll_waitrequest_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_pma_cal_busy_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_pma_ch"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_pma_rcfg_mgmt_translator"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_pma_waitrequest_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_rcfg_en_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_rst_pll_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_tx_rst_xcvr_pio"
2019.07.17.14:29:24 Info: nios: "Generating: nios_wd_timer"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_mm_interconnect_181_ojsboai"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_irq_mapper_181_jckmpui"
2019.07.17.14:29:24 Info: nios: "Generating: altera_reset_controller"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_master_translator_181_mhudjri"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_slave_translator_181_5aswt6a"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_master_agent_181_t5eyqrq"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_slave_agent_181_a7g37xa"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_avalon_sc_fifo_181_hseo73i"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_router_181_jkrkuea"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_router_181_3s257ey"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_router_181_zo73dwa"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_router_181_sqrsvri"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_router_181_lbagi5y"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_demultiplexer_181_kal2y7a"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_demultiplexer_181_4gbsjgi"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_multiplexer_181_l3il5ey"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_multiplexer_181_a3ltomq"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_demultiplexer_181_icywl3y"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_multiplexer_181_ztvdunq"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_multiplexer_181_7pfa32i"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_width_adapter_181_xk6evli"
2019.07.17.14:29:24 Info: nios: "Generating: nios_altera_merlin_width_adapter_181_tmu7rhq"
2019.07.17.14:29:24 Info: nios: Done "nios" with 51 modules, 34 files
2019.07.17.14:29:25 Info: qsys-generate succeeded.
2019.07.17.14:29:25 Info: Finished: Create HDL design files for synthesis

----------- Generate clock_control -----------
2019.07.17.14:29:28 : clock_control.clock_control: Targeting device family: Cyclone 10 GX.
2019.07.17.14:29:28 : clock_control.clock_control: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
2019.07.17.14:29:28 : clock_control.clock_control: The register mode of port 'ena' is unavailable while 'ena' port not added. 
2019.07.17.14:29:28 Info: Deploying clock_control to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\clock_control.ip
2019.07.17.14:29:29 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:29:34 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/common/clock_control/clock_control_generation.rpt
2019.07.17.14:29:34 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:34 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:34 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\clock_control.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\clock_control" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:34 Info: clock_control.clock_control: Targeting device family: Cyclone 10 GX.
2019.07.17.14:29:34 Info: clock_control.clock_control: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
2019.07.17.14:29:34 Info: clock_control.clock_control: The register mode of port 'ena' is unavailable while 'ena' port not added. 
2019.07.17.14:29:34 Info: clock_control: "Transforming system: clock_control"
2019.07.17.14:29:34 Info: clock_control: "Naming system components in system: clock_control"
2019.07.17.14:29:34 Info: clock_control: "Processing generation queue"
2019.07.17.14:29:34 Info: clock_control: "Generating: clock_control"
2019.07.17.14:29:34 Info: clock_control: "Generating: clock_control_altclkctrl_181_bylxp4y"
2019.07.17.14:29:34 Info: clock_control: Generating top-level entity clock_control_altclkctrl_181_bylxp4y.
2019.07.17.14:29:34 Info: clock_control: Done "clock_control" with 2 modules, 2 files
2019.07.17.14:29:34 Info: qsys-generate succeeded.
2019.07.17.14:29:34 Info: Finished: Create HDL design files for synthesis

----------- Generate avalon_st_multiplexer -----------
2019.07.17.14:29:35 Info: Doing: qsys-script --script=avalon_st_multiplexer.tcl --quartus-project=none
2019.07.17.14:29:37 Info: create_system avalon_st_multiplexer
2019.07.17.14:29:37 Info: set_project_property DEVICE_FAMILY Cyclone 10 GX
2019.07.17.14:29:37 Info: set_project_property DEVICE 10CX220YF780E5G
2019.07.17.14:29:37 Info: set_project_property HIDE_FROM_IP_CATALOG false
2019.07.17.14:29:37 Info: set_use_testbench_naming_pattern false 
2019.07.17.14:29:37 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter HANDSHAKE
2019.07.17.14:29:37 Info: set_interconnect_requirement $system qsys_mm.enableEccProtection FALSE
2019.07.17.14:29:37 Info: set_interconnect_requirement $system qsys_mm.insertDefaultSlave FALSE
2019.07.17.14:29:37 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 1
2019.07.17.14:29:37 Info: add_component avalon_st_multiplexer_0 ip/avalon_st_multiplexer/avalon_st_multiplexer_0.ip multiplexer avalon_st_multiplexer_0
2019.07.17.14:29:40 Info: avalon_st_multiplexer_0: Generic Component instance footprint reloaded.
2019.07.17.14:29:40 Info: load_component avalon_st_multiplexer_0
2019.07.17.14:29:40 Info: set_component_parameter_value bitsPerSymbol 72
2019.07.17.14:29:40 Info: set_component_parameter_value errorWidth 0
2019.07.17.14:29:40 Info: set_component_parameter_value numInputInterfaces 2
2019.07.17.14:29:40 Info: set_component_parameter_value outChannelWidth 1
2019.07.17.14:29:40 Info: set_component_parameter_value packetScheduling 1
2019.07.17.14:29:40 Info: set_component_parameter_value schedulingSize 2
2019.07.17.14:29:40 Info: set_component_parameter_value symbolsPerBeat 1
2019.07.17.14:29:40 Info: set_component_parameter_value useHighBitsOfChannel 0
2019.07.17.14:29:40 Info: set_component_parameter_value usePackets 1
2019.07.17.14:29:40 Info: set_component_project_property HIDE_FROM_IP_CATALOG true
2019.07.17.14:29:40 Info: add_instantiation_interface clk clock INPUT
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value clk clockRate 0
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value clk externallyDriven false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value clk ptfSchematicName 
2019.07.17.14:29:40 Info: add_instantiation_interface_port clk clk clk 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface in0 avalon_streaming INPUT
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 associatedClock clk
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 associatedReset reset
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 beatsPerCycle 1
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 dataBitsPerSymbol 72
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 emptyWithinPacket false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 errorDescriptor 
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 firstSymbolInHighOrderBits true
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 highOrderSymbolAtMSB false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 maxChannel 0
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 packetDescription 
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 prSafe false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 readyLatency 0
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in0 symbolsPerBeat 1
2019.07.17.14:29:40 Info: add_instantiation_interface_port in0 in0_data data 72 standard logic vector Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port in0 in0_endofpacket endofpacket 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port in0 in0_ready ready 1 standard logic Output
2019.07.17.14:29:40 Info: add_instantiation_interface_port in0 in0_startofpacket startofpacket 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port in0 in0_valid valid 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface in1 avalon_streaming INPUT
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 associatedClock clk
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 associatedReset reset
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 beatsPerCycle 1
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 dataBitsPerSymbol 72
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 emptyWithinPacket false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 errorDescriptor 
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 firstSymbolInHighOrderBits true
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 highOrderSymbolAtMSB false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 maxChannel 0
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 packetDescription 
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 prSafe false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 readyLatency 0
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value in1 symbolsPerBeat 1
2019.07.17.14:29:40 Info: add_instantiation_interface_port in1 in1_data data 72 standard logic vector Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port in1 in1_endofpacket endofpacket 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port in1 in1_ready ready 1 standard logic Output
2019.07.17.14:29:40 Info: add_instantiation_interface_port in1 in1_startofpacket startofpacket 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port in1 in1_valid valid 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface out avalon_streaming OUTPUT
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out associatedClock clk
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out associatedReset reset
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out beatsPerCycle 1
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out dataBitsPerSymbol 72
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out emptyWithinPacket false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out errorDescriptor 
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out firstSymbolInHighOrderBits true
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out highOrderSymbolAtMSB false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out maxChannel 1
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out packetDescription 
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out prSafe false
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out readyLatency 0
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value out symbolsPerBeat 1
2019.07.17.14:29:40 Info: add_instantiation_interface_port out out_channel channel 1 standard logic Output
2019.07.17.14:29:40 Info: add_instantiation_interface_port out out_data data 72 standard logic vector Output
2019.07.17.14:29:40 Info: add_instantiation_interface_port out out_endofpacket endofpacket 1 standard logic Output
2019.07.17.14:29:40 Info: add_instantiation_interface_port out out_ready ready 1 standard logic Input
2019.07.17.14:29:40 Info: add_instantiation_interface_port out out_startofpacket startofpacket 1 standard logic Output
2019.07.17.14:29:40 Info: add_instantiation_interface_port out out_valid valid 1 standard logic Output
2019.07.17.14:29:40 Info: add_instantiation_interface reset reset INPUT
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value reset associatedClock clk
2019.07.17.14:29:40 Info: set_instantiation_interface_parameter_value reset synchronousEdges DEASSERT
2019.07.17.14:29:40 Info: add_instantiation_interface_port reset reset_n reset_n 1 standard logic Input
2019.07.17.14:29:40 Info: save_instantiation 
2019.07.17.14:29:40 Info: set_interface_property clk EXPORT_OF avalon_st_multiplexer_0.clk
2019.07.17.14:29:40 Info: set_interface_property multiplexer_in0 EXPORT_OF avalon_st_multiplexer_0.in0
2019.07.17.14:29:40 Info: set_interface_property multiplexer_in1 EXPORT_OF avalon_st_multiplexer_0.in1
2019.07.17.14:29:40 Info: set_interface_property multiplexer_out EXPORT_OF avalon_st_multiplexer_0.out
2019.07.17.14:29:40 Info: set_interface_property reset EXPORT_OF avalon_st_multiplexer_0.reset
2019.07.17.14:29:40 Info: sync_sysinfo_parameters 
2019.07.17.14:29:40 Info: Synchronizing System Information for avalon_st_multiplexer_0
2019.07.17.14:29:40 Info: save_system avalon_st_multiplexer.qsys
2019.07.17.14:29:40 Info: Info: All modules have been converted to Generic Components.
2019.07.17.14:29:41 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:29:45 Info: avalon_st_multiplexer: All Generic Component instances match their respective ip files.
2019.07.17.14:29:46 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/hdr/ip/avalon_st_multiplexer/avalon_st_multiplexer_0/avalon_st_multiplexer_0_generation.rpt
2019.07.17.14:29:46 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:46 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:46 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdr\ip\avalon_st_multiplexer\avalon_st_multiplexer_0.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdr\ip\avalon_st_multiplexer\avalon_st_multiplexer_0" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:46 Info: avalon_st_multiplexer_0: "Transforming system: avalon_st_multiplexer_0"
2019.07.17.14:29:46 Info: avalon_st_multiplexer_0: "Naming system components in system: avalon_st_multiplexer_0"
2019.07.17.14:29:46 Info: avalon_st_multiplexer_0: "Processing generation queue"
2019.07.17.14:29:46 Info: avalon_st_multiplexer_0: "Generating: avalon_st_multiplexer_0"
2019.07.17.14:29:46 Info: avalon_st_multiplexer_0: "Generating: avalon_st_multiplexer_0_multiplexer_181_oa4enca"
2019.07.17.14:29:46 Info: avalon_st_multiplexer_0: Done "avalon_st_multiplexer_0" with 2 modules, 2 files
2019.07.17.14:29:46 Info: qsys-generate succeeded.
2019.07.17.14:29:46 Info: Finished: Create HDL design files for synthesis
2019.07.17.14:29:46 Info: 
2019.07.17.14:29:46 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/hdr/avalon_st_multiplexer/avalon_st_multiplexer_generation.rpt
2019.07.17.14:29:46 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:46 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:46 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdr\avalon_st_multiplexer.qsys" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\hdr\avalon_st_multiplexer" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:46 Info: Loading hdr/avalon_st_multiplexer.qsys
2019.07.17.14:29:47 Info: Reading input file
2019.07.17.14:29:47 Info: Adding avalon_st_multiplexer_0 [altera_generic_component 1.0]
2019.07.17.14:29:47 Info: Parameterizing module avalon_st_multiplexer_0
2019.07.17.14:29:47 Info: Building connections
2019.07.17.14:29:47 Info: Parameterizing connections
2019.07.17.14:29:47 Info: Validating
2019.07.17.14:29:47 Info: Done reading input file
2019.07.17.14:29:47 Info: avalon_st_multiplexer: "Transforming system: avalon_st_multiplexer"
2019.07.17.14:29:47 Info: avalon_st_multiplexer: "Naming system components in system: avalon_st_multiplexer"
2019.07.17.14:29:47 Info: avalon_st_multiplexer: "Processing generation queue"
2019.07.17.14:29:47 Info: avalon_st_multiplexer: "Generating: avalon_st_multiplexer"
2019.07.17.14:29:47 Info: avalon_st_multiplexer: "Generating: avalon_st_multiplexer_0"
2019.07.17.14:29:47 Info: avalon_st_multiplexer: Done "avalon_st_multiplexer" with 2 modules, 1 files
2019.07.17.14:29:47 Info: qsys-generate succeeded.
2019.07.17.14:29:47 Info: Finished: Create HDL design files for synthesis

----------- Generate fifo -----------
2019.07.17.14:29:50 : fifo.fifo: Targeting device family: Cyclone 10 GX.
2019.07.17.14:29:50 : fifo.fifo: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
2019.07.17.14:29:50 : fifo.fifo: 'Output register option' is unavailable while using Dual-Clock FIFO.
2019.07.17.14:29:50 : fifo.fifo: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
2019.07.17.14:29:50 : fifo.fifo: Embedded set_false_path assignment is disabled.
2019.07.17.14:29:50 Info: Deploying fifo to C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\fifo.ip
2019.07.17.14:29:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2019.07.17.14:29:56 Info: Saving generation log to C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/common/fifo/fifo_generation.rpt
2019.07.17.14:29:56 Info: Generated by version: 18.1 build 222
2019.07.17.14:29:56 Info: Starting: Create HDL design files for synthesis
2019.07.17.14:29:56 Info: qsys-generate "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\fifo.ip" --synthesis=VERILOG --output-directory="C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\rtl\common\fifo" --family="Cyclone 10 GX" --part=10CX220YF780E5G
2019.07.17.14:29:56 Info: fifo.fifo: Targeting device family: Cyclone 10 GX.
2019.07.17.14:29:56 Info: fifo.fifo: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
2019.07.17.14:29:56 Info: fifo.fifo: 'Output register option' is unavailable while using Dual-Clock FIFO.
2019.07.17.14:29:56 Info: fifo.fifo: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
2019.07.17.14:29:56 Info: fifo.fifo: Embedded set_false_path assignment is disabled.
2019.07.17.14:29:56 Info: fifo: "Transforming system: fifo"
2019.07.17.14:29:56 Info: fifo: "Naming system components in system: fifo"
2019.07.17.14:29:56 Info: fifo: "Processing generation queue"
2019.07.17.14:29:56 Info: fifo: "Generating: fifo"
2019.07.17.14:29:56 Info: fifo: "Generating: fifo_fifo_181_rsldq6q"
2019.07.17.14:29:56 Info: fifo: Done "fifo" with 2 modules, 3 files
2019.07.17.14:29:56 Info: qsys-generate succeeded.
2019.07.17.14:29:56 Info: Finished: Create HDL design files for synthesis

----------- Create Quartus Project -----------
invalid command name "Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Jul 17 14:29:57 2019
Info: Command: quartus_sh -t create_proj.tcl
Info (23030): Evaluation of Tcl script create_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Wed Jul 17 14:30:00 2019
    Info: Elapsed time: 00:00:03"

----------- Creating software -----------
Authorized application C:\intelFPGA_pro\18.1\quartus\bin64\jtagserver.exe is enabled in the firewall.
]2;Altera Nios II EDS 18.1 [gcc4]nios2-bsp: Using C:/intelFPGA_pro/18.1/nios2eds/sdk2/bin/bsp-set-defaults.tcl to set system-dependent settings.
nios2-bsp: Creating new BSP because ./../software/tx_control_bsp/settings.bsp doesn't exist.
nios2-bsp: Running "nios2-bsp-create-settings --sopc ./../rtl/nios/nios.sopcinfo --type hal --settings ./../software/tx_control_bsp/settings.bsp --bsp-dir ./../software/tx_control_bsp --script C:/intelFPGA_pro/18.1/nios2eds/sdk2/bin/bsp-set-defaults.tcl  --set hal.enable_c_plus_plus 1 --set hal.enable_clean_exit 1 --set hal.enable_exit 1 --set hal.enable_gprof 0 --set hal.enable_lightweight_device_driver_api 0 --set hal.enable_mul_div_emulation 0 --set hal.enable_reduced_device_drivers 1 --set hal.enable_runtime_stack_checking 0 --set hal.enable_sim_optimize 0 --set hal.enable_small_c_library 1 --set hal.enable_sopc_sysid_check 1 --set hal.enable_sim_optimize false --set hal.make.bsp_cflags_optimization -O0 --set hal.linker.allow_code_at_reset 1 --set hal.linker.enable_alt_load 1 --set hal.linker.enable_alt_load_copy_exceptions 0 --set hal.linker.enable_alt_load_copy_rodata 0 --set hal.linker.enable_alt_load_copy_rwdata 1 --set hal.linker.enable_exception_stack 0 --set hal.linker.enable_interrupt_stack 0 --set hal.linker.exception_stack_memory_region_name cpu_ram --set hal.linker.interrupt_stack_memory_region_name cpu_ram --set hal.make.ignore_system_derived.debug_core_present 0 --set hal.make.ignore_system_derived.fpu_present 0 --set hal.make.ignore_system_derived.hardware_divide_present 0 --set hal.make.ignore_system_derived.hardware_fp_cust_inst_divider_present 0 --set hal.make.ignore_system_derived.hardware_fp_cust_inst_no_divider_present 0 --set hal.make.ignore_system_derived.hardware_multiplier_present 0 --set hal.make.ignore_system_derived.hardware_mulx_present 0 --set hal.make.ignore_system_derived.sopc_simulation_enabled 0 --set hal.make.ignore_system_derived.sopc_system_base_address 0 --set hal.make.ignore_system_derived.sopc_system_id 0 --set hal.make.ignore_system_derived.sopc_system_timestamp 0 --set hal.max_file_descriptors 32 --set hal.stderr jtag_uart_0 --set hal.stdin jtag_uart_0 --set hal.stdout jtag_uart_0 --set hal.sys_clk_timer wd_timer --set hal.timestamp_timer none"
INFO: Creating BSP settings file...
INFO: nios2-bsp-create-settings --sopc ./../rtl/nios/nios.sopcinfo --type hal --settings ./../software/tx_control_bsp/settings.bsp --bsp-dir ./../software/tx_control_bsp --script C:/intelFPGA_pro/18.1/nios2eds/sdk2/bin/bsp-set-defaults.tcl --set hal.enable_c_plus_plus 1 --set hal.enable_clean_exit 1 --set hal.enable_exit 1 --set hal.enable_gprof 0 --set hal.enable_lightweight_device_driver_api 0 --set hal.enable_mul_div_emulation 0 --set hal.enable_reduced_device_drivers 1 --set hal.enable_runtime_stack_checking 0 --set hal.enable_sim_optimize 0 --set hal.enable_small_c_library 1 --set hal.enable_sopc_sysid_check 1 --set hal.enable_sim_optimize false --set hal.make.bsp_cflags_optimization -O0 --set hal.linker.allow_code_at_reset 1 --set hal.linker.enable_alt_load 1 --set hal.linker.enable_alt_load_copy_exceptions 0 --set hal.linker.enable_alt_load_copy_rodata 0 --set hal.linker.enable_alt_load_copy_rwdata 1 --set hal.linker.enable_exception_stack 0 --set hal.linker.enable_interrupt_stack 0 --set hal.linker.exception_stack_memory_region_name cpu_ram --set hal.linker.interrupt_stack_memory_region_name cpu_ram --set hal.make.ignore_system_derived.debug_core_present 0 --set hal.make.ignore_system_derived.fpu_present 0 --set hal.make.ignore_system_derived.hardware_divide_present 0 --set hal.make.ignore_system_derived.hardware_fp_cust_inst_divider_present 0 --set hal.make.ignore_system_derived.hardware_fp_cust_inst_no_divider_present 0 --set hal.make.ignore_system_derived.hardware_multiplier_present 0 --set hal.make.ignore_system_derived.hardware_mulx_present 0 --set hal.make.ignore_system_derived.sopc_simulation_enabled 0 --set hal.make.ignore_system_derived.sopc_system_base_address 0 --set hal.make.ignore_system_derived.sopc_system_id 0 --set hal.make.ignore_system_derived.sopc_system_timestamp 0 --set hal.max_file_descriptors 32 --set hal.stderr jtag_uart_0 --set hal.stdin jtag_uart_0 --set hal.stdout jtag_uart_0 --set hal.sys_clk_timer wd_timer --set hal.timestamp_timer none 
INFO: Initializing SOPC project local software IP
INFO: [Info] <b>C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/nios/*</b> matched 24 files in 0.00 seconds
INFO: [Info] <b>C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/nios/*/*_sw.tcl</b> matched 0 files in 0.00 seconds
INFO: [Info] <b>C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/nios/ip/**/*_sw.tcl</b> matched 0 files in 0.00 seconds
INFO: [Info] <b>C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/rtl/ip/**/*_sw.tcl</b> matched 0 files in 0.06 seconds
INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds
INFO: Searching for BSP components with category: driver_element
INFO: Searching for BSP components with category: software_package_element
INFO: Loading drivers from ensemble report. 
INFO: Finished loading drivers from ensemble report.
INFO: Tcl message: "STDIO character device is jtag_uart_0"
INFO: Tcl message: "System timer device is wd_timer"
INFO: Tcl message: "Default linker sections mapped to cpu_ram"
INFO: Tcl message: "No bootloader located at the reset address."
INFO: Tcl message: "Application ELF allowed to contain code at the reset address."
INFO: Tcl message: "The alt_load() facility is enabled."
INFO: Tcl message: "The .rwdata section is copied into RAM by alt_load()."
INFO: Default memory regions will not be persisted in BSP Settings File.
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\settings.bsp"
INFO: BSP settings file was created at location "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\settings.bsp".
INFO: Generating BSP files...
INFO: Generating BSP files in "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp"
INFO: Default memory regions will not be persisted in BSP Settings File.
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\settings.bsp"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\summary.html"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\system.h"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\alt_sys_init.c"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\mem_init.mk"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\public.mk"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\Makefile"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\linker.x"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\linker.h"
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp\memory.gdb"
INFO: Finished generating BSP files. Total time taken = 2 seconds
INFO: BSP files generated in "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control_bsp"
INFO: nios2-app-generate-makefile --app-dir ./../software/tx_control --bsp-dir ./../software/tx_control_bsp --elf-name tx_control.elf --src-rdir ./../software/tx_control --set APP_CFLAGS_OPTIMIZATION -O0 
INFO: Generating application makefile
INFO: Generated file "C:\Users\SJ Song\AppData\Local\Temp\alt8094_8377501137977775281.dir\0002_hdmi_0_gen\software\tx_control\Makefile"
INFO: Application makefile generated
make: Entering directory `C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/software/tx_control'
Info: Compiling i2c.c to obj/default/./i2c.o
nios2-elf-gcc -xc -MP -MMD -c -I../tx_control_bsp/HAL/inc -I../tx_control_bsp -I../tx_control_bsp/drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/./i2c.o i2c.c
Info: Compiling main.c to obj/default/./main.o
nios2-elf-gcc -xc -MP -MMD -c -I../tx_control_bsp/HAL/inc -I../tx_control_bsp -I../tx_control_bsp/drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/./main.o main.c
Info: Compiling ti_i2c.c to obj/default/./ti_i2c.o
nios2-elf-gcc -xc -MP -MMD -c -I../tx_control_bsp/HAL/inc -I../tx_control_bsp -I../tx_control_bsp/drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/./ti_i2c.o ti_i2c.c
Info: Compiling xcvr_gpll_rcfg.c to obj/default/./xcvr_gpll_rcfg.o
nios2-elf-gcc -xc -MP -MMD -c -I../tx_control_bsp/HAL/inc -I../tx_control_bsp -I../tx_control_bsp/drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/./xcvr_gpll_rcfg.o xcvr_gpll_rcfg.c
Info: Building ../tx_control_bsp
C:/intelFPGA_pro/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../tx_control_bsp
Compiling alt_alarm_start.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_alarm_start.o HAL/src/alt_alarm_start.c
Compiling alt_busy_sleep.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_busy_sleep.o HAL/src/alt_busy_sleep.c
Compiling alt_close.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_close.o HAL/src/alt_close.c
Compiling alt_dcache_flush.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush.o HAL/src/alt_dcache_flush.c
Compiling alt_dcache_flush_all.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src/alt_dcache_flush_all.c
Compiling alt_dcache_flush_no_writeback.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_no_writeback.o HAL/src/alt_dcache_flush_no_writeback.c
Compiling alt_dev.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dev.o HAL/src/alt_dev.c
Compiling alt_dev_llist_insert.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dev_llist_insert.o HAL/src/alt_dev_llist_insert.c
Compiling alt_dma_rxchan_open.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dma_rxchan_open.o HAL/src/alt_dma_rxchan_open.c
Compiling alt_dma_txchan_open.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dma_txchan_open.o HAL/src/alt_dma_txchan_open.c
Compiling alt_do_ctors.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_do_ctors.o HAL/src/alt_do_ctors.c
Compiling alt_do_dtors.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_do_dtors.o HAL/src/alt_do_dtors.c
Compiling alt_ecc_fatal_entry.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_ecc_fatal_entry.o HAL/src/alt_ecc_fatal_entry.S
Compiling alt_ecc_fatal_exception.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_ecc_fatal_exception.o HAL/src/alt_ecc_fatal_exception.c
Compiling alt_env_lock.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_env_lock.o HAL/src/alt_env_lock.c
Compiling alt_environ.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_environ.o HAL/src/alt_environ.c
Compiling alt_errno.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_errno.o HAL/src/alt_errno.c
Compiling alt_exception_entry.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_exception_entry.o HAL/src/alt_exception_entry.S
Compiling alt_exception_muldiv.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_exception_muldiv.o HAL/src/alt_exception_muldiv.S
Compiling alt_exception_trap.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_exception_trap.o HAL/src/alt_exception_trap.S
Compiling alt_execve.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_execve.o HAL/src/alt_execve.c
Compiling alt_exit.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_exit.o HAL/src/alt_exit.c
Compiling alt_fcntl.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_fcntl.o HAL/src/alt_fcntl.c
Compiling alt_fd_lock.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_fd_lock.o HAL/src/alt_fd_lock.c
Compiling alt_fd_unlock.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_fd_unlock.o HAL/src/alt_fd_unlock.c
Compiling alt_find_dev.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_find_dev.o HAL/src/alt_find_dev.c
Compiling alt_find_file.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_find_file.o HAL/src/alt_find_file.c
Compiling alt_flash_dev.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_flash_dev.o HAL/src/alt_flash_dev.c
Compiling alt_fork.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_fork.o HAL/src/alt_fork.c
Compiling alt_fs_reg.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_fs_reg.o HAL/src/alt_fs_reg.c
Compiling alt_fstat.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_fstat.o HAL/src/alt_fstat.c
Compiling alt_get_fd.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_get_fd.o HAL/src/alt_get_fd.c
Compiling alt_getchar.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_getchar.o HAL/src/alt_getchar.c
Compiling alt_getpid.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_getpid.o HAL/src/alt_getpid.c
Compiling alt_gettod.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_gettod.o HAL/src/alt_gettod.c
Compiling alt_gmon.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_gmon.o HAL/src/alt_gmon.c
Compiling alt_icache_flush.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush.o HAL/src/alt_icache_flush.c
Compiling alt_icache_flush_all.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src/alt_icache_flush_all.c
Compiling alt_iic.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_iic.o HAL/src/alt_iic.c
Compiling alt_iic_isr_register.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_iic_isr_register.o HAL/src/alt_iic_isr_register.c
Compiling alt_instruction_exception_entry.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_instruction_exception_entry.o HAL/src/alt_instruction_exception_entry.c
Compiling alt_instruction_exception_register.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_instruction_exception_register.o HAL/src/alt_instruction_exception_register.c
Compiling alt_io_redirect.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_io_redirect.o HAL/src/alt_io_redirect.c
Compiling alt_ioctl.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_ioctl.o HAL/src/alt_ioctl.c
Compiling alt_irq_entry.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_irq_entry.o HAL/src/alt_irq_entry.S
Compiling alt_irq_handler.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_irq_handler.o HAL/src/alt_irq_handler.c
Compiling alt_irq_register.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_irq_register.o HAL/src/alt_irq_register.c
Compiling alt_irq_vars.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_irq_vars.o HAL/src/alt_irq_vars.c
Compiling alt_isatty.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_isatty.o HAL/src/alt_isatty.c
Compiling alt_kill.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_kill.o HAL/src/alt_kill.c
Compiling alt_link.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_link.o HAL/src/alt_link.c
Compiling alt_load.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src/alt_load.c
Compiling alt_log_macro.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_log_macro.o HAL/src/alt_log_macro.S
Compiling alt_log_printf.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_log_printf.o HAL/src/alt_log_printf.c
Compiling alt_lseek.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_lseek.o HAL/src/alt_lseek.c
Compiling alt_main.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src/alt_main.c
Compiling alt_malloc_lock.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_malloc_lock.o HAL/src/alt_malloc_lock.c
Compiling alt_mcount.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_mcount.o HAL/src/alt_mcount.S
Compiling alt_open.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_open.o HAL/src/alt_open.c
Compiling alt_printf.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_printf.o HAL/src/alt_printf.c
Compiling alt_putchar.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_putchar.o HAL/src/alt_putchar.c
Compiling alt_putcharbuf.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_putcharbuf.o HAL/src/alt_putcharbuf.c
Compiling alt_putstr.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_putstr.o HAL/src/alt_putstr.c
Compiling alt_read.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_read.o HAL/src/alt_read.c
Compiling alt_release_fd.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_release_fd.o HAL/src/alt_release_fd.c
Compiling alt_remap_cached.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_remap_cached.o HAL/src/alt_remap_cached.c
Compiling alt_remap_uncached.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_remap_uncached.o HAL/src/alt_remap_uncached.c
Compiling alt_rename.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_rename.o HAL/src/alt_rename.c
Compiling alt_sbrk.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_sbrk.o HAL/src/alt_sbrk.c
Compiling alt_settod.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_settod.o HAL/src/alt_settod.c
Compiling alt_software_exception.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/alt_software_exception.o HAL/src/alt_software_exception.S
Compiling alt_stat.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_stat.o HAL/src/alt_stat.c
Compiling alt_tick.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_tick.o HAL/src/alt_tick.c
Compiling alt_times.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_times.o HAL/src/alt_times.c
Compiling alt_uncached_free.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_uncached_free.o HAL/src/alt_uncached_free.c
Compiling alt_uncached_malloc.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_uncached_malloc.o HAL/src/alt_uncached_malloc.c
Compiling alt_unlink.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_unlink.o HAL/src/alt_unlink.c
Compiling alt_usleep.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_usleep.o HAL/src/alt_usleep.c
Compiling alt_wait.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_wait.o HAL/src/alt_wait.c
Compiling alt_write.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_write.o HAL/src/alt_write.c
Compiling altera_nios2_gen2_irq.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_gen2_irq.o HAL/src/altera_nios2_gen2_irq.c
Compiling crt0.S...
nios2-elf-gcc -MP -MMD -c   -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src/crt0.S
Compiling alt_sys_init.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/alt_sys_init.o alt_sys_init.c
Compiling altera_avalon_jtag_uart_fd.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_jtag_uart_fd.o drivers/src/altera_avalon_jtag_uart_fd.c
Compiling altera_avalon_jtag_uart_init.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_jtag_uart_init.o drivers/src/altera_avalon_jtag_uart_init.c
Compiling altera_avalon_jtag_uart_ioctl.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_jtag_uart_ioctl.o drivers/src/altera_avalon_jtag_uart_ioctl.c
Compiling altera_avalon_jtag_uart_read.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_jtag_uart_read.o drivers/src/altera_avalon_jtag_uart_read.c
Compiling altera_avalon_jtag_uart_write.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_jtag_uart_write.o drivers/src/altera_avalon_jtag_uart_write.c
Compiling altera_avalon_sysid_qsys.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_sysid_qsys.o drivers/src/altera_avalon_sysid_qsys.c
Compiling altera_avalon_timer_sc.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_timer_sc.o drivers/src/altera_avalon_timer_sc.c
Compiling altera_avalon_timer_ts.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_timer_ts.o drivers/src/altera_avalon_timer_ts.c
Compiling altera_avalon_timer_vars.c...
nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall -Wformat-security  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/drivers/src/altera_avalon_timer_vars.o drivers/src/altera_avalon_timer_vars.c
Creating libhal_bsp.a...
rm -f -f libhal_bsp.a
nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_alarm_start.o obj/HAL/src/alt_busy_sleep.o obj/HAL/src/alt_close.o obj/HAL/src/alt_dcache_flush.o obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_dcache_flush_no_writeback.o obj/HAL/src/alt_dev.o obj/HAL/src/alt_dev_llist_insert.o obj/HAL/src/alt_dma_rxchan_open.o obj/HAL/src/alt_dma_txchan_open.o obj/HAL/src/alt_do_ctors.o obj/HAL/src/alt_do_dtors.o obj/HAL/src/alt_ecc_fatal_entry.o obj/HAL/src/alt_ecc_fatal_exception.o obj/HAL/src/alt_env_lock.o obj/HAL/src/alt_environ.o obj/HAL/src/alt_errno.o obj/HAL/src/alt_exception_entry.o obj/HAL/src/alt_exception_muldiv.o obj/HAL/src/alt_exception_trap.o obj/HAL/src/alt_execve.o obj/HAL/src/alt_exit.o obj/HAL/src/alt_fcntl.o obj/HAL/src/alt_fd_lock.o obj/HAL/src/alt_fd_unlock.o obj/HAL/src/alt_find_dev.o obj/HAL/src/alt_find_file.o obj/HAL/src/alt_flash_dev.o obj/HAL/src/alt_fork.o obj/HAL/src/alt_fs_reg.o obj/HAL/src/alt_fstat.o obj/HAL/src/alt_get_fd.o obj/HAL/src/alt_getchar.o obj/HAL/src/alt_getpid.o obj/HAL/src/alt_gettod.o obj/HAL/src/alt_gmon.o obj/HAL/src/alt_icache_flush.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_iic.o obj/HAL/src/alt_iic_isr_register.o obj/HAL/src/alt_instruction_exception_entry.o obj/HAL/src/alt_instruction_exception_register.o obj/HAL/src/alt_io_redirect.o obj/HAL/src/alt_ioctl.o obj/HAL/src/alt_irq_entry.o obj/HAL/src/alt_irq_handler.o obj/HAL/src/alt_irq_register.o obj/HAL/src/alt_irq_vars.o obj/HAL/src/alt_isatty.o obj/HAL/src/alt_kill.o obj/HAL/src/alt_link.o obj/HAL/src/alt_load.o obj/HAL/src/alt_log_macro.o obj/HAL/src/alt_log_printf.o obj/HAL/src/alt_lseek.o obj/HAL/src/alt_main.o obj/HAL/src/alt_malloc_lock.o obj/HAL/src/alt_mcount.o obj/HAL/src/alt_open.o obj/HAL/src/alt_printf.o obj/HAL/src/alt_putchar.o obj/HAL/src/alt_putcharbuf.o obj/HAL/src/alt_putstr.o obj/HAL/src/alt_read.o obj/HAL/src/alt_release_fd.o obj/HAL/src/alt_remap_cached.o obj/HAL/src/alt_remap_uncached.o obj/HAL/src/alt_rename.o obj/HAL/src/alt_sbrk.o obj/HAL/src/alt_settod.o obj/HAL/src/alt_software_exception.o obj/HAL/src/alt_stat.o obj/HAL/src/alt_tick.o obj/HAL/src/alt_times.o obj/HAL/src/alt_uncached_free.o obj/HAL/src/alt_uncached_malloc.o obj/HAL/src/alt_unlink.o obj/HAL/src/alt_usleep.o obj/HAL/src/alt_wait.o obj/HAL/src/alt_write.o obj/HAL/src/altera_nios2_gen2_irq.o obj/HAL/src/crt0.o obj/alt_sys_init.o obj/drivers/src/altera_avalon_jtag_uart_fd.o obj/drivers/src/altera_avalon_jtag_uart_init.o obj/drivers/src/altera_avalon_jtag_uart_ioctl.o obj/drivers/src/altera_avalon_jtag_uart_read.o obj/drivers/src/altera_avalon_jtag_uart_write.o obj/drivers/src/altera_avalon_sysid_qsys.o obj/drivers/src/altera_avalon_timer_sc.o obj/drivers/src/altera_avalon_timer_ts.o obj/drivers/src/altera_avalon_timer_vars.o
[BSP build complete]
Info: Linking tx_control.elf
nios2-elf-g++  -T'../tx_control_bsp/linker.x' -msys-crt0='../tx_control_bsp/obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../tx_control_bsp  -msmallc  -Wl,-Map=tx_control.map   -O0 -g -Wall -Wformat-security   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o tx_control.elf obj/default/./i2c.o obj/default/./main.o obj/default/./ti_i2c.o obj/default/./xcvr_gpll_rcfg.o -lm -msys-lib=m
nios2-elf-insert tx_control.elf --thread_model hal --cpu_name cpu --qsys true --simulation_enabled false --id 0 --sidp 0x428f0 --timestamp 0 --stderr_dev jtag_uart_0 --stdin_dev jtag_uart_0 --stdout_dev jtag_uart_0 --sopc_system_name nios
Info: (tx_control.elf) 21 KBytes program size (code + initialized data).
Info:                  94 KBytes free for stack + heap.
Post-processing to create mem_init/nios_cpu_ram_cpu_ram.hex...
elf2hex tx_control.elf 0x00020000 0x0003d4bf --width=32 --little-endian-mem --create-lanes=0 mem_init/nios_cpu_ram_cpu_ram.hex
Post-processing to create mem_init/hdl_sim/nios_cpu_ram_cpu_ram.dat...
elf2dat --infile=tx_control.elf --outfile=mem_init/hdl_sim/nios_cpu_ram_cpu_ram.dat \
		--base=0x00020000 --end=0x0003d4bf --width=32 \
		--little-endian-mem --create-lanes=0 
Post-processing to create mem_init/hdl_sim/nios_cpu_ram_cpu_ram.sym...
nios2-elf-nm -n tx_control.elf > mem_init/hdl_sim/nios_cpu_ram_cpu_ram.sym
Post-processing to create mem_init/meminit.spd...
Post-processing to create mem_init/meminit.qip...
make: Leaving directory `C:/Users/SJ Song/AppData/Local/Temp/alt8094_8377501137977775281.dir/0002_hdmi_0_gen/software/tx_control'
i2c.c: In function 'i2c_read_page':
i2c.c:98:1: warning: control reaches end of non-void function [-Wreturn-type]
 }
 ^
