;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 132078
Time = 15.07
CyclesPerSecond = 8766

; Dispatch stage
Dispatch.Uop.nop = 153
Dispatch.Uop.move = 2905
Dispatch.Uop.add = 7119
Dispatch.Uop.sub = 8815
Dispatch.Uop.mult = 20
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 16039
Dispatch.Uop.and = 3573
Dispatch.Uop.or = 411
Dispatch.Uop.xor = 1135
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 437
Dispatch.Uop.sign = 34
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 10155
Dispatch.Uop.store = 6188
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 592
Dispatch.Uop.ret = 458
Dispatch.Uop.jump = 546
Dispatch.Uop.branch = 7362
Dispatch.Uop.ibranch = 728
Dispatch.Uop.syscall = 28
Dispatch.Integer = 34905
Dispatch.Logic = 5598
Dispatch.FloatingPoint = 0
Dispatch.Memory = 16343
Dispatch.Ctrl = 9686
Dispatch.WndSwitch = 1050
Dispatch.Total = 66713
Dispatch.IPC = 0.5051
Dispatch.DutyCycle = 0.1263

; Issue stage
Issue.Uop.nop = 98
Issue.Uop.move = 2419
Issue.Uop.add = 6478
Issue.Uop.sub = 7614
Issue.Uop.mult = 19
Issue.Uop.div = 6
Issue.Uop.effaddr = 13977
Issue.Uop.and = 2894
Issue.Uop.or = 323
Issue.Uop.xor = 917
Issue.Uop.not = 3
Issue.Uop.shift = 348
Issue.Uop.sign = 18
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 8306
Issue.Uop.store = 4387
Issue.Uop.prefetch = 0
Issue.Uop.call = 502
Issue.Uop.ret = 391
Issue.Uop.jump = 486
Issue.Uop.branch = 6018
Issue.Uop.ibranch = 681
Issue.Uop.syscall = 27
Issue.Integer = 30513
Issue.Logic = 4503
Issue.FloatingPoint = 0
Issue.Memory = 12693
Issue.Ctrl = 8078
Issue.WndSwitch = 893
Issue.Total = 55912
Issue.IPC = 0.4233
Issue.DutyCycle = 0.1058

; Commit stage
Commit.Uop.nop = 3
Commit.Uop.move = 1995
Commit.Uop.add = 5368
Commit.Uop.sub = 6735
Commit.Uop.mult = 19
Commit.Uop.div = 6
Commit.Uop.effaddr = 11600
Commit.Uop.and = 2735
Commit.Uop.or = 314
Commit.Uop.xor = 815
Commit.Uop.not = 3
Commit.Uop.shift = 319
Commit.Uop.sign = 18
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 7534
Commit.Uop.store = 4387
Commit.Uop.prefetch = 0
Commit.Uop.call = 379
Commit.Uop.ret = 374
Commit.Uop.jump = 336
Commit.Uop.branch = 5858
Commit.Uop.ibranch = 444
Commit.Uop.syscall = 21
Commit.Integer = 25723
Commit.Logic = 4204
Commit.FloatingPoint = 0
Commit.Memory = 11921
Commit.Ctrl = 7391
Commit.WndSwitch = 753
Commit.Total = 49263
Commit.IPC = 0.373
Commit.DutyCycle = 0.09325

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 7391
Commit.Squashed = 17450
Commit.Mispred = 1218
Commit.PredAcc = 0.8352


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 14092
fu.IntAdd.Denied = 105
fu.IntAdd.WaitingTime = 0.01327
fu.IntMult.Accesses = 19
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 13977
fu.EffAddr.Denied = 2476
fu.EffAddr.WaitingTime = 0.168
fu.Logic.Accesses = 4503
fu.Logic.Denied = 43
fu.Logic.WaitingTime = 0.03042
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 35221
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 14513
Reuse Percentage = 41.21%
Trivial Instructions = 8
Trivial Percentage = 0.02%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     14810 |             sub |         79 |         79 |                x - x
     53587 |             sub |         18 |         18 |                x - x
     53960 |             sub |          8 |          8 |                x - x
     53961 |             sub |         22 |         22 |                x - x
     79807 |             sub |         41 |         41 |                x - x
     79808 |             sub |         73 |         73 |                x - x
     91651 |             sub |         57 |         57 |                x - x
     93491 |             sub |         26 |         26 |                x - x
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 46
Correct Predictions: 3
Confident Predictions: 0
Correct Confident Predictions: 3
Overall Accuracy: 6.52174%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 763
Correct Predictions: 206
Confident Predictions: 204
Correct Confident Predictions: 47
Overall Accuracy: 26.9987%
Confident Predictions Accuracy: 23.0392%

Reuse Queue Size = 64
Reuse Queue Current Size = 64

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 49263
Dispatch.Stall.spec = 17450
Dispatch.Stall.uop_queue = 382868
Dispatch.Stall.rob = 66264
Dispatch.Stall.iq = 11811
Dispatch.Stall.lsq = 53
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 159

; Dispatch stage
Dispatch.Uop.nop = 153
Dispatch.Uop.move = 2905
Dispatch.Uop.add = 7119
Dispatch.Uop.sub = 8815
Dispatch.Uop.mult = 20
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 16039
Dispatch.Uop.and = 3573
Dispatch.Uop.or = 411
Dispatch.Uop.xor = 1135
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 437
Dispatch.Uop.sign = 34
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 10155
Dispatch.Uop.store = 6188
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 592
Dispatch.Uop.ret = 458
Dispatch.Uop.jump = 546
Dispatch.Uop.branch = 7362
Dispatch.Uop.ibranch = 728
Dispatch.Uop.syscall = 28
Dispatch.Integer = 34905
Dispatch.Logic = 5598
Dispatch.FloatingPoint = 0
Dispatch.Memory = 16343
Dispatch.Ctrl = 9686
Dispatch.WndSwitch = 1050
Dispatch.Total = 66713
Dispatch.IPC = 0.5051
Dispatch.DutyCycle = 0.1263

; Issue stage
Issue.Uop.nop = 98
Issue.Uop.move = 2419
Issue.Uop.add = 6478
Issue.Uop.sub = 7614
Issue.Uop.mult = 19
Issue.Uop.div = 6
Issue.Uop.effaddr = 13977
Issue.Uop.and = 2894
Issue.Uop.or = 323
Issue.Uop.xor = 917
Issue.Uop.not = 3
Issue.Uop.shift = 348
Issue.Uop.sign = 18
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 8306
Issue.Uop.store = 4387
Issue.Uop.prefetch = 0
Issue.Uop.call = 502
Issue.Uop.ret = 391
Issue.Uop.jump = 486
Issue.Uop.branch = 6018
Issue.Uop.ibranch = 681
Issue.Uop.syscall = 27
Issue.Integer = 30513
Issue.Logic = 4503
Issue.FloatingPoint = 0
Issue.Memory = 12693
Issue.Ctrl = 8078
Issue.WndSwitch = 893
Issue.Total = 55912
Issue.IPC = 0.4233
Issue.DutyCycle = 0.1058

; Commit stage
Commit.Uop.nop = 3
Commit.Uop.move = 1995
Commit.Uop.add = 5368
Commit.Uop.sub = 6735
Commit.Uop.mult = 19
Commit.Uop.div = 6
Commit.Uop.effaddr = 11600
Commit.Uop.and = 2735
Commit.Uop.or = 314
Commit.Uop.xor = 815
Commit.Uop.not = 3
Commit.Uop.shift = 319
Commit.Uop.sign = 18
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 7534
Commit.Uop.store = 4387
Commit.Uop.prefetch = 0
Commit.Uop.call = 379
Commit.Uop.ret = 374
Commit.Uop.jump = 336
Commit.Uop.branch = 5858
Commit.Uop.ibranch = 444
Commit.Uop.syscall = 21
Commit.Integer = 25723
Commit.Logic = 4204
Commit.FloatingPoint = 0
Commit.Memory = 11921
Commit.Ctrl = 7391
Commit.WndSwitch = 753
Commit.Total = 49263
Commit.IPC = 0.373
Commit.DutyCycle = 0.09325

; Committed branches
Commit.Branches = 7391
Commit.Squashed = 17450
Commit.Mispred = 1218
Commit.PredAcc = 0.8352

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 153
Dispatch.Uop.move = 2905
Dispatch.Uop.add = 7119
Dispatch.Uop.sub = 8815
Dispatch.Uop.mult = 20
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 16039
Dispatch.Uop.and = 3573
Dispatch.Uop.or = 411
Dispatch.Uop.xor = 1135
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 437
Dispatch.Uop.sign = 34
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 10155
Dispatch.Uop.store = 6188
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 592
Dispatch.Uop.ret = 458
Dispatch.Uop.jump = 546
Dispatch.Uop.branch = 7362
Dispatch.Uop.ibranch = 728
Dispatch.Uop.syscall = 28
Dispatch.Integer = 34905
Dispatch.Logic = 5598
Dispatch.FloatingPoint = 0
Dispatch.Memory = 16343
Dispatch.Ctrl = 9686
Dispatch.WndSwitch = 1050
Dispatch.Total = 66713
Dispatch.IPC = 0.5051
Dispatch.DutyCycle = 0.1263

; Issue stage
Issue.Uop.nop = 98
Issue.Uop.move = 2419
Issue.Uop.add = 6478
Issue.Uop.sub = 7614
Issue.Uop.mult = 19
Issue.Uop.div = 6
Issue.Uop.effaddr = 13977
Issue.Uop.and = 2894
Issue.Uop.or = 323
Issue.Uop.xor = 917
Issue.Uop.not = 3
Issue.Uop.shift = 348
Issue.Uop.sign = 18
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 8306
Issue.Uop.store = 4387
Issue.Uop.prefetch = 0
Issue.Uop.call = 502
Issue.Uop.ret = 391
Issue.Uop.jump = 486
Issue.Uop.branch = 6018
Issue.Uop.ibranch = 681
Issue.Uop.syscall = 27
Issue.Integer = 30513
Issue.Logic = 4503
Issue.FloatingPoint = 0
Issue.Memory = 12693
Issue.Ctrl = 8078
Issue.WndSwitch = 893
Issue.Total = 55912
Issue.IPC = 0.4233
Issue.DutyCycle = 0.1058

; Commit stage
Commit.Uop.nop = 3
Commit.Uop.move = 1995
Commit.Uop.add = 5368
Commit.Uop.sub = 6735
Commit.Uop.mult = 19
Commit.Uop.div = 6
Commit.Uop.effaddr = 11600
Commit.Uop.and = 2735
Commit.Uop.or = 314
Commit.Uop.xor = 815
Commit.Uop.not = 3
Commit.Uop.shift = 319
Commit.Uop.sign = 18
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 7534
Commit.Uop.store = 4387
Commit.Uop.prefetch = 0
Commit.Uop.call = 379
Commit.Uop.ret = 374
Commit.Uop.jump = 336
Commit.Uop.branch = 5858
Commit.Uop.ibranch = 444
Commit.Uop.syscall = 21
Commit.Integer = 25723
Commit.Logic = 4204
Commit.FloatingPoint = 0
Commit.Memory = 11921
Commit.Ctrl = 7391
Commit.WndSwitch = 753
Commit.Total = 49263
Commit.IPC = 0.373
Commit.DutyCycle = 0.09325

; Committed branches
Commit.Branches = 7391
Commit.Squashed = 17450
Commit.Mispred = 1218
Commit.PredAcc = 0.8352

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 49263
ROB.Writes = 66713
IQ.Size = 40
IQ.Reads = 43219
IQ.Writes = 50370
LSQ.Size = 20
LSQ.Reads = 12693
LSQ.Writes = 16343
RF_Int.Size = 80
RF_Int.Reads = 65748
RF_Int.Writes = 42067
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 79262
RAT.IntWrites = 44431
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 8135
BTB.Writes = 7391

