{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425021885161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425021885161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 15:24:44 2015 " "Processing started: Fri Feb 27 15:24:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425021885161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1425021885161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb Add_Frame -c Add_Frame --incremental_compilation_export=Add_Frame.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=on --incremental_compilation_export_post_fit=on --incremental_compilation_export_routing=on --incremental_compilation_export_flatten=on " "Command: quartus_cdb Add_Frame -c Add_Frame --incremental_compilation_export=Add_Frame.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=on --incremental_compilation_export_post_fit=on --incremental_compilation_export_routing=on --incremental_compilation_export_flatten=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1425021885161 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[16\] " "Node Avalon_MM_Slave_writedata\[16\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[17\] " "Node Avalon_MM_Slave_writedata\[17\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[18\] " "Node Avalon_MM_Slave_writedata\[18\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[19\] " "Node Avalon_MM_Slave_writedata\[19\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[20\] " "Node Avalon_MM_Slave_writedata\[20\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[21\] " "Node Avalon_MM_Slave_writedata\[21\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[22\] " "Node Avalon_MM_Slave_writedata\[22\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[23\] " "Node Avalon_MM_Slave_writedata\[23\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[24\] " "Node Avalon_MM_Slave_writedata\[24\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[25\] " "Node Avalon_MM_Slave_writedata\[25\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[26\] " "Node Avalon_MM_Slave_writedata\[26\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[27\] " "Node Avalon_MM_Slave_writedata\[27\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[28\] " "Node Avalon_MM_Slave_writedata\[28\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[29\] " "Node Avalon_MM_Slave_writedata\[29\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[30\] " "Node Avalon_MM_Slave_writedata\[30\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[31\] " "Node Avalon_MM_Slave_writedata\[31\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_ready " "Node Avalon_ST_Sink_ready is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[0\] " "Node Avalon_ST_Source_data\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[1\] " "Node Avalon_ST_Source_data\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[2\] " "Node Avalon_ST_Source_data\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[3\] " "Node Avalon_ST_Source_data\[3\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[4\] " "Node Avalon_ST_Source_data\[4\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[5\] " "Node Avalon_ST_Source_data\[5\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[6\] " "Node Avalon_ST_Source_data\[6\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[7\] " "Node Avalon_ST_Source_data\[7\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[8\] " "Node Avalon_ST_Source_data\[8\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[9\] " "Node Avalon_ST_Source_data\[9\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[10\] " "Node Avalon_ST_Source_data\[10\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[11\] " "Node Avalon_ST_Source_data\[11\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[12\] " "Node Avalon_ST_Source_data\[12\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[13\] " "Node Avalon_ST_Source_data\[13\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[14\] " "Node Avalon_ST_Source_data\[14\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[15\] " "Node Avalon_ST_Source_data\[15\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[16\] " "Node Avalon_ST_Source_data\[16\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[17\] " "Node Avalon_ST_Source_data\[17\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[18\] " "Node Avalon_ST_Source_data\[18\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[19\] " "Node Avalon_ST_Source_data\[19\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[20\] " "Node Avalon_ST_Source_data\[20\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[21\] " "Node Avalon_ST_Source_data\[21\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[22\] " "Node Avalon_ST_Source_data\[22\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[23\] " "Node Avalon_ST_Source_data\[23\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_endofpacket " "Node Avalon_ST_Source_endofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 22 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_startofpacket " "Node Avalon_ST_Source_startofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_valid " "Node Avalon_ST_Source_valid is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_ready " "Node Avalon_ST_Source_ready is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[0\] " "Node Avalon_ST_Sink_data\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[1\] " "Node Avalon_ST_Sink_data\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[2\] " "Node Avalon_ST_Sink_data\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[3\] " "Node Avalon_ST_Sink_data\[3\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[4\] " "Node Avalon_ST_Sink_data\[4\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[5\] " "Node Avalon_ST_Sink_data\[5\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[6\] " "Node Avalon_ST_Sink_data\[6\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[7\] " "Node Avalon_ST_Sink_data\[7\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[8\] " "Node Avalon_ST_Sink_data\[8\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[9\] " "Node Avalon_ST_Sink_data\[9\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[10\] " "Node Avalon_ST_Sink_data\[10\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[11\] " "Node Avalon_ST_Sink_data\[11\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[12\] " "Node Avalon_ST_Sink_data\[12\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[13\] " "Node Avalon_ST_Sink_data\[13\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[14\] " "Node Avalon_ST_Sink_data\[14\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[15\] " "Node Avalon_ST_Sink_data\[15\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[16\] " "Node Avalon_ST_Sink_data\[16\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[17\] " "Node Avalon_ST_Sink_data\[17\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[18\] " "Node Avalon_ST_Sink_data\[18\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[19\] " "Node Avalon_ST_Sink_data\[19\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[20\] " "Node Avalon_ST_Sink_data\[20\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[21\] " "Node Avalon_ST_Sink_data\[21\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[22\] " "Node Avalon_ST_Sink_data\[22\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[23\] " "Node Avalon_ST_Sink_data\[23\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_endofpacket " "Node Avalon_ST_Sink_endofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 17 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_startofpacket " "Node Avalon_ST_Sink_startofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 19 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_valid " "Node Avalon_ST_Sink_valid is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 20 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Clock " "Node Clock is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 26 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "aclr " "Node aclr is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 27 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[1\] " "Node Avalon_MM_Slave_writedata\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_write " "Node Avalon_MM_Slave_write is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 14 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[0\] " "Node Avalon_MM_Slave_writedata\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[2\] " "Node Avalon_MM_Slave_writedata\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_address\[1\] " "Node Avalon_MM_Slave_address\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_address\[0\] " "Node Avalon_MM_Slave_address\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_address\[2\] " "Node Avalon_MM_Slave_address\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[4\] " "Node Avalon_MM_Slave_writedata\[4\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[7\] " "Node Avalon_MM_Slave_writedata\[7\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[6\] " "Node Avalon_MM_Slave_writedata\[6\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[5\] " "Node Avalon_MM_Slave_writedata\[5\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[11\] " "Node Avalon_MM_Slave_writedata\[11\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[14\] " "Node Avalon_MM_Slave_writedata\[14\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[13\] " "Node Avalon_MM_Slave_writedata\[13\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[12\] " "Node Avalon_MM_Slave_writedata\[12\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[10\] " "Node Avalon_MM_Slave_writedata\[10\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[9\] " "Node Avalon_MM_Slave_writedata\[9\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[8\] " "Node Avalon_MM_Slave_writedata\[8\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[3\] " "Node Avalon_MM_Slave_writedata\[3\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[15\] " "Node Avalon_MM_Slave_writedata\[15\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021885659 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1425021885659 ""}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 142011 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "Compiler Database Interface" 0 -1 1425021886846 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[16\] " "Node Avalon_MM_Slave_writedata\[16\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[17\] " "Node Avalon_MM_Slave_writedata\[17\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[18\] " "Node Avalon_MM_Slave_writedata\[18\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[19\] " "Node Avalon_MM_Slave_writedata\[19\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[20\] " "Node Avalon_MM_Slave_writedata\[20\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[21\] " "Node Avalon_MM_Slave_writedata\[21\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[22\] " "Node Avalon_MM_Slave_writedata\[22\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[23\] " "Node Avalon_MM_Slave_writedata\[23\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[24\] " "Node Avalon_MM_Slave_writedata\[24\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[25\] " "Node Avalon_MM_Slave_writedata\[25\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[26\] " "Node Avalon_MM_Slave_writedata\[26\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[27\] " "Node Avalon_MM_Slave_writedata\[27\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[28\] " "Node Avalon_MM_Slave_writedata\[28\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[29\] " "Node Avalon_MM_Slave_writedata\[29\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[30\] " "Node Avalon_MM_Slave_writedata\[30\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[31\] " "Node Avalon_MM_Slave_writedata\[31\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_ready " "Node Avalon_ST_Sink_ready is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[0\] " "Node Avalon_ST_Source_data\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[1\] " "Node Avalon_ST_Source_data\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[2\] " "Node Avalon_ST_Source_data\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[3\] " "Node Avalon_ST_Source_data\[3\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[4\] " "Node Avalon_ST_Source_data\[4\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[5\] " "Node Avalon_ST_Source_data\[5\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[6\] " "Node Avalon_ST_Source_data\[6\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[7\] " "Node Avalon_ST_Source_data\[7\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[8\] " "Node Avalon_ST_Source_data\[8\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[9\] " "Node Avalon_ST_Source_data\[9\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[10\] " "Node Avalon_ST_Source_data\[10\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[11\] " "Node Avalon_ST_Source_data\[11\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[12\] " "Node Avalon_ST_Source_data\[12\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[13\] " "Node Avalon_ST_Source_data\[13\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[14\] " "Node Avalon_ST_Source_data\[14\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[15\] " "Node Avalon_ST_Source_data\[15\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[16\] " "Node Avalon_ST_Source_data\[16\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[17\] " "Node Avalon_ST_Source_data\[17\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[18\] " "Node Avalon_ST_Source_data\[18\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[19\] " "Node Avalon_ST_Source_data\[19\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[20\] " "Node Avalon_ST_Source_data\[20\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[21\] " "Node Avalon_ST_Source_data\[21\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[22\] " "Node Avalon_ST_Source_data\[22\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_data\[23\] " "Node Avalon_ST_Source_data\[23\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_endofpacket " "Node Avalon_ST_Source_endofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 22 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_startofpacket " "Node Avalon_ST_Source_startofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_valid " "Node Avalon_ST_Source_valid is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Source_ready " "Node Avalon_ST_Source_ready is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[0\] " "Node Avalon_ST_Sink_data\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[1\] " "Node Avalon_ST_Sink_data\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[2\] " "Node Avalon_ST_Sink_data\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[3\] " "Node Avalon_ST_Sink_data\[3\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[4\] " "Node Avalon_ST_Sink_data\[4\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[5\] " "Node Avalon_ST_Sink_data\[5\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[6\] " "Node Avalon_ST_Sink_data\[6\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[7\] " "Node Avalon_ST_Sink_data\[7\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[8\] " "Node Avalon_ST_Sink_data\[8\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[9\] " "Node Avalon_ST_Sink_data\[9\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[10\] " "Node Avalon_ST_Sink_data\[10\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[11\] " "Node Avalon_ST_Sink_data\[11\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[12\] " "Node Avalon_ST_Sink_data\[12\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[13\] " "Node Avalon_ST_Sink_data\[13\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[14\] " "Node Avalon_ST_Sink_data\[14\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[15\] " "Node Avalon_ST_Sink_data\[15\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[16\] " "Node Avalon_ST_Sink_data\[16\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[17\] " "Node Avalon_ST_Sink_data\[17\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[18\] " "Node Avalon_ST_Sink_data\[18\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[19\] " "Node Avalon_ST_Sink_data\[19\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[20\] " "Node Avalon_ST_Sink_data\[20\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[21\] " "Node Avalon_ST_Sink_data\[21\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[22\] " "Node Avalon_ST_Sink_data\[22\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_data\[23\] " "Node Avalon_ST_Sink_data\[23\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_endofpacket " "Node Avalon_ST_Sink_endofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 17 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_startofpacket " "Node Avalon_ST_Sink_startofpacket is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 19 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_ST_Sink_valid " "Node Avalon_ST_Sink_valid is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 20 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Clock " "Node Clock is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 26 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "aclr " "Node aclr is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 27 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[1\] " "Node Avalon_MM_Slave_writedata\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_write " "Node Avalon_MM_Slave_write is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 14 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[0\] " "Node Avalon_MM_Slave_writedata\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[2\] " "Node Avalon_MM_Slave_writedata\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_address\[1\] " "Node Avalon_MM_Slave_address\[1\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_address\[0\] " "Node Avalon_MM_Slave_address\[0\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_address\[2\] " "Node Avalon_MM_Slave_address\[2\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[4\] " "Node Avalon_MM_Slave_writedata\[4\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[7\] " "Node Avalon_MM_Slave_writedata\[7\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[6\] " "Node Avalon_MM_Slave_writedata\[6\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[5\] " "Node Avalon_MM_Slave_writedata\[5\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[11\] " "Node Avalon_MM_Slave_writedata\[11\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[14\] " "Node Avalon_MM_Slave_writedata\[14\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[13\] " "Node Avalon_MM_Slave_writedata\[13\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[12\] " "Node Avalon_MM_Slave_writedata\[12\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[10\] " "Node Avalon_MM_Slave_writedata\[10\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[9\] " "Node Avalon_MM_Slave_writedata\[9\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[8\] " "Node Avalon_MM_Slave_writedata\[8\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[3\] " "Node Avalon_MM_Slave_writedata\[3\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Avalon_MM_Slave_writedata\[15\] " "Node Avalon_MM_Slave_writedata\[15\] is a complex I/O" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1425021887644 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1425021887644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425021888303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 15:24:48 2015 " "Processing ended: Fri Feb 27 15:24:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425021888303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425021888303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425021888303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1425021888303 ""}
