{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567976416540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567976416540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 15:00:16 2019 " "Processing started: Sun Sep 08 15:00:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567976416540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1567976416540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filter-GPU -c Filter-GPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Filter-GPU -c Filter-GPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1567976416540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1567976417368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1567976417368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/ramtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/ramtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramTB " "Found entity 1: ramTB" {  } { { "TestBenchs/ramTB.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/TestBenchs/ramTB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976433394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976433394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/sdram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976433409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976433409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA-Controller/VGA_Controller.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976433409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976433409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "VGA-Controller/system.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976433425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976433425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "VGA-Controller/counter.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/VGA-Controller/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976433425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976433425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/microsd.v 1 1 " "Found 1 design units, including 1 entities, in source file microsd/synthesis/microsd.v" { { "Info" "ISGN_ENTITY_NAME" "1 microSD " "Found entity 1: microSD" {  } { { "microSD/synthesis/microSD.v" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/microSD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976433425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976433425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsd/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsd/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "microSD/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/microSD/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/vectormemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/vectormemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemory " "Found entity 1: vectorMemory" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(9) " "Verilog HDL warning at dataMemory.sv(9): extended using \"x\" or \"z\"" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/dataMemory.sv" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1567976434066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(10) " "Verilog HDL warning at dataMemory.sv(10): extended using \"x\" or \"z\"" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/dataMemory.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1567976434066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(11) " "Verilog HDL warning at dataMemory.sv(11): extended using \"x\" or \"z\"" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/dataMemory.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1567976434066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "CPU-Components/extendUnit.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/vectormemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/vectormemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemoryTB " "Found entity 1: vectorMemoryTB" {  } { { "TestBenchs/vectorMemoryTB.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/TestBenchs/vectorMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/datamemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/datamemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemoryTB " "Found entity 1: dataMemoryTB" {  } { { "TestBenchs/dataMemoryTB.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/TestBenchs/dataMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/aluvectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/aluvectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial_tb " "Found entity 1: aluVectorial_tb" {  } { { "TestBenchs/aluVectorial_tb.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/TestBenchs/aluVectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/alumain_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/alumain_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain_tb " "Found entity 1: aluMain_tb" {  } { { "TestBenchs/aluMain_tb.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/TestBenchs/aluMain_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Pipeline/hazard_unit.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Mems/imem.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "CPU-Steps/Fetch.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "CPU-Steps/Decode.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/regfilevec.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/regfilevec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileVec " "Found entity 1: regfileVec" {  } { { "CPU-Components/regfileVec.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/regfileVec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "CPU-Components/n_bit_register.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "CPU-Components/n_bit_mux.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "CPU-Components/mux_3to1.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1_esc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1_esc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_esc " "Found entity 1: mux_2to1_esc" {  } { { "CPU-Components/mux_2to1_esc.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1_esc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "CPU-Components/mux_2to1.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU-Components/extend_module.sv " "Can't analyze file -- file CPU-Components/extend_module.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1567976434191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "Control-Unit/main_decoder.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Control-Unit/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Control-Unit/decoder.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Control-Unit/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Control-Unit/control_unit.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Control-Unit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Control-Unit/condlogic.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Control-Unit/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Control-Unit/condcheck.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Control-Unit/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Control-Unit/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/writebackbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/writebackbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writebackBuffer " "Found entity 1: writebackBuffer" {  } { { "Buffers/writebackBuffer.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Buffers/writebackBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/registersbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/registersbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registersBuffer " "Found entity 1: registersBuffer" {  } { { "Buffers/registersBuffer.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Buffers/registersBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/instructionbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/instructionbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionBuffer " "Found entity 1: instructionBuffer" {  } { { "Buffers/instructionBuffer.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Buffers/instructionBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/alubuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/alubuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBuffer " "Found entity 1: ALUBuffer" {  } { { "Buffers/ALUBuffer.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Buffers/ALUBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluScalar " "Found entity 1: aluScalar" {  } { { "ALU-Vectorial/aluScalar.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/alumain.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/alumain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain " "Found entity 1: aluMain" {  } { { "ALU-Vectorial/aluMain.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtergpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file filtergpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filterGPU " "Found entity 1: filterGPU" {  } { { "filterGPU.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock vectorMemory.sv(8) " "Verilog HDL Implicit Net warning at vectorMemory.sv(8): created implicit net for \"clock\"" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/Mems/vectorMemory.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ExtImm DataPath.sv(28) " "Verilog HDL Implicit Net warning at DataPath.sv(28): created implicit net for \"ExtImm\"" {  } { { "DataPath.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ExtImmE DataPath.sv(41) " "Verilog HDL Implicit Net warning at DataPath.sv(41): created implicit net for \"ExtImmE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk filterGPU.sv(33) " "Verilog HDL Implicit Net warning at filterGPU.sv(33): created implicit net for \"clk\"" {  } { { "filterGPU.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset filterGPU.sv(33) " "Verilog HDL Implicit Net warning at filterGPU.sv(33): created implicit net for \"reset\"" {  } { { "filterGPU.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLR1 filterGPU.sv(35) " "Verilog HDL Implicit Net warning at filterGPU.sv(35): created implicit net for \"CLR1\"" {  } { { "filterGPU.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg filterGPU.sv(35) " "Verilog HDL Implicit Net warning at filterGPU.sv(35): created implicit net for \"MemtoReg\"" {  } { { "filterGPU.sv" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ramTB " "Elaborating entity \"ramTB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1567976434394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram\"" {  } { { "TestBenchs/ramTB.sv" "sdram" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/TestBenchs/ramTB.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram:sdram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram:sdram\|altsyncram:altsyncram_component\"" {  } { { "sdram.v" "altsyncram_component" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/sdram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:sdram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram:sdram\|altsyncram:altsyncram_component\"" {  } { { "sdram.v" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/sdram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:sdram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram:sdram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434737 ""}  } { { "sdram.v" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/sdram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1567976434737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9k2 " "Found entity 1: altsyncram_c9k2" {  } { { "db/altsyncram_c9k2.tdf" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/altsyncram_c9k2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976434847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976434847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9k2 sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated " "Elaborating entity \"altsyncram_c9k2\" for hierarchy \"sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976434847 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 3 C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/data.mif " "Memory depth (65536) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "sdram.v" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/sdram.v" 99 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1567976434878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976435191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976435191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_c9k2.tdf" "decode2" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/altsyncram_c9k2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976435191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976435284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976435284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_c9k2.tdf" "rden_decode_a" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/altsyncram_c9k2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976435284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567976435394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567976435394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"sdram:sdram\|altsyncram:altsyncram_component\|altsyncram_c9k2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_c9k2.tdf" "mux4" { Text "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/db/altsyncram_c9k2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567976435409 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "microSD 19 " "Ignored 19 assignments for entity \"microSD\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1567976435894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/output_files/Filter-GPU.map.smsg " "Generated suppressed messages file C:/Users/and-h/Documents/GitHub/Arqui1/Proyecto1/Filter-GPU/output_files/Filter-GPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1567976435972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567976436019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 15:00:36 2019 " "Processing ended: Sun Sep 08 15:00:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567976436019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567976436019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567976436019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567976436019 ""}
