Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Jan 04 15:13:07 2025
| Host         : LAPTOP-3JN8PSQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2948 register/latch pins with no clock driven by root clock pin: u_ad9172_inf/u_iob_module/clk_slow_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: u_ad9172_inf/u_iob_module/sysref_reg/Q (HIGH)

 There are 2885 register/latch pins with no clock driven by root clock pin: u_clock_module/clk_slow_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8515 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.403        0.000                      0                90046        0.026        0.000                      0                90046        0.264        0.000                       0                 55121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
ad9783_clk_o                                                             {0.000 5.000}        10.000          100.000         
ad9783_refclk                                                            {0.000 5.000}        10.000          100.000         
ad_clk                                                                   {0.000 50.000}       100.000         10.000          
adc0_dcq_clk                                                             {0.000 16.665}       33.330          30.003          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
glblclk                                                                  {0.000 5.000}        10.000          100.000         
gt_refclk                                                                {0.000 5.000}        10.000          100.000         
sys_clk                                                                  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                     {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                     {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0                                                     {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad9783_clk_o                                                                                                                                                                                                               8.400        0.000                       0                     1  
adc0_dcq_clk                                                                                                                                                                                                              31.730        0.000                       0                     5  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.790        0.000                      0                  732        0.052        0.000                      0                  732       15.590        0.000                       0                   415  
glblclk                                                                        2.403        0.000                      0                37755        0.026        0.000                      0                37755        4.220        0.000                       0                 24606  
gt_refclk                                                                      6.730        0.000                      0                  145        0.172        0.000                      0                  145        4.220        0.000                       0                    96  
sys_clk                                                                       16.013        0.000                      0                  549        0.050        0.000                      0                  549        7.000        0.000                       0                   431  
  clk_out1_clk_wiz_0                                                          93.621        0.000                      0                 1229        0.045        0.000                      0                 1229       49.220        0.000                       0                   766  
  clk_out2_clk_wiz_0                                                           8.116        0.000                      0                46365        0.038        0.000                      0                46365        9.090        0.000                       0                 28793  
  clk_out3_clk_wiz_0                                                                                                                                                                                                       8.400        0.000                       0                     2  
  clk_out4_clk_wiz_0                                                                                                                                                                                                       0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      18.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  sys_clk                  17.716        0.000                      0                    4        0.176        0.000                      0                    4  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       17.722        0.000                      0                    4        0.158        0.000                      0                    4  
sys_clk             clk_out2_clk_wiz_0       17.236        0.000                      0                    2        0.191        0.000                      0                    2  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       17.657        0.000                      0                    3        0.188        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_out1_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            98.007        0.000                      0                   30        0.378        0.000                      0                   30  
**async_default**                                                        clk_out2_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            15.669        0.000                      0                   71        0.345        0.000                      0                   71  
**async_default**                                                        clk_out2_clk_wiz_0                                                       clk_out2_clk_wiz_0                                                            13.058        0.000                      0                  495        0.290        0.000                      0                  495  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.371        0.000                      0                  100        0.231        0.000                      0                  100  
**async_default**                                                        glblclk                                                                  glblclk                                                                        2.787        0.000                      0                 2562        0.333        0.000                      0                 2562  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad9783_clk_o
  To Clock:  ad9783_clk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad9783_clk_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_ad9783_clk_o_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4  u_ad9783_inf/u_iob_module/u_da_dci_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  adc0_dcq_clk
  To Clock:  adc0_dcq_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc0_dcq_clk
Waveform(ns):       { 0.000 16.665 }
Period(ns):         33.330
Sources:            { iob_adc_dclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I          n/a            1.600         33.330      31.730     BUFGCTRL_X0Y3  u_ad_inf/u_iob_module/BUFG_sys_clk/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         33.330      32.081     ILOGIC_X1Y22   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         33.330      32.081     ILOGIC_X1Y22   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         33.330      32.081     ILOGIC_X1Y16   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         33.330      32.081     ILOGIC_X1Y16   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.428ns (11.259%)  route 3.373ns (88.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.568     5.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.269     5.394 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.635     7.030    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I1_O)        0.053     7.083 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.666     7.748    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X72Y123        LUT4 (Prop_lut4_I1_O)        0.053     7.801 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.459     8.260    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.313 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.614     8.927    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X70Y123        FDRE (Setup_fdre_C_R)       -0.344    37.717    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.428ns (11.259%)  route 3.373ns (88.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.568     5.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.269     5.394 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.635     7.030    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I1_O)        0.053     7.083 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.666     7.748    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X72Y123        LUT4 (Prop_lut4_I1_O)        0.053     7.801 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.459     8.260    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.313 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.614     8.927    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X70Y123        FDRE (Setup_fdre_C_R)       -0.344    37.717    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.428ns (11.259%)  route 3.373ns (88.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.568     5.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.269     5.394 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.635     7.030    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I1_O)        0.053     7.083 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.666     7.748    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X72Y123        LUT4 (Prop_lut4_I1_O)        0.053     7.801 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.459     8.260    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.313 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.614     8.927    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X70Y123        FDRE (Setup_fdre_C_R)       -0.344    37.717    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.428ns (11.259%)  route 3.373ns (88.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.568     5.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.269     5.394 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.635     7.030    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I1_O)        0.053     7.083 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.666     7.748    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X72Y123        LUT4 (Prop_lut4_I1_O)        0.053     7.801 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.459     8.260    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.313 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.614     8.927    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X70Y123        FDRE (Setup_fdre_C_R)       -0.344    37.717    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.428ns (11.259%)  route 3.373ns (88.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.568     5.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.269     5.394 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.635     7.030    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I1_O)        0.053     7.083 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.666     7.748    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X72Y123        LUT4 (Prop_lut4_I1_O)        0.053     7.801 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.459     8.260    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.313 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.614     8.927    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X70Y123        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X70Y123        FDRE (Setup_fdre_C_R)       -0.344    37.717    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             29.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.428ns (12.028%)  route 3.130ns (87.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 37.481 - 33.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.568     5.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.269     5.394 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.635     7.030    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I1_O)        0.053     7.083 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.666     7.748    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X72Y123        LUT4 (Prop_lut4_I1_O)        0.053     7.801 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.459     8.260    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.313 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371     8.684    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y124        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.453    37.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y124        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.613    38.094    
                         clock uncertainty           -0.035    38.059    
    SLICE_X71Y124        FDRE (Setup_fdre_C_R)       -0.367    37.692    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.692    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                 29.008    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.741ns (18.896%)  route 3.181ns (81.104%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 37.485 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.505     6.897    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X64Y125        LUT5 (Prop_lut5_I2_O)        0.053     6.950 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.715     7.665    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X67Y125        LUT6 (Prop_lut6_I3_O)        0.053     7.718 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.718    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.031 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.961     8.992    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.053     9.045 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.045    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X66Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.457    37.485    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.621    38.106    
                         clock uncertainty           -0.035    38.071    
    SLICE_X66Y128        FDRE (Setup_fdre_C_D)        0.073    38.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.144    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                 29.099    

Slack (MET) :             29.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.741ns (19.252%)  route 3.108ns (80.748%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 37.486 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.505     6.897    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X64Y125        LUT5 (Prop_lut5_I2_O)        0.053     6.950 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.715     7.665    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X67Y125        LUT6 (Prop_lut6_I3_O)        0.053     7.718 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.718    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.031 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.888     8.920    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.053     8.973 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.973    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X64Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.458    37.486    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.613    38.099    
                         clock uncertainty           -0.035    38.064    
    SLICE_X64Y128        FDRE (Setup_fdre_C_D)        0.035    38.099    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 29.127    

Slack (MET) :             29.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.741ns (19.979%)  route 2.968ns (80.021%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 37.485 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.505     6.897    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X64Y125        LUT5 (Prop_lut5_I2_O)        0.053     6.950 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.715     7.665    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X67Y125        LUT6 (Prop_lut6_I3_O)        0.053     7.718 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.718    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.031 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.748     8.779    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X64Y127        LUT5 (Prop_lut5_I3_O)        0.053     8.832 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.832    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[7]
    SLICE_X64Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.457    37.485    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/C
                         clock pessimism              0.613    38.098    
                         clock uncertainty           -0.035    38.063    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.035    38.098    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 29.266    

Slack (MET) :             29.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.741ns (19.960%)  route 2.971ns (80.040%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 37.485 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.505     6.897    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X64Y125        LUT5 (Prop_lut5_I2_O)        0.053     6.950 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.715     7.665    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X67Y125        LUT6 (Prop_lut6_I3_O)        0.053     7.718 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.718    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.031 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.752     8.783    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X67Y128        LUT5 (Prop_lut5_I1_O)        0.053     8.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.836    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.457    37.485    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.621    38.106    
                         clock uncertainty           -0.035    38.071    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.035    38.106    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.106    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 29.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.598%)  route 0.195ns (60.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.590     2.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.100     2.317 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.195     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X74Y118        LUT4 (Prop_lut4_I3_O)        0.028     2.541 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.541    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0_n_0
    SLICE_X74Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.802     2.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X74Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.305     2.401    
    SLICE_X74Y118        FDRE (Hold_fdre_C_D)         0.087     2.488    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.606%)  route 0.115ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.584     2.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X77Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.115     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X78Y118        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.801     2.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y118        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.465     2.240    
    SLICE_X78Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.369    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.961%)  route 0.186ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.584     2.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X79Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=11, routed)          0.186     2.497    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X89Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.810     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X89Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                         clock pessimism             -0.305     2.409    
    SLICE_X89Y117        FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.961%)  route 0.186ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.584     2.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X79Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=11, routed)          0.186     2.497    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X89Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.810     2.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X89Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -0.305     2.409    
    SLICE_X89Y117        FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.331%)  route 0.116ns (53.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.584     2.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X77Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.116     2.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X78Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.802     2.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.465     2.241    
    SLICE_X78Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.137%)  route 0.185ns (55.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.588     2.215    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_fdre_C_Q)         0.118     2.333 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[9]/Q
                         net (fo=1, routed)           0.185     2.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[9]
    SLICE_X77Y117        LUT4 (Prop_lut4_I0_O)        0.028     2.546 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[8]_i_1__0_n_0
    SLICE_X77Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.803     2.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X77Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/C
                         clock pessimism             -0.305     2.402    
    SLICE_X77Y117        FDRE (Hold_fdre_C_D)         0.061     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.091ns (43.232%)  route 0.119ns (56.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.584     2.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X77Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.091     2.302 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.119     2.422    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X78Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.802     2.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.465     2.241    
    SLICE_X78Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.125%)  route 0.176ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y119        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.118     2.328 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.176     2.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X83Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.803     2.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X83Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.305     2.402    
    SLICE_X83Y120        FDRE (Hold_fdre_C_CE)        0.010     2.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.125%)  route 0.176ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y119        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.118     2.328 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.176     2.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X83Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.803     2.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X83Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -0.305     2.402    
    SLICE_X83Y120        FDRE (Hold_fdre_C_CE)        0.010     2.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.244%)  route 0.246ns (65.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X77Y119        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDRE (Prop_fdre_C_Q)         0.100     2.310 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/Q
                         net (fo=1, routed)           0.246     2.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]
    SLICE_X82Y118        LUT4 (Prop_lut4_I0_O)        0.028     2.584 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.584    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__1_n_0
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.805     2.709    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.305     2.404    
    SLICE_X82Y118        FDRE (Hold_fdre_C_D)         0.087     2.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y10  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y117   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X73Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X79Y117   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y117   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y117   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X78Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  glblclk
  To Clock:  glblclk

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 0.443ns (6.075%)  route 6.849ns (93.925%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.849    12.079    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X111Y225       MUXF7 (Prop_muxf7_S_O)       0.174    12.253 r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000    12.253    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg[2]
    SLICE_X111Y225       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.276    14.414    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/clk_user_bufg
    SLICE_X111Y225       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[2]/C
                         clock pessimism              0.226    14.641    
                         clock uncertainty           -0.035    14.605    
    SLICE_X111Y225       FDCE (Setup_fdce_C_D)        0.050    14.655    u_dds_for_7_series_iq/u_value_att_round[4].dac_value_att_round/value_multip_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.671ns (9.200%)  route 6.623ns (90.800%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.593     4.958    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X80Y146        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDRE (Prop_fdre_C_Q)         0.269     5.227 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2144, routed)        5.974    11.200    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/DDS_ATT_0p1dB_VIO[0]
    SLICE_X45Y219        MUXF7 (Prop_muxf7_S_O)       0.193    11.393 r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]_i_8__5/O
                         net (fo=1, routed)           0.000    11.393    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]_i_8__5_n_0
    SLICE_X45Y219        MUXF8 (Prop_muxf8_I0_O)      0.056    11.449 r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]_i_4__5/O
                         net (fo=1, routed)           0.649    12.099    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]_i_4__5_n_0
    SLICE_X46Y219        LUT6 (Prop_lut6_I3_O)        0.153    12.252 r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[5]_i_1__5/O
                         net (fo=1, routed)           0.000    12.252    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[5]
    SLICE_X46Y219        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.323    14.461    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/clk_user_bufg
    SLICE_X46Y219        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]/C
                         clock pessimism              0.226    14.688    
                         clock uncertainty           -0.035    14.652    
    SLICE_X46Y219        FDCE (Setup_fdce_C_D)        0.073    14.725    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 0.462ns (6.392%)  route 6.766ns (93.608%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.766    11.996    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X117Y207       MUXF7 (Prop_muxf7_S_O)       0.193    12.189 r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[7]_i_1__7/O
                         net (fo=1, routed)           0.000    12.189    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg[7]
    SLICE_X117Y207       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.293    14.431    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/clk_user_bufg
    SLICE_X117Y207       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[7]/C
                         clock pessimism              0.226    14.658    
                         clock uncertainty           -0.035    14.622    
    SLICE_X117Y207       FDCE (Setup_fdce_C_D)        0.050    14.672    u_dds_for_7_series_iq/u_value_att_round[8].dac_value_att_round/value_multip_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.462ns (6.423%)  route 6.731ns (93.577%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.731    11.961    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X51Y237        MUXF7 (Prop_muxf7_S_O)       0.193    12.154 r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[8]_i_1__2/O
                         net (fo=1, routed)           0.000    12.154    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg[8]
    SLICE_X51Y237        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.262    14.400    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/clk_user_bufg
    SLICE_X51Y237        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[8]/C
                         clock pessimism              0.226    14.627    
                         clock uncertainty           -0.035    14.591    
    SLICE_X51Y237        FDCE (Setup_fdce_C_D)        0.050    14.641    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.452ns (6.269%)  route 6.758ns (93.731%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 14.388 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.758    11.988    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X50Y224        MUXF7 (Prop_muxf7_S_O)       0.183    12.171 r  u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[12]_i_1__21/O
                         net (fo=1, routed)           0.000    12.171    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg[12]
    SLICE_X50Y224        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.250    14.388    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/clk_user_bufg
    SLICE_X50Y224        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[12]/C
                         clock pessimism              0.226    14.615    
                         clock uncertainty           -0.035    14.579    
    SLICE_X50Y224        FDCE (Setup_fdce_C_D)        0.084    14.663    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -12.171    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 0.443ns (6.200%)  route 6.703ns (93.800%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.703    11.932    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X53Y232        MUXF7 (Prop_muxf7_S_O)       0.174    12.106 r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.000    12.106    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg[6]
    SLICE_X53Y232        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.260    14.398    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/clk_user_bufg
    SLICE_X53Y232        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[6]/C
                         clock pessimism              0.226    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X53Y232        FDCE (Setup_fdce_C_D)        0.050    14.639    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/value_multip_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 0.443ns (6.213%)  route 6.687ns (93.787%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.687    11.917    u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X96Y233        MUXF7 (Prop_muxf7_S_O)       0.174    12.091 r  u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/value_multip_reg_reg[12]_i_1__22/O
                         net (fo=1, routed)           0.000    12.091    u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/value_multip_reg[12]
    SLICE_X96Y233        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/value_multip_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.276    14.414    u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/clk_user_bufg
    SLICE_X96Y233        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/value_multip_reg_reg[12]/C
                         clock pessimism              0.226    14.641    
                         clock uncertainty           -0.035    14.605    
    SLICE_X96Y233        FDCE (Setup_fdce_C_D)        0.050    14.655    u_dds_for_7_series_iq/u_value_att_round[23].dac_value_att_round/value_multip_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 0.322ns (4.498%)  route 6.836ns (95.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.836    12.066    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X47Y218        LUT5 (Prop_lut5_I1_O)        0.053    12.119 r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[10]_i_1__5/O
                         net (fo=1, routed)           0.000    12.119    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg[10]
    SLICE_X47Y218        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.324    14.462    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/clk_user_bufg
    SLICE_X47Y218        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[10]/C
                         clock pessimism              0.226    14.689    
                         clock uncertainty           -0.035    14.653    
    SLICE_X47Y218        FDCE (Setup_fdce_C_D)        0.035    14.688    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.443ns (6.249%)  route 6.646ns (93.751%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 14.388 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.646    11.876    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X51Y225        MUXF7 (Prop_muxf7_S_O)       0.174    12.050 r  u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[13]_i_1__21/O
                         net (fo=1, routed)           0.000    12.050    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg[13]
    SLICE_X51Y225        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.250    14.388    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/clk_user_bufg
    SLICE_X51Y225        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[13]/C
                         clock pessimism              0.226    14.615    
                         clock uncertainty           -0.035    14.579    
    SLICE_X51Y225        FDCE (Setup_fdce_C_D)        0.050    14.629    u_dds_for_7_series_iq/u_value_att_round[22].dac_value_att_round/value_multip_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.443ns (6.253%)  route 6.641ns (93.747%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.596     4.961    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X84Y147        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.269     5.230 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.641    11.871    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X60Y233        MUXF7 (Prop_muxf7_S_O)       0.174    12.045 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]_i_1__18/O
                         net (fo=1, routed)           0.000    12.045    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[6]
    SLICE_X60Y233        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.259    14.397    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X60Y233        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.588    
    SLICE_X60Y233        FDCE (Setup_fdce_C_D)        0.050    14.638    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[11].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.902%)  route 0.145ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.550     1.870    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X94Y199        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[11].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y199        FDRE (Prop_fdre_C_Q)         0.118     1.988 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[11].has_latency.u2/Q
                         net (fo=1, routed)           0.145     2.133    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/i[11]
    SLICE_X95Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.740     2.215    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X95Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp/C
                         clock pessimism             -0.154     2.060    
    SLICE_X95Y200        FDRE (Hold_fdre_C_D)         0.047     2.107    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.533     1.853    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X69Y169        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y169        FDRE (Prop_fdre_C_Q)         0.100     1.953 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.100     2.054    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/d[15]
    SLICE_X66Y168        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.732     2.207    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X66Y168        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/CLK
                         clock pessimism             -0.340     1.866    
    SLICE_X66Y168        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.020    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.535     1.855    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X69Y167        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y167        FDRE (Prop_fdre_C_Q)         0.100     1.955 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.100     2.056    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X66Y166        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.734     2.209    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X66Y166        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism             -0.340     1.868    
    SLICE_X66Y166        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.022    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub13/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.549%)  route 0.102ns (50.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.565     1.885    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub13/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y208        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub13/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y208        FDRE (Prop_fdre_C_Q)         0.100     1.985 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub13/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=1, routed)           0.102     2.087    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/d[31]
    SLICE_X38Y207        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.769     2.244    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X38Y207        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/CLK
                         clock pessimism             -0.344     1.899    
    SLICE_X38Y207        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.053    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.534     1.854    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X101Y215       FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y215       FDRE (Prop_fdre_C_Q)         0.100     1.954 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=1, routed)           0.101     2.056    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/d[31]
    SLICE_X102Y216       SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.736     2.211    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X102Y216       SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.865    
    SLICE_X102Y216       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.019    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.582%)  route 0.153ns (56.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.550     1.870    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X94Y199        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y199        FDRE (Prop_fdre_C_Q)         0.118     1.988 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2/Q
                         net (fo=1, routed)           0.153     2.141    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/i[8]
    SLICE_X94Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.740     2.215    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X94Y200        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp/C
                         clock pessimism             -0.154     2.060    
    SLICE_X94Y200        FDRE (Hold_fdre_C_D)         0.042     2.102    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/poff_regsiter1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub44/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt4/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.531     1.851    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub44/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X99Y217        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub44/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y217        FDRE (Prop_fdre_C_Q)         0.100     1.951 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub44/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=1, routed)           0.055     2.007    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt4/latency_test.reg1/has_only_1.srlc33e_array0/d[20]
    SLICE_X98Y217        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt4/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.733     2.208    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt4/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X98Y217        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt4/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.862    
    SLICE_X98Y217        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.964    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt4/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.535     1.855    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X95Y204        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y204        FDRE (Prop_fdre_C_Q)         0.100     1.955 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=1, routed)           0.055     2.011    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/d[28]
    SLICE_X94Y204        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.739     2.214    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X94Y204        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/CLK
                         clock pessimism             -0.347     1.866    
    SLICE_X94Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.968    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.527     1.847    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X91Y217        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y217        FDRE (Prop_fdre_C_Q)         0.100     1.947 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=1, routed)           0.055     2.003    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/d[20]
    SLICE_X90Y217        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.729     2.204    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X90Y217        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.858    
    SLICE_X90Y217        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.960    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.525     1.845    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X91Y219        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y219        FDRE (Prop_fdre_C_Q)         0.100     1.945 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=1, routed)           0.055     2.001    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/d[28]
    SLICE_X90Y219        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.727     2.202    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X90Y219        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.856    
    SLICE_X90Y219        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.958    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         glblclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_glblclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X120Y113      u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X120Y113      u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds0/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y201       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y201       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y201       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y201       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y201       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y201       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y205       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[16].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X62Y205       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt11/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[17].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X46Y120       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds10/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X46Y120       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds10/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X58Y256       u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds7/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X58Y256       u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds7/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y178       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y178       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y178       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y178       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y178       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y178       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_refclk
  To Clock:  gt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.361ns (12.176%)  route 2.604ns (87.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.989     7.289    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.519    13.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]/C
                         clock pessimism              1.163    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X125Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.019    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[24]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.361ns (12.176%)  route 2.604ns (87.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.989     7.289    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.519    13.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]/C
                         clock pessimism              1.163    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X125Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.019    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[27]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.361ns (12.176%)  route 2.604ns (87.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.989     7.289    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.519    13.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]/C
                         clock pessimism              1.163    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X125Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.019    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[28]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.361ns (12.176%)  route 2.604ns (87.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.989     7.289    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.519    13.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]/C
                         clock pessimism              1.163    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X125Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.019    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[29]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.361ns (12.519%)  route 2.523ns (87.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 13.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.908     7.208    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.518    13.134    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]/C
                         clock pessimism              1.168    14.302    
                         clock uncertainty           -0.035    14.267    
    SLICE_X123Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.023    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[25]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.361ns (12.519%)  route 2.523ns (87.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 13.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.908     7.208    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.518    13.134    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]/C
                         clock pessimism              1.168    14.302    
                         clock uncertainty           -0.035    14.267    
    SLICE_X123Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.023    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[26]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.361ns (12.519%)  route 2.523ns (87.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 13.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.908     7.208    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.518    13.134    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]/C
                         clock pessimism              1.168    14.302    
                         clock uncertainty           -0.035    14.267    
    SLICE_X123Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.023    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[30]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.361ns (12.519%)  route 2.523ns (87.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 13.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.908     7.208    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.518    13.134    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X123Y157       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[31]/C
                         clock pessimism              1.168    14.302    
                         clock uncertainty           -0.035    14.267    
    SLICE_X123Y157       FDCE (Setup_fdce_C_CE)      -0.244    14.023    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[31]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.361ns (12.668%)  route 2.489ns (87.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.874     7.174    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X125Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.519    13.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[16]/C
                         clock pessimism              1.163    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X125Y155       FDCE (Setup_fdce_C_CE)      -0.244    14.019    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[16]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.361ns (12.668%)  route 2.489ns (87.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13.135 - 10.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.640     4.324    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDCE (Prop_fdce_C_Q)         0.308     4.632 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.615     6.247    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X125Y149       LUT5 (Prop_lut5_I0_O)        0.053     6.300 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.874     7.174    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X125Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.519    13.135    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[21]/C
                         clock pessimism              1.163    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X125Y155       FDCE (Setup_fdce_C_CE)      -0.244    14.019    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[21]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  6.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y155        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.167 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.167    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.995    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y155        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.172 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.172    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.998    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.172 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.172    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.990    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.503     0.944    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y153       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y153       FDCE (Prop_fdce_C_Q)         0.100     1.044 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]/Q
                         net (fo=6, routed)           0.194     1.238    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[19]
    SLICE_X125Y154       LUT3 (Prop_lut3_I0_O)        0.028     1.266 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[19]_i_1/O
                         net (fo=1, routed)           0.000     1.266    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[19]
    SLICE_X125Y154       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.707     1.439    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y154       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[19]/C
                         clock pessimism             -0.481     0.958    
    SLICE_X125Y154       FDCE (Hold_fdce_C_D)         0.060     1.018    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.272%)  route 0.295ns (69.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.476     0.917    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X121Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDCE (Prop_fdce_C_Q)         0.100     1.017 f  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/Q
                         net (fo=40, routed)          0.295     1.312    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_2_in
    SLICE_X122Y151       LUT4 (Prop_lut4_I1_O)        0.028     1.340 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[6]_i_1/O
                         net (fo=1, routed)           0.000     1.340    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_1_in[6]
    SLICE_X122Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.707     1.439    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/C
                         clock pessimism             -0.463     0.976    
    SLICE_X122Y151       FDCE (Hold_fdce_C_D)         0.087     1.063    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.988%)  route 0.299ns (70.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.476     0.917    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X121Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDCE (Prop_fdce_C_Q)         0.100     1.017 f  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/Q
                         net (fo=40, routed)          0.299     1.316    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_2_in
    SLICE_X122Y151       LUT4 (Prop_lut4_I1_O)        0.028     1.344 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[9]_i_1/O
                         net (fo=1, routed)           0.000     1.344    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_1_in[9]
    SLICE_X122Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.707     1.439    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[9]/C
                         clock pessimism             -0.463     0.976    
    SLICE_X122Y151       FDCE (Hold_fdce_C_D)         0.087     1.063    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.597%)  route 0.232ns (61.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.503     0.944    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y151       FDCE (Prop_fdce_C_Q)         0.118     1.062 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[11]/Q
                         net (fo=6, routed)           0.232     1.295    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[11]
    SLICE_X125Y151       LUT3 (Prop_lut3_I0_O)        0.028     1.323 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.323    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[11]
    SLICE_X125Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.708     1.440    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y151       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[11]/C
                         clock pessimism             -0.463     0.977    
    SLICE_X125Y151       FDCE (Hold_fdce_C_D)         0.060     1.037    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.769%)  route 0.288ns (69.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.504     0.945    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X125Y150       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y150       FDCE (Prop_fdce_C_Q)         0.100     1.045 f  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/Q
                         net (fo=73, routed)          0.288     1.333    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[0]
    SLICE_X122Y150       LUT4 (Prop_lut4_I3_O)        0.028     1.361 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[2]_i_1/O
                         net (fo=1, routed)           0.000     1.361    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_1_in[2]
    SLICE_X122Y150       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.707     1.439    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X122Y150       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[2]/C
                         clock pessimism             -0.463     0.976    
    SLICE_X122Y150       FDCE (Hold_fdce_C_D)         0.087     1.063    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_refclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFH/I                   n/a            1.600         10.000      8.400      BUFHCE_X0Y36        u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt5_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt6_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt7_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y1    u_ad9172_inf/u_iob_module/u0_ibufds_gte2/I
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y155       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.013ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.541ns (15.178%)  route 3.023ns (84.822%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 24.971 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.736     8.877    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X112Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.496    24.971    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X112Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.322    25.292    
                         clock uncertainty           -0.035    25.257    
    SLICE_X112Y139       FDRE (Setup_fdre_C_R)       -0.367    24.890    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.890    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 16.013    

Slack (MET) :             16.013ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.541ns (15.178%)  route 3.023ns (84.822%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 24.971 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.736     8.877    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X112Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.496    24.971    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X112Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.322    25.292    
                         clock uncertainty           -0.035    25.257    
    SLICE_X112Y139       FDRE (Setup_fdre_C_R)       -0.367    24.890    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.890    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 16.013    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.541ns (15.823%)  route 2.878ns (84.177%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.591     8.731    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y140       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.541ns (15.823%)  route 2.878ns (84.177%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.591     8.731    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y140       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.541ns (15.823%)  route 2.878ns (84.177%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.591     8.731    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y140       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.541ns (15.823%)  route 2.878ns (84.177%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.591     8.731    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y140       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.541ns (15.823%)  route 2.878ns (84.177%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.591     8.731    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y140       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y140       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.541ns (16.316%)  route 2.775ns (83.684%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.488     8.628    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y139       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.541ns (16.316%)  route 2.775ns (83.684%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.488     8.628    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y139       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.541ns (16.316%)  route 2.775ns (83.684%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.600     5.312    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_fdre_C_Q)         0.282     5.594 r  u_ila_3/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.704     6.298    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X105Y139       LUT2 (Prop_lut2_I0_O)        0.153     6.451 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.011     7.462    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X106Y138       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.515 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.572     8.088    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X106Y139       LUT3 (Prop_lut3_I0_O)        0.053     8.141 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.488     8.628    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X111Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.495    24.970    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X111Y139       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.322    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X111Y139       FDRE (Setup_fdre_C_R)       -0.367    24.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 16.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.589     1.815    u_ila_3/inst/ila_core_inst/out
    SLICE_X132Y159       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y159       FDRE (Prop_fdre_C_Q)         0.118     1.933 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][97]/Q
                         net (fo=1, routed)           0.100     2.033    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][97]
    SLICE_X132Y158       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.790     2.283    u_ila_3/inst/ila_core_inst/out
    SLICE_X132Y158       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl7/CLK
                         clock pessimism             -0.455     1.829    
    SLICE_X132Y158       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.983    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl7
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.285%)  route 0.107ns (51.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.637     1.863    u_ila_3/inst/ila_core_inst/out
    SLICE_X123Y142       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y142       FDRE (Prop_fdre_C_Q)         0.100     1.963 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][3]/Q
                         net (fo=1, routed)           0.107     2.070    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][3]
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.859     2.352    u_ila_3/inst/ila_core_inst/out
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl7/CLK
                         clock pessimism             -0.456     1.897    
    SLICE_X126Y142       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.995    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl7
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.053%)  route 0.108ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.637     1.863    u_ila_3/inst/ila_core_inst/out
    SLICE_X123Y142       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y142       FDRE (Prop_fdre_C_Q)         0.100     1.963 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][5]/Q
                         net (fo=1, routed)           0.108     2.071    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][5]
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.859     2.352    u_ila_3/inst/ila_core_inst/out
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl7/CLK
                         clock pessimism             -0.456     1.897    
    SLICE_X126Y142       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.992    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl7
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.732%)  route 0.105ns (51.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.640     1.866    u_ila_3/inst/ila_core_inst/out
    SLICE_X129Y142       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y142       FDRE (Prop_fdre_C_Q)         0.100     1.966 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][8]/Q
                         net (fo=1, routed)           0.105     2.071    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][8]
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.859     2.352    u_ila_3/inst/ila_core_inst/out
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl7/CLK
                         clock pessimism             -0.456     1.897    
    SLICE_X126Y142       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.991    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl7
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.285%)  route 0.107ns (51.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.637     1.863    u_ila_3/inst/ila_core_inst/out
    SLICE_X123Y142       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y142       FDRE (Prop_fdre_C_Q)         0.100     1.963 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][2]/Q
                         net (fo=1, routed)           0.107     2.070    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][2]
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.859     2.352    u_ila_3/inst/ila_core_inst/out
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl7/CLK
                         clock pessimism             -0.456     1.897    
    SLICE_X126Y142       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.989    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl7
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.641     1.867    u_ila_3/inst/ila_core_inst/out
    SLICE_X129Y144       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][11]/Q
                         net (fo=1, routed)           0.099     2.066    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][11]
    SLICE_X130Y144       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.861     2.354    u_ila_3/inst/ila_core_inst/out
    SLICE_X130Y144       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/CLK
                         clock pessimism             -0.474     1.881    
    SLICE_X130Y144       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.979    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.053%)  route 0.108ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.637     1.863    u_ila_3/inst/ila_core_inst/out
    SLICE_X123Y142       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y142       FDRE (Prop_fdre_C_Q)         0.100     1.963 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][4]/Q
                         net (fo=1, routed)           0.108     2.071    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][4]
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.859     2.352    u_ila_3/inst/ila_core_inst/out
    SLICE_X126Y142       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl7/CLK
                         clock pessimism             -0.456     1.897    
    SLICE_X126Y142       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.983    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl7
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.559%)  route 0.098ns (49.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.641     1.867    u_ila_3/inst/ila_core_inst/out
    SLICE_X129Y146       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y146       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][37]/Q
                         net (fo=1, routed)           0.098     2.065    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][37]
    SLICE_X130Y145       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.861     2.354    u_ila_3/inst/ila_core_inst/out
    SLICE_X130Y145       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7/CLK
                         clock pessimism             -0.474     1.881    
    SLICE_X130Y145       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.976    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl7
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.641     1.867    u_ila_3/inst/ila_core_inst/out
    SLICE_X129Y144       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][13]/Q
                         net (fo=1, routed)           0.100     2.067    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][13]
    SLICE_X130Y144       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.861     2.354    u_ila_3/inst/ila_core_inst/out
    SLICE_X130Y144       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/CLK
                         clock pessimism             -0.474     1.881    
    SLICE_X130Y144       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.976    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.752%)  route 0.105ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.641     1.867    u_ila_3/inst/ila_core_inst/out
    SLICE_X129Y146       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y146       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][39]/Q
                         net (fo=1, routed)           0.105     2.072    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][39]
    SLICE_X130Y145       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.861     2.354    u_ila_3/inst/ila_core_inst/out
    SLICE_X130Y145       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl7/CLK
                         clock pessimism             -0.474     1.881    
    SLICE_X130Y145       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.980    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl7
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { iob_sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X5Y28     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X6Y28     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X5Y27     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         20.000      18.400     BUFGCTRL_X0Y9    u_clock_module/u0_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X102Y141   u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X127Y146   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][35]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X127Y146   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][38]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X133Y146   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][49]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X123Y142   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X126Y143   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y139   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y139   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y147   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y147   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y147   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y147   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y147   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y147   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.621ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.316ns (22.082%)  route 4.643ns (77.917%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.571 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X133Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.784 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.784    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[9]
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y90        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.784    
  -------------------------------------------------------------------
                         slack                                 93.621    

Slack (MET) :             93.655ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.282ns (21.635%)  route 4.643ns (78.365%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.571 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X133Y90        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    11.750 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.750    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[11]
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y90        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                 93.655    

Slack (MET) :             93.679ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.258ns (21.317%)  route 4.643ns (78.683%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.726 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.726    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[5]
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y89        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 93.679    

Slack (MET) :             93.695ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.242ns (21.103%)  route 4.643ns (78.897%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.571 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X133Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.710 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.710    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[8]
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y90        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 93.695    

Slack (MET) :             93.698ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.239ns (21.063%)  route 4.643ns (78.937%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.571 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1_n_0
    SLICE_X133Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.707 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.707    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[10]
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y90        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y90        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                 93.698    

Slack (MET) :             93.713ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.224ns (20.861%)  route 4.643ns (79.139%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    11.692 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.692    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[7]
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y89        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                 93.713    

Slack (MET) :             93.753ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.184ns (20.318%)  route 4.643ns (79.682%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.652 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.652    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[4]
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y89        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 93.753    

Slack (MET) :             93.756ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.181ns (20.277%)  route 4.643ns (79.723%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.513 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.649 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.649    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[6]
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/C
                         clock pessimism              0.252   105.475    
                         clock uncertainty           -0.122   105.354    
    SLICE_X133Y89        FDCE (Setup_fdce_C_D)        0.051   105.405    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]
  -------------------------------------------------------------------
                         required time                        105.405    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                 93.756    

Slack (MET) :             93.847ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.089ns (18.997%)  route 4.643ns (81.003%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 105.223 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357    11.557 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.557    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[3]
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.748   105.223    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]/C
                         clock pessimism              0.252   105.474    
                         clock uncertainty           -0.122   105.353    
    SLICE_X133Y88        FDCE (Setup_fdce_C_D)        0.051   105.404    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]
  -------------------------------------------------------------------
                         required time                        105.404    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                 93.847    

Slack (MET) :             93.881ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.055ns (18.514%)  route 4.643ns (81.486%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 105.223 - 100.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.112     5.824    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y16         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.397 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           3.059     9.456    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X138Y82        LUT5 (Prop_lut5_I0_O)        0.053     9.509 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.564    10.074    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X138Y85        LUT6 (Prop_lut6_I4_O)        0.053    10.127 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.020    11.147    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y88        LUT2 (Prop_lut2_I1_O)        0.053    11.200 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5/O
                         net (fo=1, routed)           0.000    11.200    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]_i_5_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323    11.523 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.523    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift__0[2]
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.748   105.223    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]/C
                         clock pessimism              0.252   105.474    
                         clock uncertainty           -0.122   105.353    
    SLICE_X133Y88        FDCE (Setup_fdce_C_D)        0.051   105.404    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]
  -------------------------------------------------------------------
                         required time                        105.404    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 93.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.812%)  route 0.110ns (48.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.688     1.914    u_ila_0/inst/ila_core_inst/out
    SLICE_X134Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y80        FDRE (Prop_fdre_C_Q)         0.118     2.032 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][109]/Q
                         net (fo=1, routed)           0.110     2.142    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][109]
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.925     2.418    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/CLK
                         clock pessimism             -0.476     1.943    
    SLICE_X132Y79        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.097    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.952%)  route 0.144ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.688     1.914    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X124Y87        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y87        FDRE (Prop_fdre_C_Q)         0.100     2.014 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/Q
                         net (fo=4, routed)           0.144     2.158    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CAP_WR_EN_O_reg
    RAMB18_X4Y34         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.962     2.455    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y34         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.476     1.979    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.075    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.879%)  route 0.235ns (70.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.687     1.913    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X124Y84        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y84        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=4, routed)           0.235     2.247    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][5]
    RAMB18_X4Y34         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.962     2.455    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y34         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.476     1.979    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.162    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][103]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.687     1.913    u_ila_0/inst/ila_core_inst/out
    SLICE_X133Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][103]/Q
                         net (fo=1, routed)           0.100     2.113    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][103]
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.925     2.418    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/CLK
                         clock pessimism             -0.495     1.924    
    SLICE_X132Y79        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.022    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.130%)  route 0.117ns (53.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.689     1.915    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X135Y81        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDCE (Prop_fdce_C_Q)         0.100     2.015 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]/Q
                         net (fo=3, routed)           0.117     2.132    u_ila_0/inst/ila_core_inst/probe8[7]
    SLICE_X132Y81        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.927     2.420    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y81        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism             -0.476     1.945    
    SLICE_X132Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.039    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][105]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.687     1.913    u_ila_0/inst/ila_core_inst/out
    SLICE_X133Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][105]/Q
                         net (fo=1, routed)           0.100     2.113    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][105]
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.925     2.418    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/CLK
                         clock pessimism             -0.495     1.924    
    SLICE_X132Y79        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.019    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.687     1.913    u_ila_0/inst/ila_core_inst/out
    SLICE_X133Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][102]/Q
                         net (fo=1, routed)           0.100     2.113    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][102]
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.925     2.418    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
                         clock pessimism             -0.495     1.924    
    SLICE_X132Y79        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.016    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (41.010%)  route 0.170ns (58.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.689     1.915    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y81        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y81        FDCE (Prop_fdce_C_Q)         0.118     2.033 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[0]/Q
                         net (fo=3, routed)           0.170     2.203    u_ila_0/inst/ila_core_inst/probe8[0]
    SLICE_X132Y82        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.928     2.421    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y82        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism             -0.476     1.946    
    SLICE_X132Y82        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.100    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.687     1.913    u_ila_0/inst/ila_core_inst/out
    SLICE_X133Y80        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][104]/Q
                         net (fo=1, routed)           0.100     2.113    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][104]
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.925     2.418    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y79        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
                         clock pessimism             -0.495     1.924    
    SLICE_X132Y79        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     2.010    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.936%)  route 0.114ns (49.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.689     1.915    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y81        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y81        FDCE (Prop_fdce_C_Q)         0.118     2.033 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[2]/Q
                         net (fo=3, routed)           0.114     2.146    u_ila_0/inst/ila_core_inst/probe8[2]
    SLICE_X132Y81        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.927     2.420    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y81        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
                         clock pessimism             -0.476     1.945    
    SLICE_X132Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.043    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB18_X4Y34     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y15     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         100.000     98.000     IDELAY_X1Y22     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_idelay_data0/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         100.000     98.000     IDELAY_X1Y16     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_idelay_data0/C
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y2    u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         100.000     98.548     ILOGIC_X1Y22     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         100.000     98.548     ILOGIC_X1Y16     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y86    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y82    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y82    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y76    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y76    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y76    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y76    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y79    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y79    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y79    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y79    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y79    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y79    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 0.361ns (3.017%)  route 11.605ns (96.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 25.360 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.796     5.508    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X104Y84        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.308     5.816 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=115, routed)        11.605    17.421    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_di_o[4]
    SLICE_X108Y49        LUT6 (Prop_lut6_I1_O)        0.053    17.474 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[4]_i_1__8/O
                         net (fo=1, routed)           0.000    17.474    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[4]_i_1__8_n_0
    SLICE_X108Y49        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.885    25.360    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X108Y49        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.252    25.611    
                         clock uncertainty           -0.094    25.517    
    SLICE_X108Y49        FDRE (Setup_fdre_C_D)        0.073    25.590    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         25.590    
                         arrival time                         -17.474    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.897ns  (logic 0.361ns (3.034%)  route 11.536ns (96.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 25.359 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.796     5.508    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X104Y84        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.308     5.816 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=115, routed)        11.536    17.353    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_di_o[4]
    SLICE_X108Y45        LUT6 (Prop_lut6_I1_O)        0.053    17.406 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow[4]_i_1__12/O
                         net (fo=1, routed)           0.000    17.406    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow[4]_i_1__12_n_0
    SLICE_X108Y45        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.884    25.359    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_o
    SLICE_X108Y45        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.252    25.610    
                         clock uncertainty           -0.094    25.516    
    SLICE_X108Y45        FDRE (Setup_fdre_C_D)        0.073    25.589    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         25.589    
                         arrival time                         -17.406    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.600ns  (logic 0.404ns (3.483%)  route 11.196ns (96.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 25.140 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X111Y85        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.246     5.758 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=115, routed)        11.196    16.954    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/s_di_o[3]
    SLICE_X88Y76         LUT6 (Prop_lut6_I1_O)        0.158    17.112 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shadow[3]_i_1__79/O
                         net (fo=1, routed)           0.000    17.112    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shadow[3]_i_1__79_n_0
    SLICE_X88Y76         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.665    25.140    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/s_dclk_o
    SLICE_X88Y76         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.324    25.463    
                         clock uncertainty           -0.094    25.369    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)        0.035    25.404    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         25.404    
                         arrival time                         -17.112    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 0.404ns (3.513%)  route 11.095ns (96.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 25.123 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X111Y85        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.246     5.758 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=115, routed)        11.095    16.854    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/s_di_o[3]
    SLICE_X79Y77         LUT6 (Prop_lut6_I1_O)        0.158    17.012 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shadow[3]_i_1__91/O
                         net (fo=1, routed)           0.000    17.012    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shadow[3]_i_1__91_n_0
    SLICE_X79Y77         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.648    25.123    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/s_dclk_o
    SLICE_X79Y77         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.252    25.374    
                         clock uncertainty           -0.094    25.280    
    SLICE_X79Y77         FDRE (Setup_fdre_C_D)        0.034    25.314    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         25.314    
                         arrival time                         -17.012    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.574ns  (logic 0.404ns (3.491%)  route 11.170ns (96.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 25.142 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X111Y85        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.246     5.758 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=115, routed)        11.170    16.928    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/s_di_o[3]
    SLICE_X92Y76         LUT6 (Prop_lut6_I1_O)        0.158    17.086 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shadow[3]_i_1__78/O
                         net (fo=1, routed)           0.000    17.086    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shadow[3]_i_1__78_n_0
    SLICE_X92Y76         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.667    25.142    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/s_dclk_o
    SLICE_X92Y76         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.324    25.465    
                         clock uncertainty           -0.094    25.371    
    SLICE_X92Y76         FDRE (Setup_fdre_C_D)        0.035    25.406    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         25.406    
                         arrival time                         -17.086    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 0.361ns (3.082%)  route 11.350ns (96.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 25.357 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.796     5.508    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X104Y84        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.308     5.816 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=115, routed)        11.350    17.167    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_di_o[4]
    SLICE_X105Y43        LUT6 (Prop_lut6_I1_O)        0.053    17.220 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[4]_i_1__6/O
                         net (fo=1, routed)           0.000    17.220    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[4]_i_1__6_n_0
    SLICE_X105Y43        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.882    25.357    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X105Y43        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.252    25.608    
                         clock uncertainty           -0.094    25.514    
    SLICE_X105Y43        FDRE (Setup_fdre_C_D)        0.035    25.549    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                         -17.220    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.361ns (3.122%)  route 11.204ns (96.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 25.353 - 20.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.791     5.503    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X94Y88         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDRE (Prop_fdre_C_Q)         0.308     5.811 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=213, routed)        11.204    17.015    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dwe_o
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.053    17.068 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[1]_i_1__8/O
                         net (fo=1, routed)           0.000    17.068    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/next_state[1]
    SLICE_X101Y48        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.878    25.353    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X101Y48        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.252    25.604    
                         clock uncertainty           -0.094    25.510    
    SLICE_X101Y48        FDRE (Setup_fdre_C_D)        0.035    25.545    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                         -17.068    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 0.361ns (3.132%)  route 11.167ns (96.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 25.352 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.796     5.508    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X104Y84        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.308     5.816 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=115, routed)        11.167    16.983    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_di_o[4]
    SLICE_X101Y41        LUT6 (Prop_lut6_I1_O)        0.053    17.036 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[4]_i_1__10/O
                         net (fo=1, routed)           0.000    17.036    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[4]_i_1__10_n_0
    SLICE_X101Y41        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.877    25.352    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X101Y41        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.252    25.603    
                         clock uncertainty           -0.094    25.509    
    SLICE_X101Y41        FDRE (Setup_fdre_C_D)        0.035    25.544    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                         -17.036    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.513ns  (logic 0.361ns (3.136%)  route 11.152ns (96.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 25.349 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.796     5.508    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X104Y84        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.308     5.816 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=115, routed)        11.152    16.968    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_di_o[4]
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.053    17.021 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[4]_i_1__15/O
                         net (fo=1, routed)           0.000    17.021    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[4]_i_1__15_n_0
    SLICE_X97Y39         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.874    25.349    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X97Y39         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.252    25.600    
                         clock uncertainty           -0.094    25.506    
    SLICE_X97Y39         FDRE (Setup_fdre_C_D)        0.035    25.541    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         25.541    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                  8.520    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.347ns  (logic 0.404ns (3.561%)  route 10.943ns (96.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 25.136 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X111Y85        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.246     5.758 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=115, routed)        10.943    16.701    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/s_di_o[3]
    SLICE_X85Y74         LUT6 (Prop_lut6_I1_O)        0.158    16.859 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shadow[3]_i_1__96/O
                         net (fo=1, routed)           0.000    16.859    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shadow[3]_i_1__96_n_0
    SLICE_X85Y74         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.661    25.136    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/s_dclk_o
    SLICE_X85Y74         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.324    25.459    
                         clock uncertainty           -0.094    25.365    
    SLICE_X85Y74         FDRE (Setup_fdre_C_D)        0.035    25.400    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         25.400    
                         arrival time                         -16.859    
  -------------------------------------------------------------------
                         slack                                  8.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.364%)  route 0.175ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.638     1.864    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X77Y83         FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.100     1.964 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.175     2.139    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_muConfig[4099]_3[14]
    SLICE_X84Y82         FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.880     2.373    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X84Y82         FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism             -0.316     2.058    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.043     2.101    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.481%)  route 0.101ns (48.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.634     1.860    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y129       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y129       FDRE (Prop_fdre_C_Q)         0.107     1.967 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][124]/Q
                         net (fo=1, routed)           0.101     2.068    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][31]
    RAMB36_X5Y25         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.886     2.379    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X5Y25         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.904    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.119     2.023    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.799%)  route 0.104ns (49.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.632     1.858    u_ila_1/inst/ila_core_inst/out
    SLICE_X122Y132       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y132       FDRE (Prop_fdre_C_Q)         0.107     1.965 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][85]/Q
                         net (fo=1, routed)           0.104     2.068    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][28]
    RAMB36_X4Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.885     2.378    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     1.904    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.117     2.021    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.799%)  route 0.104ns (49.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.637     1.863    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y132       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y132       FDRE (Prop_fdre_C_Q)         0.107     1.970 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][157]/Q
                         net (fo=1, routed)           0.104     2.073    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][160][28]
    RAMB36_X5Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.891     2.384    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X5Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.909    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.117     2.026    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.636     1.862    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y131       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y131       FDRE (Prop_fdre_C_Q)         0.107     1.969 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][135]/Q
                         net (fo=1, routed)           0.099     2.068    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][160][8]
    RAMB36_X5Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.891     2.384    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X5Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.909    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.111     2.020    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.632     1.858    u_ila_1/inst/ila_core_inst/out
    SLICE_X122Y132       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y132       FDRE (Prop_fdre_C_Q)         0.107     1.965 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][87]/Q
                         net (fo=1, routed)           0.099     2.064    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][30]
    RAMB36_X4Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.885     2.378    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     1.904    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.111     2.015    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.637     1.863    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y132       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y132       FDRE (Prop_fdre_C_Q)         0.107     1.970 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][159]/Q
                         net (fo=1, routed)           0.099     2.069    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][160][30]
    RAMB36_X5Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.891     2.384    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X5Y26         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.909    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.111     2.020    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.633     1.859    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y128       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y128       FDRE (Prop_fdre_C_Q)         0.107     1.966 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][111]/Q
                         net (fo=1, routed)           0.099     2.065    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][19]
    RAMB36_X5Y25         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.886     2.379    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X5Y25         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.904    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     2.015    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.631     1.857    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y123       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y123       FDRE (Prop_fdre_C_Q)         0.107     1.964 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/Q
                         net (fo=1, routed)           0.099     2.063    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][196][19]
    RAMB36_X5Y24         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.883     2.376    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X5Y24         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.901    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     2.012    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.328%)  route 0.154ns (56.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.636     1.862    u_ila_1/inst/ila_core_inst/out
    SLICE_X134Y119       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y119       FDRE (Prop_fdre_C_Q)         0.118     1.980 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][1]/Q
                         net (fo=1, routed)           0.154     2.134    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[1]
    RAMB18_X5Y47         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.889     2.382    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X5Y47         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.456     1.926    
    RAMB18_X5Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.081    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y5  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt5_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y6  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt6_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y7  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt7_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.495         20.000      17.505     RAMB18_X4Y34        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         20.000      17.505     RAMB36_X5Y16        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3     u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y118       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y117       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y116       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X90Y116       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    u_clock_module/u_clk_wiz_sysclk/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  u_clock_module/IDELAYCTRL_adc/REFCLK
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    u_clock_module/u_clk_wiz_sysclk/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  u_clock_module/IDELAYCTRL_adc/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y11   u_clock_module/u_clk_wiz_sysclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.246ns (13.552%)  route 1.569ns (86.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 24.966 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.602     5.314    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDRE (Prop_fdre_C_Q)         0.246     5.560 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.569     7.130    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.491    24.966    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    25.203    
                         clock uncertainty           -0.259    24.944    
    SLICE_X106Y136       FDRE (Setup_fdre_C_D)       -0.098    24.846    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.846    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.847ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.246ns (14.600%)  route 1.439ns (85.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 24.966 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.602     5.314    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDRE (Prop_fdre_C_Q)         0.246     5.560 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.439     6.999    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.491    24.966    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    25.203    
                         clock uncertainty           -0.259    24.944    
    SLICE_X106Y136       FDRE (Setup_fdre_C_D)       -0.098    24.846    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.846    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 17.847    

Slack (MET) :             18.062ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.269ns (17.560%)  route 1.263ns (82.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.599     5.311    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X96Y142        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.269     5.580 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           1.263     6.843    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X89Y138        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.482    24.957    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y138        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.238    25.194    
                         clock uncertainty           -0.259    24.935    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)       -0.030    24.905    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 18.062    

Slack (MET) :             18.088ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.308ns (20.226%)  route 1.215ns (79.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 24.964 - 20.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.601     5.313    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X102Y143       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y143       FDRE (Prop_fdre_C_Q)         0.308     5.621 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           1.215     6.836    u_ila_3/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.489    24.964    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.238    25.201    
                         clock uncertainty           -0.259    24.942    
    SLICE_X102Y141       FDRE (Setup_fdre_C_D)       -0.018    24.924    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         24.924    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 18.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.118ns (17.206%)  route 0.568ns (82.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.604     1.830    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X102Y143       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y143       FDRE (Prop_fdre_C_Q)         0.118     1.948 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.568     2.516    u_ila_3/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.823     2.316    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism             -0.268     2.049    
                         clock uncertainty            0.259     2.308    
    SLICE_X102Y141       FDRE (Hold_fdre_C_D)         0.032     2.340    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.206%)  route 0.604ns (85.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.602     1.828    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X96Y142        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.100     1.928 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.604     2.532    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X89Y138        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.816     2.309    u_ila_3/inst/ila_core_inst/out
    SLICE_X89Y138        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism             -0.268     2.042    
                         clock uncertainty            0.259     2.301    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.044     2.345    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.091ns (12.216%)  route 0.654ns (87.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.604     1.830    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDRE (Prop_fdre_C_Q)         0.091     1.921 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.654     2.575    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.823     2.316    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     2.049    
                         clock uncertainty            0.259     2.308    
    SLICE_X106Y136       FDRE (Hold_fdre_C_D)         0.006     2.314    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.091ns (11.000%)  route 0.736ns (89.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.604     1.830    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDRE (Prop_fdre_C_Q)         0.091     1.921 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.736     2.657    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.823     2.316    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X106Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     2.049    
                         clock uncertainty            0.259     2.308    
    SLICE_X106Y136       FDRE (Hold_fdre_C_D)         0.009     2.317    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.697ns  (logic 0.246ns (14.496%)  route 1.451ns (85.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 105.222 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 85.573 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.861    85.573    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X128Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y97        FDRE (Prop_fdre_C_Q)         0.246    85.819 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.451    87.270    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X127Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.747   105.222    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X127Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148   105.369    
                         clock uncertainty           -0.242   105.127    
    SLICE_X127Y97        FDRE (Setup_fdre_C_D)       -0.135   104.992    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -87.270    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.615ns  (logic 0.282ns (17.459%)  route 1.333ns (82.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 105.161 - 100.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 85.510 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.798    85.510    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X120Y82        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y82        FDRE (Prop_fdre_C_Q)         0.282    85.792 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.333    87.126    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X121Y82        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.686   105.161    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X121Y82        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148   105.308    
                         clock uncertainty           -0.242   105.066    
    SLICE_X121Y82        FDRE (Setup_fdre_C_D)       -0.120   104.946    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        104.946    
                         arrival time                         -87.126    
  -------------------------------------------------------------------
                         slack                                 17.821    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.728ns  (logic 0.269ns (15.565%)  route 1.459ns (84.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 105.220 - 100.000 ) 
    Source Clock Delay      (SCD):    5.518ns = ( 85.518 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.806    85.518    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X121Y91        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y91        FDRE (Prop_fdre_C_Q)         0.269    85.787 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           1.459    87.247    u_ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X127Y90        FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.745   105.220    u_ila_0/inst/ila_core_inst/out
    SLICE_X127Y90        FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.148   105.367    
                         clock uncertainty           -0.242   105.125    
    SLICE_X127Y90        FDRE (Setup_fdre_C_D)       -0.045   105.080    u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                        105.080    
                         arrival time                         -87.247    
  -------------------------------------------------------------------
                         slack                                 17.834    

Slack (MET) :             17.890ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.672ns  (logic 0.308ns (18.420%)  route 1.364ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 105.221 - 100.000 ) 
    Source Clock Delay      (SCD):    5.519ns = ( 85.519 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.807    85.519    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X120Y94        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y94        FDRE (Prop_fdre_C_Q)         0.308    85.827 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           1.364    87.191    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X127Y93        FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.746   105.221    u_ila_0/inst/ila_core_inst/out
    SLICE_X127Y93        FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.148   105.368    
                         clock uncertainty           -0.242   105.126    
    SLICE_X127Y93        FDRE (Setup_fdre_C_D)       -0.045   105.081    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                         -87.191    
  -------------------------------------------------------------------
                         slack                                 17.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.118ns (15.244%)  route 0.656ns (84.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.663     1.889    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X120Y94        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y94        FDRE (Prop_fdre_C_Q)         0.118     2.007 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.656     2.663    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X127Y93        FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.932     2.425    u_ila_0/inst/ila_core_inst/out
    SLICE_X127Y93        FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism             -0.201     2.225    
                         clock uncertainty            0.242     2.467    
    SLICE_X127Y93        FDRE (Hold_fdre_C_D)         0.038     2.505    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.107ns (14.614%)  route 0.625ns (85.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.657     1.883    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X120Y82        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y82        FDRE (Prop_fdre_C_Q)         0.107     1.990 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.625     2.615    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X121Y82        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.895     2.388    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X121Y82        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.188    
                         clock uncertainty            0.242     2.430    
    SLICE_X121Y82        FDRE (Hold_fdre_C_D)         0.011     2.441    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.091ns (12.380%)  route 0.644ns (87.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.694     1.920    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X128Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y97        FDRE (Prop_fdre_C_Q)         0.091     2.011 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.644     2.655    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X127Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.933     2.426    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X127Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.226    
                         clock uncertainty            0.242     2.468    
    SLICE_X127Y97        FDRE (Hold_fdre_C_D)         0.006     2.474    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.100ns (12.528%)  route 0.698ns (87.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.662     1.888    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X121Y91        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y91        FDRE (Prop_fdre_C_Q)         0.100     1.988 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.698     2.686    u_ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X127Y90        FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.931     2.424    u_ila_0/inst/ila_core_inst/out
    SLICE_X127Y90        FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism             -0.201     2.224    
                         clock uncertainty            0.242     2.466    
    SLICE_X127Y90        FDRE (Hold_fdre_C_D)         0.038     2.504    u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.236ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.246ns (10.838%)  route 2.024ns (89.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 24.966 - 20.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.603     5.315    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X107Y137       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDRE (Prop_fdre_C_Q)         0.246     5.561 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           2.024     7.585    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.491    24.966    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    25.203    
                         clock uncertainty           -0.259    24.944    
    SLICE_X107Y136       FDRE (Setup_fdre_C_D)       -0.123    24.821    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.821    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 17.236    

Slack (MET) :             17.938ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.246ns (15.672%)  route 1.324ns (84.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.602     5.314    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X105Y137       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y137       FDRE (Prop_fdre_C_Q)         0.246     5.560 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.324     6.884    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X105Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.494    24.969    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X105Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    25.206    
                         clock uncertainty           -0.259    24.947    
    SLICE_X105Y141       FDRE (Setup_fdre_C_D)       -0.125    24.822    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                 17.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.091ns (13.350%)  route 0.591ns (86.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.605     1.831    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X105Y137       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y137       FDRE (Prop_fdre_C_Q)         0.091     1.922 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.591     2.512    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X105Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.827     2.320    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X105Y141       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     2.053    
                         clock uncertainty            0.259     2.312    
    SLICE_X105Y141       FDRE (Hold_fdre_C_D)         0.009     2.321    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.091ns (10.546%)  route 0.772ns (89.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.605     1.831    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X107Y137       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDRE (Prop_fdre_C_Q)         0.091     1.922 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.772     2.694    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.823     2.316    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X107Y136       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     2.049    
                         clock uncertainty            0.259     2.308    
    SLICE_X107Y136       FDRE (Hold_fdre_C_D)        -0.005     2.303    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.657ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.246ns (13.945%)  route 1.518ns (86.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 25.222 - 20.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.859     5.571    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X125Y96        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y96        FDRE (Prop_fdre_C_Q)         0.246     5.817 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.518     7.335    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X125Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.747    25.222    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X125Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148    25.369    
                         clock uncertainty           -0.242    25.127    
    SLICE_X125Y97        FDRE (Setup_fdre_C_D)       -0.135    24.992    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.992    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 17.657    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.269ns (15.383%)  route 1.480ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 25.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.852     5.564    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X128Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y83        FDCE (Prop_fdce_C_Q)         0.269     5.833 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/Q
                         net (fo=6, routed)           1.480     7.313    u_vio_2/inst/PROBE_IN_INST/D[0]
    SLICE_X110Y92        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.690    25.165    u_vio_2/inst/PROBE_IN_INST/clk
    SLICE_X110Y92        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.148    25.312    
                         clock uncertainty           -0.242    25.070    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.009    25.061    u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.061    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 17.748    

Slack (MET) :             17.801ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.246ns (15.583%)  route 1.333ns (84.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 25.167 - 20.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X123Y95        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y95        FDRE (Prop_fdre_C_Q)         0.246     5.816 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.333     7.149    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X120Y96        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.692    25.167    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X120Y96        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148    25.314    
                         clock uncertainty           -0.242    25.072    
    SLICE_X120Y96        FDRE (Setup_fdre_C_D)       -0.123    24.949    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.949    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 17.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.091ns (12.933%)  route 0.613ns (87.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.690     1.916    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X123Y95        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y95        FDRE (Prop_fdre_C_Q)         0.091     2.007 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.613     2.619    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X120Y96        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.903     2.396    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X120Y96        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.196    
                         clock uncertainty            0.242     2.438    
    SLICE_X120Y96        FDRE (Hold_fdre_C_D)        -0.006     2.432    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.091ns (11.532%)  route 0.698ns (88.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X125Y96        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y96        FDRE (Prop_fdre_C_Q)         0.091     2.008 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.698     2.706    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X125Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.933     2.426    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X125Y97        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.226    
                         clock uncertainty            0.242     2.468    
    SLICE_X125Y97        FDRE (Hold_fdre_C_D)         0.006     2.474    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.100ns (12.615%)  route 0.693ns (87.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.688     1.914    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X128Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y83        FDCE (Prop_fdce_C_Q)         0.100     2.014 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/Q
                         net (fo=6, routed)           0.693     2.707    u_vio_2/inst/PROBE_IN_INST/D[0]
    SLICE_X110Y92        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.900     2.393    u_vio_2/inst/PROBE_IN_INST/clk
    SLICE_X110Y92        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism             -0.201     2.193    
                         clock uncertainty            0.242     2.435    
    SLICE_X110Y92        FDRE (Hold_fdre_C_D)         0.037     2.472    u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.007ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.269ns (16.877%)  route 1.325ns (83.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 105.225 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.325     7.164    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X140Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.750   105.225    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X140Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/C
                         clock pessimism              0.324   105.548    
                         clock uncertainty           -0.122   105.426    
    SLICE_X140Y88        FDCE (Recov_fdce_C_CLR)     -0.255   105.172    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 98.007    

Slack (MET) :             98.031ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.269ns (17.127%)  route 1.302ns (82.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 105.225 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.302     7.141    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.750   105.225    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/C
                         clock pessimism              0.324   105.548    
                         clock uncertainty           -0.122   105.426    
    SLICE_X139Y89        FDCE (Recov_fdce_C_CLR)     -0.255   105.172    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 98.031    

Slack (MET) :             98.094ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.269ns (17.127%)  route 1.302ns (82.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 105.225 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.302     7.141    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X138Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.750   105.225    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/C
                         clock pessimism              0.324   105.548    
                         clock uncertainty           -0.122   105.426    
    SLICE_X138Y89        FDCE (Recov_fdce_C_CLR)     -0.192   105.234    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        105.234    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 98.094    

Slack (MET) :             98.094ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.269ns (17.127%)  route 1.302ns (82.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 105.225 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.302     7.141    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X138Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.750   105.225    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]/C
                         clock pessimism              0.324   105.548    
                         clock uncertainty           -0.122   105.426    
    SLICE_X138Y89        FDCE (Recov_fdce_C_CLR)     -0.192   105.234    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        105.234    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 98.094    

Slack (MET) :             98.251ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.269ns (19.937%)  route 1.080ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.080     6.920    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]/C
                         clock pessimism              0.324   105.547    
                         clock uncertainty           -0.122   105.425    
    SLICE_X139Y88        FDCE (Recov_fdce_C_CLR)     -0.255   105.171    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 98.251    

Slack (MET) :             98.251ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.269ns (19.937%)  route 1.080ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.080     6.920    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/C
                         clock pessimism              0.324   105.547    
                         clock uncertainty           -0.122   105.425    
    SLICE_X139Y88        FDCE (Recov_fdce_C_CLR)     -0.255   105.171    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 98.251    

Slack (MET) :             98.314ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.269ns (19.937%)  route 1.080ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.080     6.920    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X138Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/C
                         clock pessimism              0.324   105.547    
                         clock uncertainty           -0.122   105.425    
    SLICE_X138Y88        FDCE (Recov_fdce_C_CLR)     -0.192   105.233    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 98.314    

Slack (MET) :             98.314ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.269ns (19.937%)  route 1.080ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 105.224 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.080     6.920    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X138Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.749   105.224    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[3]/C
                         clock pessimism              0.324   105.547    
                         clock uncertainty           -0.122   105.425    
    SLICE_X138Y88        FDCE (Recov_fdce_C_CLR)     -0.192   105.233    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 98.314    

Slack (MET) :             98.349ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.269ns (21.530%)  route 0.980ns (78.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 105.222 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.980     6.820    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y86        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.747   105.222    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/C
                         clock pessimism              0.324   105.545    
                         clock uncertainty           -0.122   105.424    
    SLICE_X139Y86        FDCE (Recov_fdce_C_CLR)     -0.255   105.169    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]
  -------------------------------------------------------------------
                         required time                        105.168    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 98.349    

Slack (MET) :             98.349ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.269ns (21.530%)  route 0.980ns (78.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 105.222 - 100.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.858     5.570    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.269     5.839 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.980     6.820    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y86        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.747   105.222    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/C
                         clock pessimism              0.324   105.545    
                         clock uncertainty           -0.122   105.424    
    SLICE_X139Y86        FDCE (Recov_fdce_C_CLR)     -0.255   105.169    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.168    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 98.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.804%)  route 0.225ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.225     2.241    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y88        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.804%)  route 0.225ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.225     2.241    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y88        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.804%)  route 0.225ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.225     2.241    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y88        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.804%)  route 0.225ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.225     2.241    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y88        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/bitslip_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.116%)  route 0.283ns (73.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.283     2.300    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/bitslip_reg/C
                         clock pessimism             -0.476     1.952    
    SLICE_X135Y88        FDCE (Remov_fdce_C_CLR)     -0.069     1.883    u_ad_inf/u_adc_sample_interface/u_iob_module_int/bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.597%)  route 0.276ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.276     2.293    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y89        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.597%)  route 0.276ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.276     2.293    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y89        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.597%)  route 0.276ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.276     2.293    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y89        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.597%)  route 0.276ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.276     2.293    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]/C
                         clock pessimism             -0.495     1.933    
    SLICE_X133Y89        FDCE (Remov_fdce_C_CLR)     -0.069     1.864    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.410%)  route 0.327ns (76.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.691     1.917    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y86        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y86        FDCE (Prop_fdce_C_Q)         0.100     2.017 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.327     2.344    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X134Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.934     2.427    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/C
                         clock pessimism             -0.476     1.952    
    SLICE_X134Y89        FDCE (Remov_fdce_C_CLR)     -0.050     1.902    u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.669ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.572ns  (logic 0.376ns (10.526%)  route 3.196ns (89.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 105.219 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.505    89.082    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X125Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.744   105.219    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X125Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]/C
                         clock pessimism              0.148   105.366    
                         clock uncertainty           -0.242   105.124    
    SLICE_X125Y88        FDCE (Recov_fdce_C_CLR)     -0.374   104.750    u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[0]
  -------------------------------------------------------------------
                         required time                        104.750    
                         arrival time                         -89.082    
  -------------------------------------------------------------------
                         slack                                 15.669    

Slack (MET) :             15.669ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.572ns  (logic 0.376ns (10.526%)  route 3.196ns (89.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 105.219 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.505    89.082    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X125Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.744   105.219    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X125Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[3]/C
                         clock pessimism              0.148   105.366    
                         clock uncertainty           -0.242   105.124    
    SLICE_X125Y88        FDCE (Recov_fdce_C_CLR)     -0.374   104.750    u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[3]
  -------------------------------------------------------------------
                         required time                        104.750    
                         arrival time                         -89.082    
  -------------------------------------------------------------------
                         slack                                 15.669    

Slack (MET) :             15.883ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.359ns  (logic 0.376ns (11.194%)  route 2.983ns (88.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 105.220 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.291    88.868    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.745   105.220    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]/C
                         clock pessimism              0.148   105.367    
                         clock uncertainty           -0.242   105.125    
    SLICE_X127Y89        FDCE (Recov_fdce_C_CLR)     -0.374   104.751    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]
  -------------------------------------------------------------------
                         required time                        104.752    
                         arrival time                         -88.868    
  -------------------------------------------------------------------
                         slack                                 15.883    

Slack (MET) :             15.883ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.359ns  (logic 0.376ns (11.194%)  route 2.983ns (88.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 105.220 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.291    88.868    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.745   105.220    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]/C
                         clock pessimism              0.148   105.367    
                         clock uncertainty           -0.242   105.125    
    SLICE_X127Y89        FDCE (Recov_fdce_C_CLR)     -0.374   104.751    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]
  -------------------------------------------------------------------
                         required time                        104.752    
                         arrival time                         -88.868    
  -------------------------------------------------------------------
                         slack                                 15.883    

Slack (MET) :             15.885ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.357ns  (logic 0.376ns (11.200%)  route 2.981ns (88.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 105.220 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.290    88.867    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X125Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.745   105.220    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X125Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[2]/C
                         clock pessimism              0.148   105.367    
                         clock uncertainty           -0.242   105.125    
    SLICE_X125Y89        FDCE (Recov_fdce_C_CLR)     -0.374   104.751    u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value_reg[2]
  -------------------------------------------------------------------
                         required time                        104.752    
                         arrival time                         -88.867    
  -------------------------------------------------------------------
                         slack                                 15.885    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.331ns  (logic 0.376ns (11.289%)  route 2.955ns (88.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 105.221 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.263    88.840    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.746   105.221    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]/C
                         clock pessimism              0.148   105.368    
                         clock uncertainty           -0.242   105.126    
    SLICE_X131Y89        FDCE (Recov_fdce_C_CLR)     -0.374   104.752    u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[1]
  -------------------------------------------------------------------
                         required time                        104.753    
                         arrival time                         -88.840    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.331ns  (logic 0.376ns (11.289%)  route 2.955ns (88.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 105.221 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.263    88.840    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.746   105.221    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[2]/C
                         clock pessimism              0.148   105.368    
                         clock uncertainty           -0.242   105.126    
    SLICE_X131Y89        FDCE (Recov_fdce_C_CLR)     -0.374   104.752    u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value_reg[2]
  -------------------------------------------------------------------
                         required time                        104.753    
                         arrival time                         -88.840    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.331ns  (logic 0.376ns (11.289%)  route 2.955ns (88.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 105.221 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.263    88.840    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y89        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.746   105.221    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y89        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[1]/C
                         clock pessimism              0.148   105.368    
                         clock uncertainty           -0.242   105.126    
    SLICE_X131Y89        FDCE (Recov_fdce_C_CLR)     -0.374   104.752    u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value_reg[1]
  -------------------------------------------------------------------
                         required time                        104.753    
                         arrival time                         -88.840    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             16.015ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.227ns  (logic 0.376ns (11.653%)  route 2.851ns (88.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 105.219 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.159    88.736    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.744   105.219    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]/C
                         clock pessimism              0.148   105.366    
                         clock uncertainty           -0.242   105.124    
    SLICE_X127Y88        FDCE (Recov_fdce_C_CLR)     -0.374   104.750    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]
  -------------------------------------------------------------------
                         required time                        104.750    
                         arrival time                         -88.736    
  -------------------------------------------------------------------
                         slack                                 16.015    

Slack (MET) :             16.015ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        3.227ns  (logic 0.376ns (11.653%)  route 2.851ns (88.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 105.219 - 100.000 ) 
    Source Clock Delay      (SCD):    5.509ns = ( 85.509 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.797    85.509    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.308    85.817 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.692    86.509    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.068    86.577 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         2.159    88.736    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y88        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.744   105.219    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y88        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]/C
                         clock pessimism              0.148   105.366    
                         clock uncertainty           -0.242   105.124    
    SLICE_X127Y88        FDCE (Recov_fdce_C_CLR)     -0.374   104.750    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]
  -------------------------------------------------------------------
                         required time                        104.750    
                         arrival time                         -88.736    
  -------------------------------------------------------------------
                         slack                                 16.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.148ns (18.608%)  route 0.647ns (81.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.361     2.677    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X106Y80        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.890     2.383    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X106Y80        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/C
                         clock pessimism             -0.201     2.183    
                         clock uncertainty            0.242     2.425    
    SLICE_X106Y80        FDCE (Remov_fdce_C_CLR)     -0.093     2.332    u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.148ns (15.959%)  route 0.779ns (84.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.493     2.809    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X118Y80        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.893     2.386    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X118Y80        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/C
                         clock pessimism             -0.201     2.186    
                         clock uncertainty            0.242     2.428    
    SLICE_X118Y80        FDCE (Remov_fdce_C_CLR)     -0.093     2.335    u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.148ns (13.610%)  route 0.939ns (86.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.653     2.969    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X128Y83        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.926     2.419    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X128Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                         clock pessimism             -0.201     2.219    
                         clock uncertainty            0.242     2.461    
    SLICE_X128Y83        FDCE (Remov_fdce_C_CLR)     -0.112     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.148ns (13.610%)  route 0.939ns (86.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.653     2.969    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X128Y83        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.926     2.419    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X128Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg/C
                         clock pessimism             -0.201     2.219    
                         clock uncertainty            0.242     2.461    
    SLICE_X128Y83        FDCE (Remov_fdce_C_CLR)     -0.112     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done_reg
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.148ns (12.968%)  route 0.993ns (87.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.707     3.023    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y84        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.926     2.419    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y84        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[3]/C
                         clock pessimism             -0.201     2.219    
                         clock uncertainty            0.242     2.461    
    SLICE_X127Y84        FDCE (Remov_fdce_C_CLR)     -0.112     2.349    u_ad_inf/u_adc_sample_interface/u_ctrl_module/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.148ns (12.769%)  route 1.011ns (87.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.725     3.041    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X129Y77        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.920     2.413    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y77        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/C
                         clock pessimism             -0.201     2.213    
                         clock uncertainty            0.242     2.455    
    SLICE_X129Y77        FDCE (Remov_fdce_C_CLR)     -0.112     2.343    u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.148ns (12.769%)  route 1.011ns (87.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.725     3.041    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X129Y77        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.920     2.413    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y77        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/C
                         clock pessimism             -0.201     2.213    
                         clock uncertainty            0.242     2.455    
    SLICE_X129Y77        FDCE (Remov_fdce_C_CLR)     -0.112     2.343    u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.148ns (12.354%)  route 1.050ns (87.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.763     3.080    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y83        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.929     2.422    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[1]/C
                         clock pessimism             -0.201     2.222    
                         clock uncertainty            0.242     2.464    
    SLICE_X134Y83        FDCE (Remov_fdce_C_CLR)     -0.093     2.371    u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.148ns (12.354%)  route 1.050ns (87.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.763     3.080    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y83        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.929     2.422    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[2]/C
                         clock pessimism             -0.201     2.222    
                         clock uncertainty            0.242     2.464    
    SLICE_X134Y83        FDCE (Remov_fdce_C_CLR)     -0.093     2.371    u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.148ns (12.354%)  route 1.050ns (87.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.656     1.882    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X108Y83        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.118     2.000 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.287     2.286    u_clock_module/bbstub_probe_out1[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.030     2.316 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.763     3.080    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X134Y83        FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.929     2.422    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X134Y83        FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[3]/C
                         clock pessimism             -0.201     2.222    
                         clock uncertainty            0.242     2.464    
    SLICE_X134Y83        FDCE (Remov_fdce_C_CLR)     -0.093     2.371    u_ad_inf/u_adc_sample_interface/u_ctrl_module/cnt_timing_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.709    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.058ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 0.322ns (5.225%)  route 5.840ns (94.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.232    11.675    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y154       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y154       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[23]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y154       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[23]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                 13.058    

Slack (MET) :             13.058ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 0.322ns (5.225%)  route 5.840ns (94.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.232    11.675    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y154       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y154       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[24]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y154       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[24]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                 13.058    

Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.322ns (5.309%)  route 5.743ns (94.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.134    11.577    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X133Y152       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X133Y152       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[13]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X133Y152       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[13]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.322ns (5.312%)  route 5.740ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.132    11.575    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y155       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[26]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y155       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[26]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.322ns (5.312%)  route 5.740ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.132    11.575    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y155       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[27]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y155       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[27]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.322ns (5.312%)  route 5.740ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.132    11.575    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y155       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y155       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[28]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y155       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[28]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 0.322ns (5.312%)  route 5.739ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.131    11.574    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y153       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y153       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[17]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y153       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[17]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                 13.159    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 0.322ns (5.312%)  route 5.739ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.131    11.574    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y153       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.360    24.835    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y153       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[18]/C
                         clock pessimism              0.248    25.082    
                         clock uncertainty           -0.094    24.988    
    SLICE_X135Y153       FDCE (Recov_fdce_C_CLR)     -0.255    24.733    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[18]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                 13.159    

Slack (MET) :             13.332ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.322ns (5.467%)  route 5.568ns (94.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 24.836 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.959    11.402    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y150       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.361    24.836    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y150       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[0]/C
                         clock pessimism              0.248    25.083    
                         clock uncertainty           -0.094    24.989    
    SLICE_X135Y150       FDCE (Recov_fdce_C_CLR)     -0.255    24.734    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[0]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                 13.332    

Slack (MET) :             13.383ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 0.322ns (5.515%)  route 5.516ns (94.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 24.836 - 20.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.800     5.512    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X111Y86        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.269     5.781 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.609     6.390    u_clock_module/out
    SLICE_X112Y95        LUT2 (Prop_lut2_I1_O)        0.053     6.443 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         4.908    11.351    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/rst
    SLICE_X135Y152       FDCE                                         f  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       1.361    24.836    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/clk_standard
    SLICE_X135Y152       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[14]/C
                         clock pessimism              0.248    25.083    
                         clock uncertainty           -0.094    24.989    
    SLICE_X135Y152       FDCE (Recov_fdce_C_CLR)     -0.255    24.734    u_ad9172_inf/u_iob_module/clk_glbl_freq_calc/cnt_timing_std_reg[14]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                 13.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.702%)  route 0.100ns (52.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.586     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y118        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDPE (Prop_fdpe_C_Q)         0.091     1.903 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.100     2.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X68Y119        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.803     2.296    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.474     1.823    
    SLICE_X68Y119        FDPE (Remov_fdpe_C_PRE)     -0.110     1.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.440%)  route 0.160ns (61.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.586     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDCE (Prop_fdce_C_Q)         0.100     1.912 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.160     2.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X78Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.804     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X78Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.475     1.823    
    SLICE_X78Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_control_dac/dac_status_d1_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.816%)  route 0.187ns (65.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.598     1.824    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X112Y123       FDPE                                         r  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDPE (Prop_fdpe_C_Q)         0.100     1.924 f  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/Q
                         net (fo=987, routed)         0.187     2.111    u_ad9172_inf/u_reset_control_dac/rst_in
    SLICE_X108Y123       FDCE                                         f  u_ad9172_inf/u_reset_control_dac/dac_status_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.814     2.307    u_ad9172_inf/u_reset_control_dac/clk
    SLICE_X108Y123       FDCE                                         r  u_ad9172_inf/u_reset_control_dac/dac_status_d1_reg/C
                         clock pessimism             -0.456     1.852    
    SLICE_X108Y123       FDCE (Remov_fdce_C_CLR)     -0.050     1.802    u_ad9172_inf/u_reset_control_dac/dac_status_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_control_dac/dac_status_d2_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.816%)  route 0.187ns (65.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.598     1.824    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X112Y123       FDPE                                         r  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDPE (Prop_fdpe_C_Q)         0.100     1.924 f  u_ad9172_inf/u_reset_ctrl_global/rst_int_reg/Q
                         net (fo=987, routed)         0.187     2.111    u_ad9172_inf/u_reset_control_dac/rst_in
    SLICE_X108Y123       FDCE                                         f  u_ad9172_inf/u_reset_control_dac/dac_status_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.814     2.307    u_ad9172_inf/u_reset_control_dac/clk
    SLICE_X108Y123       FDCE                                         r  u_ad9172_inf/u_reset_control_dac/dac_status_d2_reg/C
                         clock pessimism             -0.456     1.852    
    SLICE_X108Y123       FDCE (Remov_fdce_C_CLR)     -0.050     1.802    u_ad9172_inf/u_reset_control_dac/dac_status_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.997%)  route 0.163ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.585     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y117        FDCE (Prop_fdce_C_Q)         0.100     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.163     2.074    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X75Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.802     2.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X75Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.474     1.822    
    SLICE_X75Y118        FDCE (Remov_fdce_C_CLR)     -0.069     1.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.395%)  route 0.183ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.587     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDPE (Prop_fdpe_C_Q)         0.100     1.913 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.804     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X72Y117        FDCE (Remov_fdce_C_CLR)     -0.069     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.395%)  route 0.183ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.587     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDPE (Prop_fdpe_C_Q)         0.100     1.913 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.804     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X72Y117        FDCE (Remov_fdce_C_CLR)     -0.069     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.395%)  route 0.183ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.587     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDPE (Prop_fdpe_C_Q)         0.100     1.913 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.804     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X72Y117        FDCE (Remov_fdce_C_CLR)     -0.069     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.395%)  route 0.183ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.587     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDPE (Prop_fdpe_C_Q)         0.100     1.913 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.804     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X72Y117        FDCE (Remov_fdce_C_CLR)     -0.069     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.395%)  route 0.183ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.587     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X69Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDPE (Prop_fdpe_C_Q)         0.100     1.913 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28792, routed)       0.804     2.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X72Y117        FDCE (Remov_fdce_C_CLR)     -0.069     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.375ns (11.320%)  route 2.938ns (88.680%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 37.484 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.456    37.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.613    38.097    
                         clock uncertainty           -0.035    38.062    
    SLICE_X71Y122        FDCE (Recov_fdce_C_CLR)     -0.255    37.807    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.375ns (11.320%)  route 2.938ns (88.680%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 37.484 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.456    37.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.613    38.097    
                         clock uncertainty           -0.035    38.062    
    SLICE_X71Y122        FDCE (Recov_fdce_C_CLR)     -0.255    37.807    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.375ns (11.320%)  route 2.938ns (88.680%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 37.484 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.456    37.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.613    38.097    
                         clock uncertainty           -0.035    38.062    
    SLICE_X71Y122        FDCE (Recov_fdce_C_CLR)     -0.255    37.807    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.375ns (11.320%)  route 2.938ns (88.680%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 37.484 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.456    37.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.613    38.097    
                         clock uncertainty           -0.035    38.062    
    SLICE_X71Y122        FDCE (Recov_fdce_C_CLR)     -0.255    37.807    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.375ns (11.320%)  route 2.938ns (88.680%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 37.484 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.456    37.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.613    38.097    
                         clock uncertainty           -0.035    38.062    
    SLICE_X71Y122        FDCE (Recov_fdce_C_CLR)     -0.255    37.807    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.375ns (11.980%)  route 2.755ns (88.020%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.527     8.254    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y123        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y123        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.255    37.806    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 29.553    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.375ns (11.980%)  route 2.755ns (88.020%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.527     8.254    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y123        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y123        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.255    37.806    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 29.553    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.375ns (11.980%)  route 2.755ns (88.020%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.527     8.254    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y123        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y123        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.255    37.806    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 29.553    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.375ns (11.980%)  route 2.755ns (88.020%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.527     8.254    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y123        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y123        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.255    37.806    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 29.553    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.375ns (11.980%)  route 2.755ns (88.020%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 37.483 - 33.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.437     3.437    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.557 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.566     5.123    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.269     5.392 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.730     7.122    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.053     7.175 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.498     7.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X70Y124        LUT1 (Prop_lut1_I0_O)        0.053     7.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.527     8.254    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y123        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.915    35.915    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.028 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.455    37.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y123        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.613    38.096    
                         clock uncertainty           -0.035    38.061    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.255    37.806    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 29.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.548%)  route 0.277ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.277     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y118        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.807     2.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.305     2.406    
    SLICE_X86Y118        FDPE (Remov_fdpe_C_PRE)     -0.052     2.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.789%)  route 0.109ns (52.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.109     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X75Y120        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.800     2.704    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X75Y120        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.483     2.221    
    SLICE_X75Y120        FDCE (Remov_fdce_C_CLR)     -0.069     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.789%)  route 0.109ns (52.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.627 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.583     2.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X75Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.109     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X75Y120        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.874     1.874    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.800     2.704    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X75Y120        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.483     2.221    
    SLICE_X75Y120        FDPE (Remov_fdpe_C_PRE)     -0.072     2.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  glblclk
  To Clock:  glblclk

Setup :            0  Failing Endpoints,  Worst Slack        2.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d1_reg[1]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 0.269ns (4.036%)  route 6.395ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.395    11.609    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/rst_glb
    SLICE_X54Y232        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.259    14.397    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/clk_user_bufg
    SLICE_X54Y232        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d1_reg[1]/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.588    
    SLICE_X54Y232        FDCE (Recov_fdce_C_CLR)     -0.192    14.396    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d2_reg[1]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 0.269ns (4.036%)  route 6.395ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.395    11.609    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/rst_glb
    SLICE_X54Y232        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.259    14.397    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/clk_user_bufg
    SLICE_X54Y232        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d2_reg[1]/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.588    
    SLICE_X54Y232        FDCE (Recov_fdce_C_CLR)     -0.192    14.396    u_dds_for_7_series_iq/u_value_att_round[3].dac_value_att_round/value_multip_reg_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.269ns (4.043%)  route 6.385ns (95.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.385    11.599    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/rst_glb
    SLICE_X58Y234        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.260    14.398    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X58Y234        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]/C
                         clock pessimism              0.226    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X58Y234        FDCE (Recov_fdce_C_CLR)     -0.192    14.397    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d1_reg[11]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.269ns (4.053%)  route 6.368ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.368    11.582    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/rst_glb
    SLICE_X47Y224        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.317    14.455    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/clk_user_bufg
    SLICE_X47Y224        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d1_reg[11]/C
                         clock pessimism              0.226    14.682    
                         clock uncertainty           -0.035    14.646    
    SLICE_X47Y224        FDCE (Recov_fdce_C_CLR)     -0.255    14.391    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d2_reg[11]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.269ns (4.053%)  route 6.368ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.368    11.582    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/rst_glb
    SLICE_X47Y224        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.317    14.455    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/clk_user_bufg
    SLICE_X47Y224        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d2_reg[11]/C
                         clock pessimism              0.226    14.682    
                         clock uncertainty           -0.035    14.646    
    SLICE_X47Y224        FDCE (Recov_fdce_C_CLR)     -0.255    14.391    u_dds_for_7_series_iq/u_value_att_round[6].dac_value_att_round/value_multip_reg_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[10]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.275    11.489    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/rst_glb
    SLICE_X60Y235        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.261    14.399    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X60Y235        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[10]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X60Y235        FDCE (Recov_fdce_C_CLR)     -0.255    14.335    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[8]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.269ns (4.112%)  route 6.274ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.274    11.487    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/rst_glb
    SLICE_X61Y237        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.262    14.400    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X61Y237        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[8]/C
                         clock pessimism              0.226    14.627    
                         clock uncertainty           -0.035    14.591    
    SLICE_X61Y237        FDCE (Recov_fdce_C_CLR)     -0.255    14.336    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[8]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.269ns (4.112%)  route 6.274ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.274    11.487    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/rst_glb
    SLICE_X61Y237        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.262    14.400    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X61Y237        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[8]/C
                         clock pessimism              0.226    14.627    
                         clock uncertainty           -0.035    14.591    
    SLICE_X61Y237        FDCE (Recov_fdce_C_CLR)     -0.255    14.336    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[0]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.269ns (4.114%)  route 6.269ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.269    11.483    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/rst_glb
    SLICE_X59Y235        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.261    14.399    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X59Y235        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[0]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X59Y235        FDCE (Recov_fdce_C_CLR)     -0.255    14.335    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[0]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.269ns (4.114%)  route 6.269ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.580     4.945    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.269     5.214 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        6.269    11.483    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/rst_glb
    SLICE_X59Y235        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.261    14.399    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X59Y235        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[0]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X59Y235        FDCE (Recov_fdce_C_CLR)     -0.255    14.335    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  2.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[3]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.157%)  route 0.177ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.177     2.188    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X77Y141        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X77Y141        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[3]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X77Y141        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[7]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.157%)  route 0.177ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.177     2.188    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X77Y141        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X77Y141        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[7]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X77Y141        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[13]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.852%)  route 0.179ns (64.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.179     2.190    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X76Y141        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X76Y141        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[13]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X76Y141        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[14]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.852%)  route 0.179ns (64.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.179     2.190    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X76Y141        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X76Y141        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[14]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X76Y141        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[15]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.852%)  route 0.179ns (64.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.179     2.190    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X76Y141        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X76Y141        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[15]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X76Y141        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[5]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.094%)  route 0.244ns (70.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.244     2.255    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X78Y145        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X78Y145        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[5]/C
                         clock pessimism             -0.342     1.942    
    SLICE_X78Y145        FDCE (Remov_fdce_C_CLR)     -0.050     1.892    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[8]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.094%)  route 0.244ns (70.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.244     2.255    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X78Y145        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X78Y145        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[8]/C
                         clock pessimism             -0.342     1.942    
    SLICE_X78Y145        FDCE (Remov_fdce_C_CLR)     -0.050     1.892    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[10]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.784%)  route 0.225ns (69.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.225     2.236    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X76Y140        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X76Y140        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[10]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X76Y140        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[11]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.784%)  route 0.225ns (69.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.225     2.236    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X76Y140        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X76Y140        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[11]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X76Y140        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[12]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.784%)  route 0.225ns (69.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.591     1.911    clk_user_bufg
    SLICE_X76Y143        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDCE (Prop_fdce_C_Q)         0.100     2.011 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.225     2.236    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X76Y140        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.810     2.285    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X76Y140        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[12]/C
                         clock pessimism             -0.360     1.924    
    SLICE_X76Y140        FDCE (Remov_fdce_C_CLR)     -0.069     1.855    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_sum_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.381    





