|top_internal_logic_analyzer
clk => rx_path:rx_path_unit.sys_clk
clk => wishbone_intercon:intercon.sys_clk
clk => internal_logic_analyzer_core_top:core_inst.clk
clk => signal_generator_top:signal_generator_inst.clk
clk => output_block:output_block_unit.clk
clk => tx_path:tx_path_unit.sys_clk
reset => rx_path:rx_path_unit.sys_reset
reset => wishbone_intercon:intercon.sys_reset
reset => internal_logic_analyzer_core_top:core_inst.rst
reset => signal_generator_top:signal_generator_inst.reset
reset => output_block:output_block_unit.reset
reset => tx_path:tx_path_unit.sys_reset
rx_din => rx_path:rx_path_unit.rx_din
tx_dout <= tx_path:tx_path_unit.uart_out
error_led_out <= rx_path:rx_path_unit.error_led_out


|top_internal_logic_analyzer|rx_path:rx_path_unit
sys_clk => uart_rx:uart_rx_inst.clk
sys_clk => mp_dec:mp_dec_inst.clk
sys_clk => crc_gen:crc_gen_inst.clock
sys_clk => ram_simple:ram_simple_inst.clk
sys_clk => wishbone_master:wishbone_master_inst.sys_clk
sys_clk => error_register:error_register_inst.sys_clk
sys_clk => wishbone_slave:wb_slave_inst.clk
sys_reset => uart_rx:uart_rx_inst.reset
sys_reset => mp_dec:mp_dec_inst.rst
sys_reset => crc_gen:crc_gen_inst.reset
sys_reset => ram_simple:ram_simple_inst.rst
sys_reset => wishbone_master:wishbone_master_inst.sys_reset
sys_reset => error_register:error_register_inst.sys_reset
sys_reset => wishbone_slave:wb_slave_inst.reset
rx_din => uart_rx:uart_rx_inst.din
error_led_out <= error_register:error_register_inst.error_led_out
flash_error => error_register:error_register_inst.error_in[4]
ADR_O[0] <= wishbone_master:wishbone_master_inst.ADR_O[0]
ADR_O[1] <= wishbone_master:wishbone_master_inst.ADR_O[1]
ADR_O[2] <= wishbone_master:wishbone_master_inst.ADR_O[2]
ADR_O[3] <= wishbone_master:wishbone_master_inst.ADR_O[3]
ADR_O[4] <= wishbone_master:wishbone_master_inst.ADR_O[4]
ADR_O[5] <= wishbone_master:wishbone_master_inst.ADR_O[5]
ADR_O[6] <= wishbone_master:wishbone_master_inst.ADR_O[6]
ADR_O[7] <= wishbone_master:wishbone_master_inst.ADR_O[7]
DAT_O[0] <= wishbone_master:wishbone_master_inst.DAT_O[0]
DAT_O[1] <= wishbone_master:wishbone_master_inst.DAT_O[1]
DAT_O[2] <= wishbone_master:wishbone_master_inst.DAT_O[2]
DAT_O[3] <= wishbone_master:wishbone_master_inst.DAT_O[3]
DAT_O[4] <= wishbone_master:wishbone_master_inst.DAT_O[4]
DAT_O[5] <= wishbone_master:wishbone_master_inst.DAT_O[5]
DAT_O[6] <= wishbone_master:wishbone_master_inst.DAT_O[6]
DAT_O[7] <= wishbone_master:wishbone_master_inst.DAT_O[7]
WE_O <= wishbone_master:wishbone_master_inst.WE_O
STB_O <= wishbone_master:wishbone_master_inst.STB_O
CYC_O <= wishbone_master:wishbone_master_inst.CYC_O
TGA_O[0] <= wishbone_master:wishbone_master_inst.TGA_O[0]
TGA_O[1] <= wishbone_master:wishbone_master_inst.TGA_O[1]
TGA_O[2] <= wishbone_master:wishbone_master_inst.TGA_O[2]
TGA_O[3] <= wishbone_master:wishbone_master_inst.TGA_O[3]
TGA_O[4] <= wishbone_master:wishbone_master_inst.TGA_O[4]
TGA_O[5] <= wishbone_master:wishbone_master_inst.TGA_O[5]
TGA_O[6] <= wishbone_master:wishbone_master_inst.TGA_O[6]
TGA_O[7] <= wishbone_master:wishbone_master_inst.TGA_O[7]
TGD_O[0] <= wishbone_master:wishbone_master_inst.TGD_O[0]
TGD_O[1] <= wishbone_master:wishbone_master_inst.TGD_O[1]
TGD_O[2] <= wishbone_master:wishbone_master_inst.TGD_O[2]
TGD_O[3] <= wishbone_master:wishbone_master_inst.TGD_O[3]
TGD_O[4] <= wishbone_master:wishbone_master_inst.TGD_O[4]
TGD_O[5] <= wishbone_master:wishbone_master_inst.TGD_O[5]
TGD_O[6] <= wishbone_master:wishbone_master_inst.TGD_O[6]
TGD_O[7] <= wishbone_master:wishbone_master_inst.TGD_O[7]
ACK_I => wishbone_master:wishbone_master_inst.ACK_I
DAT_I[0] => wishbone_master:wishbone_master_inst.DAT_I[0]
DAT_I[1] => wishbone_master:wishbone_master_inst.DAT_I[1]
DAT_I[2] => wishbone_master:wishbone_master_inst.DAT_I[2]
DAT_I[3] => wishbone_master:wishbone_master_inst.DAT_I[3]
DAT_I[4] => wishbone_master:wishbone_master_inst.DAT_I[4]
DAT_I[5] => wishbone_master:wishbone_master_inst.DAT_I[5]
DAT_I[6] => wishbone_master:wishbone_master_inst.DAT_I[6]
DAT_I[7] => wishbone_master:wishbone_master_inst.DAT_I[7]
STALL_I => wishbone_master:wishbone_master_inst.STALL_I
ERR_I => wishbone_master:wishbone_master_inst.ERR_I
ADR_I[0] => wishbone_slave:wb_slave_inst.ADR_I[0]
ADR_I[1] => wishbone_slave:wb_slave_inst.ADR_I[1]
ADR_I[2] => wishbone_slave:wb_slave_inst.ADR_I[2]
ADR_I[3] => wishbone_slave:wb_slave_inst.ADR_I[3]
ADR_I[4] => wishbone_slave:wb_slave_inst.ADR_I[4]
ADR_I[5] => wishbone_slave:wb_slave_inst.ADR_I[5]
ADR_I[6] => wishbone_slave:wb_slave_inst.ADR_I[6]
ADR_I[7] => wishbone_slave:wb_slave_inst.ADR_I[7]
WE_I => wishbone_slave:wb_slave_inst.WE_I
STB_I => wishbone_slave:wb_slave_inst.STB_I
CYC_I => wishbone_slave:wb_slave_inst.CYC_I
TGA_I[0] => wishbone_slave:wb_slave_inst.TGA_I[0]
TGA_I[1] => wishbone_slave:wb_slave_inst.TGA_I[1]
TGA_I[2] => wishbone_slave:wb_slave_inst.TGA_I[2]
TGA_I[3] => wishbone_slave:wb_slave_inst.TGA_I[3]
TGA_I[4] => wishbone_slave:wb_slave_inst.TGA_I[4]
TGA_I[5] => wishbone_slave:wb_slave_inst.TGA_I[5]
TGA_I[6] => wishbone_slave:wb_slave_inst.TGA_I[6]
TGA_I[7] => wishbone_slave:wb_slave_inst.TGA_I[7]
TGD_I[0] => wishbone_slave:wb_slave_inst.TGD_I[0]
TGD_I[1] => wishbone_slave:wb_slave_inst.TGD_I[1]
TGD_I[2] => wishbone_slave:wb_slave_inst.TGD_I[2]
TGD_I[3] => wishbone_slave:wb_slave_inst.TGD_I[3]
TGD_I[4] => wishbone_slave:wb_slave_inst.TGD_I[4]
TGD_I[5] => wishbone_slave:wb_slave_inst.TGD_I[5]
TGD_I[6] => wishbone_slave:wb_slave_inst.TGD_I[6]
TGD_I[7] => wishbone_slave:wb_slave_inst.TGD_I[7]
ACK_O <= wishbone_slave:wb_slave_inst.ACK_O
WS_DAT_O[0] <= wishbone_slave:wb_slave_inst.DAT_O[0]
WS_DAT_O[1] <= wishbone_slave:wb_slave_inst.DAT_O[1]
WS_DAT_O[2] <= wishbone_slave:wb_slave_inst.DAT_O[2]
WS_DAT_O[3] <= wishbone_slave:wb_slave_inst.DAT_O[3]
WS_DAT_O[4] <= wishbone_slave:wb_slave_inst.DAT_O[4]
WS_DAT_O[5] <= wishbone_slave:wb_slave_inst.DAT_O[5]
WS_DAT_O[6] <= wishbone_slave:wb_slave_inst.DAT_O[6]
WS_DAT_O[7] <= wishbone_slave:wb_slave_inst.DAT_O[7]
STALL_O <= wishbone_slave:wb_slave_inst.STALL_O


|top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst
din => din_d1.DATAIN
clk => parity_bit.CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => one_cnt[0].CLK
clk => one_cnt[1].CLK
clk => one_cnt[2].CLK
clk => pos_cnt[0].CLK
clk => pos_cnt[1].CLK
clk => pos_cnt[2].CLK
clk => pos_cnt[3].CLK
clk => stop_bit_err~reg0.CLK
clk => parity_err_i.CLK
clk => parity_err~reg0.CLK
clk => valid~reg0.CLK
clk => dout_i[0].CLK
clk => dout_i[1].CLK
clk => dout_i[2].CLK
clk => dout_i[3].CLK
clk => dout_i[4].CLK
clk => dout_i[5].CLK
clk => dout_i[6].CLK
clk => dout_i[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => din_d2.CLK
clk => din_d1.CLK
clk => cur_st~6.DATAIN
reset => parity_bit.ACLR
reset => sample_cnt[0].ACLR
reset => sample_cnt[1].ACLR
reset => sample_cnt[2].ACLR
reset => sample_cnt[3].ACLR
reset => sample_cnt[4].ACLR
reset => sample_cnt[5].ACLR
reset => sample_cnt[6].ACLR
reset => sample_cnt[7].ACLR
reset => sample_cnt[8].ACLR
reset => one_cnt[0].ACLR
reset => one_cnt[1].ACLR
reset => one_cnt[2].ACLR
reset => pos_cnt[0].ACLR
reset => pos_cnt[1].ACLR
reset => pos_cnt[2].ACLR
reset => pos_cnt[3].ACLR
reset => stop_bit_err~reg0.ACLR
reset => parity_err_i.ACLR
reset => parity_err~reg0.ACLR
reset => valid~reg0.ACLR
reset => dout_i[0].ACLR
reset => dout_i[1].ACLR
reset => dout_i[2].ACLR
reset => dout_i[3].ACLR
reset => dout_i[4].ACLR
reset => dout_i[5].ACLR
reset => dout_i[6].ACLR
reset => dout_i[7].ACLR
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => din_d2.PRESET
reset => din_d1.PRESET
reset => cur_st~8.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_err <= parity_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_bit_err <= stop_bit_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst
clk => len_reg[0]~reg0.CLK
clk => len_reg[1]~reg0.CLK
clk => len_reg[2]~reg0.CLK
clk => len_reg[3]~reg0.CLK
clk => len_reg[4]~reg0.CLK
clk => len_reg[5]~reg0.CLK
clk => len_reg[6]~reg0.CLK
clk => len_reg[7]~reg0.CLK
clk => addr_reg[0]~reg0.CLK
clk => addr_reg[1]~reg0.CLK
clk => addr_reg[2]~reg0.CLK
clk => addr_reg[3]~reg0.CLK
clk => addr_reg[4]~reg0.CLK
clk => addr_reg[5]~reg0.CLK
clk => addr_reg[6]~reg0.CLK
clk => addr_reg[7]~reg0.CLK
clk => type_reg[0]~reg0.CLK
clk => type_reg[1]~reg0.CLK
clk => type_reg[2]~reg0.CLK
clk => type_reg[3]~reg0.CLK
clk => type_reg[4]~reg0.CLK
clk => type_reg[5]~reg0.CLK
clk => type_reg[6]~reg0.CLK
clk => type_reg[7]~reg0.CLK
clk => mp_done~reg0.CLK
clk => crc_err_i.CLK
clk => data_crc[0]~reg0.CLK
clk => data_crc[1]~reg0.CLK
clk => data_crc[2]~reg0.CLK
clk => data_crc[3]~reg0.CLK
clk => data_crc[4]~reg0.CLK
clk => data_crc[5]~reg0.CLK
clk => data_crc[6]~reg0.CLK
clk => data_crc[7]~reg0.CLK
clk => data_crc_val~reg0.CLK
clk => reset_crc~reg0.CLK
clk => write_addr[0]~reg0.CLK
clk => write_addr[1]~reg0.CLK
clk => write_addr[2]~reg0.CLK
clk => write_addr[3]~reg0.CLK
clk => write_addr[4]~reg0.CLK
clk => write_addr[5]~reg0.CLK
clk => write_addr[6]~reg0.CLK
clk => write_addr[7]~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => w_addr[0].CLK
clk => w_addr[1].CLK
clk => w_addr[2].CLK
clk => w_addr[3].CLK
clk => w_addr[4].CLK
clk => w_addr[5].CLK
clk => w_addr[6].CLK
clk => w_addr[7].CLK
clk => write_en~reg0.CLK
clk => eof_blk[0].CLK
clk => eof_blk[1].CLK
clk => eof_blk[2].CLK
clk => eof_blk[3].CLK
clk => eof_blk[4].CLK
clk => eof_blk[5].CLK
clk => eof_blk[6].CLK
clk => eof_blk[7].CLK
clk => crc_blk[0].CLK
clk => crc_blk[1].CLK
clk => crc_blk[2].CLK
clk => crc_blk[3].CLK
clk => crc_blk[4].CLK
clk => crc_blk[5].CLK
clk => crc_blk[6].CLK
clk => crc_blk[7].CLK
clk => len_blk[0].CLK
clk => len_blk[1].CLK
clk => len_blk[2].CLK
clk => len_blk[3].CLK
clk => len_blk[4].CLK
clk => len_blk[5].CLK
clk => len_blk[6].CLK
clk => len_blk[7].CLK
clk => addr_blk[0].CLK
clk => addr_blk[1].CLK
clk => addr_blk[2].CLK
clk => addr_blk[3].CLK
clk => addr_blk[4].CLK
clk => addr_blk[5].CLK
clk => addr_blk[6].CLK
clk => addr_blk[7].CLK
clk => type_blk[0].CLK
clk => type_blk[1].CLK
clk => type_blk[2].CLK
clk => type_blk[3].CLK
clk => type_blk[4].CLK
clk => type_blk[5].CLK
clk => type_blk[6].CLK
clk => type_blk[7].CLK
clk => eof_err~reg0.CLK
clk => tx_regs.CLK
clk => req_crc~reg0.CLK
clk => blk_pos[0].CLK
clk => blk_pos[1].CLK
clk => blk_pos[2].CLK
clk => blk_pos[3].CLK
clk => cur_st~1.DATAIN
rst => len_reg[0]~reg0.ACLR
rst => len_reg[1]~reg0.ACLR
rst => len_reg[2]~reg0.ACLR
rst => len_reg[3]~reg0.ACLR
rst => len_reg[4]~reg0.ACLR
rst => len_reg[5]~reg0.ACLR
rst => len_reg[6]~reg0.ACLR
rst => len_reg[7]~reg0.ACLR
rst => addr_reg[0]~reg0.ACLR
rst => addr_reg[1]~reg0.ACLR
rst => addr_reg[2]~reg0.ACLR
rst => addr_reg[3]~reg0.ACLR
rst => addr_reg[4]~reg0.ACLR
rst => addr_reg[5]~reg0.ACLR
rst => addr_reg[6]~reg0.ACLR
rst => addr_reg[7]~reg0.ACLR
rst => type_reg[0]~reg0.ACLR
rst => type_reg[1]~reg0.ACLR
rst => type_reg[2]~reg0.ACLR
rst => type_reg[3]~reg0.ACLR
rst => type_reg[4]~reg0.ACLR
rst => type_reg[5]~reg0.ACLR
rst => type_reg[6]~reg0.ACLR
rst => type_reg[7]~reg0.ACLR
rst => mp_done~reg0.ACLR
rst => crc_err_i.ACLR
rst => data_crc[0]~reg0.ACLR
rst => data_crc[1]~reg0.ACLR
rst => data_crc[2]~reg0.ACLR
rst => data_crc[3]~reg0.ACLR
rst => data_crc[4]~reg0.ACLR
rst => data_crc[5]~reg0.ACLR
rst => data_crc[6]~reg0.ACLR
rst => data_crc[7]~reg0.ACLR
rst => data_crc_val~reg0.ACLR
rst => reset_crc~reg0.PRESET
rst => write_addr[0]~reg0.ACLR
rst => write_addr[1]~reg0.ACLR
rst => write_addr[2]~reg0.ACLR
rst => write_addr[3]~reg0.ACLR
rst => write_addr[4]~reg0.ACLR
rst => write_addr[5]~reg0.ACLR
rst => write_addr[6]~reg0.ACLR
rst => write_addr[7]~reg0.ACLR
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => w_addr[0].ACLR
rst => w_addr[1].ACLR
rst => w_addr[2].ACLR
rst => w_addr[3].ACLR
rst => w_addr[4].ACLR
rst => w_addr[5].ACLR
rst => w_addr[6].ACLR
rst => w_addr[7].ACLR
rst => write_en~reg0.ACLR
rst => eof_blk[0].ACLR
rst => eof_blk[1].ACLR
rst => eof_blk[2].ACLR
rst => eof_blk[3].ACLR
rst => eof_blk[4].ACLR
rst => eof_blk[5].ACLR
rst => eof_blk[6].ACLR
rst => eof_blk[7].ACLR
rst => crc_blk[0].ACLR
rst => crc_blk[1].ACLR
rst => crc_blk[2].ACLR
rst => crc_blk[3].ACLR
rst => crc_blk[4].ACLR
rst => crc_blk[5].ACLR
rst => crc_blk[6].ACLR
rst => crc_blk[7].ACLR
rst => len_blk[0].ACLR
rst => len_blk[1].ACLR
rst => len_blk[2].ACLR
rst => len_blk[3].ACLR
rst => len_blk[4].ACLR
rst => len_blk[5].ACLR
rst => len_blk[6].ACLR
rst => len_blk[7].ACLR
rst => addr_blk[0].ACLR
rst => addr_blk[1].ACLR
rst => addr_blk[2].ACLR
rst => addr_blk[3].ACLR
rst => addr_blk[4].ACLR
rst => addr_blk[5].ACLR
rst => addr_blk[6].ACLR
rst => addr_blk[7].ACLR
rst => type_blk[0].ACLR
rst => type_blk[1].ACLR
rst => type_blk[2].ACLR
rst => type_blk[3].ACLR
rst => type_blk[4].ACLR
rst => type_blk[5].ACLR
rst => type_blk[6].ACLR
rst => type_blk[7].ACLR
rst => eof_err~reg0.ACLR
rst => tx_regs.ACLR
rst => req_crc~reg0.ACLR
rst => blk_pos[0].PRESET
rst => blk_pos[1].ACLR
rst => blk_pos[2].ACLR
rst => blk_pos[3].ACLR
rst => cur_st~3.DATAIN
din[0] => Equal0.IN15
din[0] => Equal2.IN7
din[0] => type_blk.DATAB
din[0] => addr_blk.DATAB
din[0] => len_blk.DATAB
din[0] => crc_blk.DATAB
din[0] => dout.DATAB
din[0] => data_crc.DATAB
din[1] => Equal0.IN14
din[1] => Equal2.IN6
din[1] => type_blk.DATAB
din[1] => addr_blk.DATAB
din[1] => len_blk.DATAB
din[1] => crc_blk.DATAB
din[1] => dout.DATAB
din[1] => data_crc.DATAB
din[2] => Equal0.IN13
din[2] => Equal2.IN5
din[2] => type_blk.DATAB
din[2] => addr_blk.DATAB
din[2] => len_blk.DATAB
din[2] => crc_blk.DATAB
din[2] => dout.DATAB
din[2] => data_crc.DATAB
din[3] => Equal0.IN12
din[3] => Equal2.IN4
din[3] => type_blk.DATAB
din[3] => addr_blk.DATAB
din[3] => len_blk.DATAB
din[3] => crc_blk.DATAB
din[3] => dout.DATAB
din[3] => data_crc.DATAB
din[4] => Equal0.IN11
din[4] => Equal2.IN3
din[4] => type_blk.DATAB
din[4] => addr_blk.DATAB
din[4] => len_blk.DATAB
din[4] => crc_blk.DATAB
din[4] => dout.DATAB
din[4] => data_crc.DATAB
din[5] => Equal0.IN10
din[5] => Equal2.IN2
din[5] => type_blk.DATAB
din[5] => addr_blk.DATAB
din[5] => len_blk.DATAB
din[5] => crc_blk.DATAB
din[5] => dout.DATAB
din[5] => data_crc.DATAB
din[6] => Equal0.IN9
din[6] => Equal2.IN1
din[6] => type_blk.DATAB
din[6] => addr_blk.DATAB
din[6] => len_blk.DATAB
din[6] => crc_blk.DATAB
din[6] => dout.DATAB
din[6] => data_crc.DATAB
din[7] => Equal0.IN8
din[7] => Equal2.IN0
din[7] => type_blk.DATAB
din[7] => addr_blk.DATAB
din[7] => len_blk.DATAB
din[7] => crc_blk.DATAB
din[7] => dout.DATAB
din[7] => data_crc.DATAB
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => req_crc.OUTPUTSELECT
valid => tx_regs.OUTPUTSELECT
valid => eof_err.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => write_en.DATAA
valid => crc_reset_proc.IN0
valid => crc_data_valid_proc.IN1
valid => blk_pos[3].ENA
valid => blk_pos[2].ENA
valid => blk_pos[1].ENA
valid => blk_pos[0].ENA
valid => type_blk[7].ENA
valid => type_blk[6].ENA
valid => type_blk[5].ENA
valid => type_blk[4].ENA
valid => type_blk[3].ENA
valid => type_blk[2].ENA
valid => type_blk[1].ENA
valid => type_blk[0].ENA
valid => addr_blk[7].ENA
valid => addr_blk[6].ENA
valid => addr_blk[5].ENA
valid => addr_blk[4].ENA
valid => addr_blk[3].ENA
valid => addr_blk[2].ENA
valid => addr_blk[1].ENA
valid => addr_blk[0].ENA
valid => len_blk[7].ENA
valid => len_blk[6].ENA
valid => len_blk[5].ENA
valid => len_blk[4].ENA
valid => len_blk[3].ENA
valid => len_blk[2].ENA
valid => len_blk[1].ENA
valid => len_blk[0].ENA
valid => crc_blk[7].ENA
valid => crc_blk[6].ENA
valid => crc_blk[5].ENA
valid => crc_blk[4].ENA
valid => crc_blk[3].ENA
valid => crc_blk[2].ENA
valid => crc_blk[1].ENA
valid => crc_blk[0].ENA
valid => eof_blk[7].ENA
valid => eof_blk[6].ENA
valid => eof_blk[5].ENA
valid => eof_blk[4].ENA
valid => eof_blk[3].ENA
valid => eof_blk[2].ENA
valid => eof_blk[1].ENA
valid => eof_blk[0].ENA
mp_done <= mp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
eof_err <= eof_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_err <= crc_err_i.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] <= type_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[1] <= type_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[2] <= type_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[3] <= type_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[4] <= type_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[5] <= type_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[6] <= type_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[7] <= type_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[0] <= addr_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[1] <= addr_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[2] <= addr_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[3] <= addr_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[4] <= addr_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[5] <= addr_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[6] <= addr_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[7] <= addr_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[0] <= len_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[1] <= len_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[2] <= len_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[3] <= len_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[4] <= len_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[5] <= len_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[6] <= len_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[7] <= len_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc_val <= data_crc_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[0] <= data_crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[1] <= data_crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[2] <= data_crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[3] <= data_crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[4] <= data_crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[5] <= data_crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[6] <= data_crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[7] <= data_crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_crc <= reset_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_crc <= req_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_in[0] => Equal4.IN7
crc_in[1] => Equal4.IN6
crc_in[2] => Equal4.IN5
crc_in[3] => Equal4.IN4
crc_in[4] => Equal4.IN3
crc_in[5] => Equal4.IN2
crc_in[6] => Equal4.IN1
crc_in[7] => Equal4.IN0
crc_in_val => crc_err_proc.IN0
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|rx_path:rx_path_unit|crc_gen:crc_gen_inst
clock => crc_valid~reg0.CLK
clock => crc_r[0].CLK
clock => crc_r[1].CLK
clock => crc_r[2].CLK
clock => crc_r[3].CLK
clock => crc_r[4].CLK
clock => crc_r[5].CLK
clock => crc_r[6].CLK
clock => crc_r[7].CLK
reset => crc_valid~reg0.ACLR
reset => crc_r[0].ACLR
reset => crc_r[1].PRESET
reset => crc_r[2].ACLR
reset => crc_r[3].PRESET
reset => crc_r[4].ACLR
reset => crc_r[5].PRESET
reset => crc_r[6].PRESET
reset => crc_r[7].PRESET
soc => crc_i[7].OUTPUTSELECT
soc => crc_i[6].OUTPUTSELECT
soc => crc_i[5].OUTPUTSELECT
soc => crc_i[4].OUTPUTSELECT
soc => crc_i[3].OUTPUTSELECT
soc => crc_i[2].OUTPUTSELECT
soc => crc_i[1].OUTPUTSELECT
soc => crc_i[0].OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
data[0] => crc_c[0].IN1
data[1] => crc_c[1].IN1
data[2] => crc_c[2].IN1
data[3] => crc_c[3].IN1
data[4] => crc_c[4].IN1
data[5] => crc_c[5].IN1
data[6] => crc_c[6].IN1
data[7] => crc_c[7].IN1
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
eoc => crc_valid~reg0.DATAIN
crc[0] <= crc_r[0].DB_MAX_OUTPUT_PORT_TYPE
crc[1] <= crc_r[1].DB_MAX_OUTPUT_PORT_TYPE
crc[2] <= crc_r[2].DB_MAX_OUTPUT_PORT_TYPE
crc[3] <= crc_r[3].DB_MAX_OUTPUT_PORT_TYPE
crc[4] <= crc_r[4].DB_MAX_OUTPUT_PORT_TYPE
crc[5] <= crc_r[5].DB_MAX_OUTPUT_PORT_TYPE
crc[6] <= crc_r[6].DB_MAX_OUTPUT_PORT_TYPE
crc[7] <= crc_r[7].DB_MAX_OUTPUT_PORT_TYPE
crc_valid <= crc_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|rx_path:rx_path_unit|ram_simple:ram_simple_inst
clk => ram_data~16.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~7.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~6.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~5.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~4.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~3.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~2.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~1.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~0.DATAIN
addr_in[7] => ram_data.WADDR7
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~15.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~14.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~13.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~12.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~11.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~10.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~9.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~8.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~16.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst
sys_clk => get_acks_rd_st_sample.CLK
sys_clk => get_acks_wr_st_sample.CLK
sys_clk => addr_rd[0].CLK
sys_clk => addr_rd[1].CLK
sys_clk => addr_rd[2].CLK
sys_clk => addr_rd[3].CLK
sys_clk => addr_rd[4].CLK
sys_clk => addr_rd[5].CLK
sys_clk => addr_rd[6].CLK
sys_clk => addr_rd[7].CLK
sys_clk => addr_rd[8].CLK
sys_clk => ack_cnt[0].CLK
sys_clk => ack_cnt[1].CLK
sys_clk => ack_cnt[2].CLK
sys_clk => ack_cnt[3].CLK
sys_clk => ack_cnt[4].CLK
sys_clk => ack_cnt[5].CLK
sys_clk => ack_cnt[6].CLK
sys_clk => ack_cnt[7].CLK
sys_clk => ack_cnt[8].CLK
sys_clk => len_cnt[0].CLK
sys_clk => len_cnt[1].CLK
sys_clk => len_cnt[2].CLK
sys_clk => len_cnt[3].CLK
sys_clk => len_cnt[4].CLK
sys_clk => len_cnt[5].CLK
sys_clk => len_cnt[6].CLK
sys_clk => len_cnt[7].CLK
sys_clk => len_cnt[8].CLK
sys_clk => ram_addr_sig[0].CLK
sys_clk => ram_addr_sig[1].CLK
sys_clk => ram_addr_sig[2].CLK
sys_clk => ram_addr_sig[3].CLK
sys_clk => ram_addr_sig[4].CLK
sys_clk => ram_addr_sig[5].CLK
sys_clk => ram_addr_sig[6].CLK
sys_clk => ram_addr_sig[7].CLK
sys_clk => ram_addr_sig[8].CLK
sys_clk => wr_sig.CLK
sys_clk => len_reg[0].CLK
sys_clk => len_reg[1].CLK
sys_clk => len_reg[2].CLK
sys_clk => len_reg[3].CLK
sys_clk => len_reg[4].CLK
sys_clk => len_reg[5].CLK
sys_clk => len_reg[6].CLK
sys_clk => len_reg[7].CLK
sys_clk => addr_reg[0].CLK
sys_clk => addr_reg[1].CLK
sys_clk => addr_reg[2].CLK
sys_clk => addr_reg[3].CLK
sys_clk => addr_reg[4].CLK
sys_clk => addr_reg[5].CLK
sys_clk => addr_reg[6].CLK
sys_clk => addr_reg[7].CLK
sys_clk => addr_reg[8].CLK
sys_clk => type_reg[0].CLK
sys_clk => type_reg[1].CLK
sys_clk => type_reg[2].CLK
sys_clk => type_reg[3].CLK
sys_clk => type_reg[4].CLK
sys_clk => type_reg[5].CLK
sys_clk => type_reg[6].CLK
sys_clk => type_reg[7].CLK
sys_clk => wm_state~1.DATAIN
sys_reset => get_acks_rd_st_sample.ACLR
sys_reset => get_acks_wr_st_sample.ACLR
sys_reset => addr_rd[0].ACLR
sys_reset => addr_rd[1].ACLR
sys_reset => addr_rd[2].ACLR
sys_reset => addr_rd[3].ACLR
sys_reset => addr_rd[4].ACLR
sys_reset => addr_rd[5].ACLR
sys_reset => addr_rd[6].ACLR
sys_reset => addr_rd[7].ACLR
sys_reset => addr_rd[8].ACLR
sys_reset => ack_cnt[0].ACLR
sys_reset => ack_cnt[1].ACLR
sys_reset => ack_cnt[2].ACLR
sys_reset => ack_cnt[3].ACLR
sys_reset => ack_cnt[4].ACLR
sys_reset => ack_cnt[5].ACLR
sys_reset => ack_cnt[6].ACLR
sys_reset => ack_cnt[7].ACLR
sys_reset => ack_cnt[8].ACLR
sys_reset => len_cnt[0].ACLR
sys_reset => len_cnt[1].ACLR
sys_reset => len_cnt[2].ACLR
sys_reset => len_cnt[3].ACLR
sys_reset => len_cnt[4].ACLR
sys_reset => len_cnt[5].ACLR
sys_reset => len_cnt[6].ACLR
sys_reset => len_cnt[7].ACLR
sys_reset => len_cnt[8].ACLR
sys_reset => ram_addr_sig[0].ACLR
sys_reset => ram_addr_sig[1].ACLR
sys_reset => ram_addr_sig[2].ACLR
sys_reset => ram_addr_sig[3].ACLR
sys_reset => ram_addr_sig[4].ACLR
sys_reset => ram_addr_sig[5].ACLR
sys_reset => ram_addr_sig[6].ACLR
sys_reset => ram_addr_sig[7].ACLR
sys_reset => ram_addr_sig[8].ACLR
sys_reset => len_reg[0].ACLR
sys_reset => len_reg[1].ACLR
sys_reset => len_reg[2].ACLR
sys_reset => len_reg[3].ACLR
sys_reset => len_reg[4].ACLR
sys_reset => len_reg[5].ACLR
sys_reset => len_reg[6].ACLR
sys_reset => len_reg[7].ACLR
sys_reset => addr_reg[0].ACLR
sys_reset => addr_reg[1].ACLR
sys_reset => addr_reg[2].ACLR
sys_reset => addr_reg[3].ACLR
sys_reset => addr_reg[4].ACLR
sys_reset => addr_reg[5].ACLR
sys_reset => addr_reg[6].ACLR
sys_reset => addr_reg[7].ACLR
sys_reset => addr_reg[8].ACLR
sys_reset => type_reg[0].ACLR
sys_reset => type_reg[1].ACLR
sys_reset => type_reg[2].ACLR
sys_reset => type_reg[3].ACLR
sys_reset => type_reg[4].ACLR
sys_reset => type_reg[5].ACLR
sys_reset => type_reg[6].ACLR
sys_reset => type_reg[7].ACLR
sys_reset => wm_state~3.DATAIN
sys_reset => wr_sig.ENA
wm_start => wm_state.DATAB
wm_start => ram_addr_sig_proc.IN1
wm_start => Selector0.IN1
wr => wr_sig.DATAB
type_in[0] => type_reg[0].DATAIN
type_in[1] => type_reg[1].DATAIN
type_in[2] => type_reg[2].DATAIN
type_in[3] => type_reg[3].DATAIN
type_in[4] => type_reg[4].DATAIN
type_in[5] => type_reg[5].DATAIN
type_in[6] => type_reg[6].DATAIN
type_in[7] => type_reg[7].DATAIN
len_in[0] => len_reg[0].DATAIN
len_in[1] => len_reg[1].DATAIN
len_in[2] => len_reg[2].DATAIN
len_in[3] => len_reg[3].DATAIN
len_in[4] => len_reg[4].DATAIN
len_in[5] => len_reg[5].DATAIN
len_in[6] => len_reg[6].DATAIN
len_in[7] => len_reg[7].DATAIN
addr_in[0] => addr_reg.DATAB
addr_in[1] => addr_reg.DATAB
addr_in[2] => addr_reg.DATAB
addr_in[3] => addr_reg.DATAB
addr_in[4] => addr_reg.DATAB
addr_in[5] => addr_reg.DATAB
addr_in[6] => addr_reg.DATAB
addr_in[7] => addr_reg.DATAB
ram_start_addr[0] => ram_addr_sig.DATAB
ram_start_addr[0] => addr_rd.DATAB
ram_start_addr[1] => ram_addr_sig.DATAB
ram_start_addr[1] => addr_rd.DATAB
ram_start_addr[2] => ram_addr_sig.DATAB
ram_start_addr[2] => addr_rd.DATAB
ram_start_addr[3] => ram_addr_sig.DATAB
ram_start_addr[3] => addr_rd.DATAB
ram_start_addr[4] => ram_addr_sig.DATAB
ram_start_addr[4] => addr_rd.DATAB
ram_start_addr[5] => ram_addr_sig.DATAB
ram_start_addr[5] => addr_rd.DATAB
ram_start_addr[6] => ram_addr_sig.DATAB
ram_start_addr[6] => addr_rd.DATAB
ram_start_addr[7] => ram_addr_sig.DATAB
ram_start_addr[7] => addr_rd.DATAB
wm_end <= wm_end.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= addr_rd[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= addr_rd[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= addr_rd[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= addr_rd[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= addr_rd[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= addr_rd[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= addr_rd[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= addr_rd[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout_valid <= ram_dout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_aout[0] <= ram_addr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[1] <= ram_addr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[2] <= ram_addr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[3] <= ram_addr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[4] <= ram_addr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[5] <= ram_addr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[6] <= ram_addr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[7] <= ram_addr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ram_aout_valid <= ram_aout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_din[0] => DAT_O[0].DATAIN
ram_din[1] => DAT_O[1].DATAIN
ram_din[2] => DAT_O[2].DATAIN
ram_din[3] => DAT_O[3].DATAIN
ram_din[4] => DAT_O[4].DATAIN
ram_din[5] => DAT_O[5].DATAIN
ram_din[6] => DAT_O[6].DATAIN
ram_din[7] => DAT_O[7].DATAIN
ram_din_valid => ~NO_FANOUT~
ADR_O[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= ram_din[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= ram_din[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= ram_din[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= ram_din[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= ram_din[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= ram_din[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= ram_din[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= ram_din[7].DB_MAX_OUTPUT_PORT_TYPE
WE_O <= write_st_en.DB_MAX_OUTPUT_PORT_TYPE
STB_O <= STB_O.DB_MAX_OUTPUT_PORT_TYPE
CYC_O <= CYC_O.DB_MAX_OUTPUT_PORT_TYPE
TGA_O[0] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[1] <= type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[2] <= type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[3] <= type_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[4] <= type_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[5] <= type_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[6] <= type_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[7] <= type_reg[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[0] <= len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[1] <= len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[2] <= len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[3] <= len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[4] <= len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[5] <= len_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[6] <= len_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[7] <= len_reg[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_I => ram_dout_valid.IN1
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
DAT_I[0] => ram_dout[0].DATAIN
DAT_I[1] => ram_dout[1].DATAIN
DAT_I[2] => ram_dout[2].DATAIN
DAT_I[3] => ram_dout[3].DATAIN
DAT_I[4] => ram_dout[4].DATAIN
DAT_I[5] => ram_dout[5].DATAIN
DAT_I[6] => ram_dout[6].DATAIN
DAT_I[7] => ram_dout[7].DATAIN
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wm_state.OUTPUTSELECT
STALL_I => wm_state.OUTPUTSELECT
STALL_I => Selector2.IN4
STALL_I => Selector5.IN4
STALL_I => ram_addr_sig_proc.IN1
STALL_I => ram_addr_sig_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => Selector1.IN4
STALL_I => Selector4.IN4
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT


|top_internal_logic_analyzer|rx_path:rx_path_unit|error_register:error_register_inst
sys_clk => error_led_out~reg0.CLK
sys_clk => data_out[0]~reg0.CLK
sys_clk => data_out[1]~reg0.CLK
sys_clk => data_out[2]~reg0.CLK
sys_clk => data_out[3]~reg0.CLK
sys_clk => data_out[4]~reg0.CLK
sys_clk => data_out[5]~reg0.CLK
sys_clk => data_out[6]~reg0.CLK
sys_clk => data_out[7]~reg0.CLK
sys_clk => valid_data_out~reg0.CLK
sys_clk => read_sig.CLK
sys_clk => err_reg[0].CLK
sys_clk => err_reg[1].CLK
sys_clk => err_reg[2].CLK
sys_clk => err_reg[3].CLK
sys_clk => err_reg[4].CLK
sys_clk => err_reg[5].CLK
sys_clk => err_reg[6].CLK
sys_clk => err_reg[7].CLK
sys_reset => error_led_out~reg0.ACLR
sys_reset => data_out[0]~reg0.ACLR
sys_reset => data_out[1]~reg0.ACLR
sys_reset => data_out[2]~reg0.ACLR
sys_reset => data_out[3]~reg0.ACLR
sys_reset => data_out[4]~reg0.ACLR
sys_reset => data_out[5]~reg0.ACLR
sys_reset => data_out[6]~reg0.ACLR
sys_reset => data_out[7]~reg0.ACLR
sys_reset => valid_data_out~reg0.ACLR
sys_reset => read_sig.ACLR
sys_reset => err_reg[0].ACLR
sys_reset => err_reg[1].ACLR
sys_reset => err_reg[2].ACLR
sys_reset => err_reg[3].ACLR
sys_reset => err_reg[4].ACLR
sys_reset => err_reg[5].ACLR
sys_reset => err_reg[6].ACLR
sys_reset => err_reg[7].ACLR
error_in[0] => err_reg.IN1
error_in[0] => err_reg.DATAB
error_in[1] => err_reg.IN1
error_in[1] => err_reg.DATAB
error_in[2] => err_reg.IN1
error_in[2] => err_reg.DATAB
error_in[3] => err_reg.IN1
error_in[3] => err_reg.DATAB
error_in[4] => err_reg.IN1
error_in[4] => err_reg.DATAB
error_in[5] => err_reg.IN1
error_in[5] => err_reg.DATAB
error_in[6] => err_reg.IN1
error_in[6] => err_reg.DATAB
error_in[7] => err_reg.IN1
error_in[7] => err_reg.DATAB
error_led_out <= error_led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_data_out <= valid_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_in[0] => Equal0.IN15
address_in[0] => Equal1.IN15
address_in[1] => Equal0.IN14
address_in[1] => Equal1.IN14
address_in[2] => Equal0.IN13
address_in[2] => Equal1.IN13
address_in[3] => Equal0.IN12
address_in[3] => Equal1.IN12
address_in[4] => Equal0.IN11
address_in[4] => Equal1.IN11
address_in[5] => Equal0.IN10
address_in[5] => Equal1.IN10
address_in[6] => Equal0.IN9
address_in[6] => Equal1.IN9
address_in[7] => Equal0.IN8
address_in[7] => Equal1.IN8
valid_in => ws_out_proc.IN1
valid_in => ws_out_proc.IN1
valid_in => error_register_proc.IN1
wr_en => read_proc.IN1


|top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_slave:wb_slave_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ADR_I[0] => addr[0].DATAIN
ADR_I[1] => addr[1].DATAIN
ADR_I[2] => addr[2].DATAIN
ADR_I[3] => addr[3].DATAIN
ADR_I[4] => addr[4].DATAIN
ADR_I[5] => addr[5].DATAIN
ADR_I[6] => addr[6].DATAIN
ADR_I[7] => addr[7].DATAIN
DAT_I[0] => ws_data[0].DATAIN
DAT_I[1] => ws_data[1].DATAIN
DAT_I[2] => ws_data[2].DATAIN
DAT_I[3] => ws_data[3].DATAIN
DAT_I[4] => ws_data[4].DATAIN
DAT_I[5] => ws_data[5].DATAIN
DAT_I[6] => ws_data[6].DATAIN
DAT_I[7] => ws_data[7].DATAIN
WE_I => ACK_O.IN0
WE_I => ACK_O.IN1
WE_I => ACK_O.IN0
STB_I => cyc_active.IN0
STB_I => ws_data_valid.IN1
CYC_I => cyc_active.IN1
CYC_I => ACK_O.IN1
CYC_I => ACK_O.IN1
CYC_I => active_cycle.DATAIN
TGA_I[0] => typ[0].DATAIN
TGA_I[1] => typ[1].DATAIN
TGA_I[2] => typ[2].DATAIN
TGA_I[3] => typ[3].DATAIN
TGA_I[4] => typ[4].DATAIN
TGA_I[5] => typ[5].DATAIN
TGA_I[6] => typ[6].DATAIN
TGA_I[7] => typ[7].DATAIN
TGD_I[0] => len[0].DATAIN
TGD_I[1] => len[1].DATAIN
TGD_I[2] => len[2].DATAIN
TGD_I[3] => len[3].DATAIN
TGD_I[4] => len[4].DATAIN
TGD_I[5] => len[5].DATAIN
TGD_I[6] => len[6].DATAIN
TGD_I[7] => len[7].DATAIN
ACK_O <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
STALL_O <= stall.DB_MAX_OUTPUT_PORT_TYPE
typ[0] <= TGA_I[0].DB_MAX_OUTPUT_PORT_TYPE
typ[1] <= TGA_I[1].DB_MAX_OUTPUT_PORT_TYPE
typ[2] <= TGA_I[2].DB_MAX_OUTPUT_PORT_TYPE
typ[3] <= TGA_I[3].DB_MAX_OUTPUT_PORT_TYPE
typ[4] <= TGA_I[4].DB_MAX_OUTPUT_PORT_TYPE
typ[5] <= TGA_I[5].DB_MAX_OUTPUT_PORT_TYPE
typ[6] <= TGA_I[6].DB_MAX_OUTPUT_PORT_TYPE
typ[7] <= TGA_I[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= ADR_I[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ADR_I[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ADR_I[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ADR_I[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ADR_I[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ADR_I[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ADR_I[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ADR_I[7].DB_MAX_OUTPUT_PORT_TYPE
len[0] <= TGD_I[0].DB_MAX_OUTPUT_PORT_TYPE
len[1] <= TGD_I[1].DB_MAX_OUTPUT_PORT_TYPE
len[2] <= TGD_I[2].DB_MAX_OUTPUT_PORT_TYPE
len[3] <= TGD_I[3].DB_MAX_OUTPUT_PORT_TYPE
len[4] <= TGD_I[4].DB_MAX_OUTPUT_PORT_TYPE
len[5] <= TGD_I[5].DB_MAX_OUTPUT_PORT_TYPE
len[6] <= TGD_I[6].DB_MAX_OUTPUT_PORT_TYPE
len[7] <= TGD_I[7].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
ws_data[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ws_data[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ws_data[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ws_data[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ws_data[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ws_data[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ws_data[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ws_data[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ws_data_valid <= ws_data_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] => DAT_O[0].DATAIN
reg_data[1] => DAT_O[1].DATAIN
reg_data[2] => DAT_O[2].DATAIN
reg_data[3] => DAT_O[3].DATAIN
reg_data[4] => DAT_O[4].DATAIN
reg_data[5] => DAT_O[5].DATAIN
reg_data[6] => DAT_O[6].DATAIN
reg_data[7] => DAT_O[7].DATAIN
reg_data_valid => ACK_O.DATAB
active_cycle <= CYC_I.DB_MAX_OUTPUT_PORT_TYPE
stall => STALL_O.DATAIN


|top_internal_logic_analyzer|wishbone_intercon:intercon
sys_clk => timer:watchdog_timer_inst.sys_clk
sys_clk => tgd_sig[0].CLK
sys_clk => tgd_sig[1].CLK
sys_clk => tgd_sig[2].CLK
sys_clk => tgd_sig[3].CLK
sys_clk => tgd_sig[4].CLK
sys_clk => tgd_sig[5].CLK
sys_clk => tgd_sig[6].CLK
sys_clk => tgd_sig[7].CLK
sys_clk => tga_sig[0].CLK
sys_clk => tga_sig[1].CLK
sys_clk => tga_sig[2].CLK
sys_clk => tga_sig[3].CLK
sys_clk => tga_sig[4].CLK
sys_clk => tga_sig[5].CLK
sys_clk => tga_sig[6].CLK
sys_clk => tga_sig[7].CLK
sys_clk => cyc_sig.CLK
sys_clk => stb_sig.CLK
sys_clk => we_sig.CLK
sys_clk => dat_sig[0].CLK
sys_clk => dat_sig[1].CLK
sys_clk => dat_sig[2].CLK
sys_clk => dat_sig[3].CLK
sys_clk => dat_sig[4].CLK
sys_clk => dat_sig[5].CLK
sys_clk => dat_sig[6].CLK
sys_clk => dat_sig[7].CLK
sys_clk => adr_sig[0].CLK
sys_clk => adr_sig[1].CLK
sys_clk => adr_sig[2].CLK
sys_clk => adr_sig[3].CLK
sys_clk => adr_sig[4].CLK
sys_clk => adr_sig[5].CLK
sys_clk => adr_sig[6].CLK
sys_clk => adr_sig[7].CLK
sys_clk => intercon_state~1.DATAIN
sys_reset => timer:watchdog_timer_inst.sys_reset
sys_reset => tgd_sig[0].ACLR
sys_reset => tgd_sig[1].ACLR
sys_reset => tgd_sig[2].ACLR
sys_reset => tgd_sig[3].ACLR
sys_reset => tgd_sig[4].ACLR
sys_reset => tgd_sig[5].ACLR
sys_reset => tgd_sig[6].ACLR
sys_reset => tgd_sig[7].ACLR
sys_reset => tga_sig[0].ACLR
sys_reset => tga_sig[1].ACLR
sys_reset => tga_sig[2].ACLR
sys_reset => tga_sig[3].ACLR
sys_reset => tga_sig[4].ACLR
sys_reset => tga_sig[5].ACLR
sys_reset => tga_sig[6].ACLR
sys_reset => tga_sig[7].ACLR
sys_reset => cyc_sig.ACLR
sys_reset => stb_sig.ACLR
sys_reset => we_sig.ACLR
sys_reset => dat_sig[0].ACLR
sys_reset => dat_sig[1].ACLR
sys_reset => dat_sig[2].ACLR
sys_reset => dat_sig[3].ACLR
sys_reset => dat_sig[4].ACLR
sys_reset => dat_sig[5].ACLR
sys_reset => dat_sig[6].ACLR
sys_reset => dat_sig[7].ACLR
sys_reset => adr_sig[0].ACLR
sys_reset => adr_sig[1].ACLR
sys_reset => adr_sig[2].ACLR
sys_reset => adr_sig[3].ACLR
sys_reset => adr_sig[4].ACLR
sys_reset => adr_sig[5].ACLR
sys_reset => adr_sig[6].ACLR
sys_reset => adr_sig[7].ACLR
sys_reset => intercon_state~3.DATAIN
ADR_O_M1[0] => adr_sig.DATAB
ADR_O_M1[1] => adr_sig.DATAB
ADR_O_M1[2] => adr_sig.DATAB
ADR_O_M1[3] => adr_sig.DATAB
ADR_O_M1[4] => adr_sig.DATAB
ADR_O_M1[5] => adr_sig.DATAB
ADR_O_M1[6] => adr_sig.DATAB
ADR_O_M1[7] => adr_sig.DATAB
DAT_O_M1[0] => dat_sig.DATAB
DAT_O_M1[1] => dat_sig.DATAB
DAT_O_M1[2] => dat_sig.DATAB
DAT_O_M1[3] => dat_sig.DATAB
DAT_O_M1[4] => dat_sig.DATAB
DAT_O_M1[5] => dat_sig.DATAB
DAT_O_M1[6] => dat_sig.DATAB
DAT_O_M1[7] => dat_sig.DATAB
WE_O_M1 => we_sig.DATAB
STB_O_M1 => stb_sig.DATAB
CYC_O_M1 => intercon_state.OUTPUTSELECT
CYC_O_M1 => intercon_state.OUTPUTSELECT
CYC_O_M1 => intercon_state.DATAA
CYC_O_M1 => cyc_sig.DATAB
CYC_O_M1 => arbiter_state_machine_proc.IN0
CYC_O_M1 => intercon_state.DATAA
TGA_O_M1[0] => tga_sig.DATAB
TGA_O_M1[1] => tga_sig.DATAB
TGA_O_M1[2] => tga_sig.DATAB
TGA_O_M1[3] => tga_sig.DATAB
TGA_O_M1[4] => tga_sig.DATAB
TGA_O_M1[5] => tga_sig.DATAB
TGA_O_M1[6] => tga_sig.DATAB
TGA_O_M1[7] => tga_sig.DATAB
TGD_O_M1[0] => tgd_sig.DATAB
TGD_O_M1[1] => tgd_sig.DATAB
TGD_O_M1[2] => tgd_sig.DATAB
TGD_O_M1[3] => tgd_sig.DATAB
TGD_O_M1[4] => tgd_sig.DATAB
TGD_O_M1[5] => tgd_sig.DATAB
TGD_O_M1[6] => tgd_sig.DATAB
TGD_O_M1[7] => tgd_sig.DATAB
ACK_I_M1 <= ACK_I_M1.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[0] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[1] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[2] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[3] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[4] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[5] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[6] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M1[7] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
STALL_I_M1 <= STALL_I_M1.DB_MAX_OUTPUT_PORT_TYPE
ERR_I_M1 <= ERR_I_M1.DB_MAX_OUTPUT_PORT_TYPE
ADR_O_M2[0] => adr_sig.DATAB
ADR_O_M2[1] => adr_sig.DATAB
ADR_O_M2[2] => adr_sig.DATAB
ADR_O_M2[3] => adr_sig.DATAB
ADR_O_M2[4] => adr_sig.DATAB
ADR_O_M2[5] => adr_sig.DATAB
ADR_O_M2[6] => adr_sig.DATAB
ADR_O_M2[7] => adr_sig.DATAB
DAT_O_M2[0] => dat_sig.DATAB
DAT_O_M2[1] => dat_sig.DATAB
DAT_O_M2[2] => dat_sig.DATAB
DAT_O_M2[3] => dat_sig.DATAB
DAT_O_M2[4] => dat_sig.DATAB
DAT_O_M2[5] => dat_sig.DATAB
DAT_O_M2[6] => dat_sig.DATAB
DAT_O_M2[7] => dat_sig.DATAB
WE_O_M2 => we_sig.DATAB
STB_O_M2 => stb_sig.DATAB
CYC_O_M2 => intercon_state.DATAA
CYC_O_M2 => intercon_state.DATAA
CYC_O_M2 => cyc_sig.DATAB
CYC_O_M2 => arbiter_state_machine_proc.IN1
CYC_O_M2 => intercon_state.DATAA
CYC_O_M2 => intercon_state.DATAA
TGA_O_M2[0] => tga_sig.DATAB
TGA_O_M2[1] => tga_sig.DATAB
TGA_O_M2[2] => tga_sig.DATAB
TGA_O_M2[3] => tga_sig.DATAB
TGA_O_M2[4] => tga_sig.DATAB
TGA_O_M2[5] => tga_sig.DATAB
TGA_O_M2[6] => tga_sig.DATAB
TGA_O_M2[7] => tga_sig.DATAB
TGD_O_M2[0] => tgd_sig.DATAB
TGD_O_M2[1] => tgd_sig.DATAB
TGD_O_M2[2] => tgd_sig.DATAB
TGD_O_M2[3] => tgd_sig.DATAB
TGD_O_M2[4] => tgd_sig.DATAB
TGD_O_M2[5] => tgd_sig.DATAB
TGD_O_M2[6] => tgd_sig.DATAB
TGD_O_M2[7] => tgd_sig.DATAB
ACK_I_M2 <= ACK_I_M2.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[0] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[1] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[2] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[3] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[4] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[5] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[6] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M2[7] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
STALL_I_M2 <= STALL_I_M2.DB_MAX_OUTPUT_PORT_TYPE
ERR_I_M2 <= ERR_I_M2.DB_MAX_OUTPUT_PORT_TYPE
ADR_O_M3[0] => adr_sig.DATAA
ADR_O_M3[1] => adr_sig.DATAA
ADR_O_M3[2] => adr_sig.DATAA
ADR_O_M3[3] => adr_sig.DATAA
ADR_O_M3[4] => adr_sig.DATAA
ADR_O_M3[5] => adr_sig.DATAA
ADR_O_M3[6] => adr_sig.DATAA
ADR_O_M3[7] => adr_sig.DATAA
DAT_O_M3[0] => dat_sig.DATAA
DAT_O_M3[1] => dat_sig.DATAA
DAT_O_M3[2] => dat_sig.DATAA
DAT_O_M3[3] => dat_sig.DATAA
DAT_O_M3[4] => dat_sig.DATAA
DAT_O_M3[5] => dat_sig.DATAA
DAT_O_M3[6] => dat_sig.DATAA
DAT_O_M3[7] => dat_sig.DATAA
WE_O_M3 => we_sig.DATAA
STB_O_M3 => stb_sig.DATAA
CYC_O_M3 => intercon_state.DATAA
CYC_O_M3 => cyc_sig.DATAA
CYC_O_M3 => arbiter_state_machine_proc.IN1
CYC_O_M3 => intercon_state.DATAA
TGA_O_M3[0] => tga_sig.DATAA
TGA_O_M3[1] => tga_sig.DATAA
TGA_O_M3[2] => tga_sig.DATAA
TGA_O_M3[3] => tga_sig.DATAA
TGA_O_M3[4] => tga_sig.DATAA
TGA_O_M3[5] => tga_sig.DATAA
TGA_O_M3[6] => tga_sig.DATAA
TGA_O_M3[7] => tga_sig.DATAA
TGD_O_M3[0] => tgd_sig.DATAA
TGD_O_M3[1] => tgd_sig.DATAA
TGD_O_M3[2] => tgd_sig.DATAA
TGD_O_M3[3] => tgd_sig.DATAA
TGD_O_M3[4] => tgd_sig.DATAA
TGD_O_M3[5] => tgd_sig.DATAA
TGD_O_M3[6] => tgd_sig.DATAA
TGD_O_M3[7] => tgd_sig.DATAA
ACK_I_M3 <= ACK_I_M3.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[0] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[1] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[2] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[3] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[4] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[5] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[6] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
DAT_I_M3[7] <= slave_dat_sig.DB_MAX_OUTPUT_PORT_TYPE
STALL_I_M3 <= STALL_I_M3.DB_MAX_OUTPUT_PORT_TYPE
ERR_I_M3 <= ERR_I_M3.DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S1[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S1[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S1 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S1 <= STB_I_S1.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S1 <= CYC_I_S1.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S1[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S1[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S1 => slave_ack_sig.DATAB
DAT_O_S1[0] => slave_dat_sig.DATAB
DAT_O_S1[1] => slave_dat_sig.DATAB
DAT_O_S1[2] => slave_dat_sig.DATAB
DAT_O_S1[3] => slave_dat_sig.DATAB
DAT_O_S1[4] => slave_dat_sig.DATAB
DAT_O_S1[5] => slave_dat_sig.DATAB
DAT_O_S1[6] => slave_dat_sig.DATAB
DAT_O_S1[7] => slave_dat_sig.DATAB
STALL_O_S1 => slave_stall_sig.DATAB
ADR_I_S2[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S2[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S2[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S2 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S2 <= STB_I_S2.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S2 <= CYC_I_S2.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S2[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S2[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S2 => slave_ack_sig.DATAA
DAT_O_S2[0] => slave_dat_sig.DATAA
DAT_O_S2[1] => slave_dat_sig.DATAA
DAT_O_S2[2] => slave_dat_sig.DATAA
DAT_O_S2[3] => slave_dat_sig.DATAA
DAT_O_S2[4] => slave_dat_sig.DATAA
DAT_O_S2[5] => slave_dat_sig.DATAA
DAT_O_S2[6] => slave_dat_sig.DATAA
DAT_O_S2[7] => slave_dat_sig.DATAA
STALL_O_S2 => slave_stall_sig.DATAA
ADR_I_S3[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S3[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S3[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S3 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S3 <= STB_I_S3.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S3 <= CYC_I_S3.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S3[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S3[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S3 => slave_ack_sig.DATAB
DAT_O_S3[0] => slave_dat_sig.DATAB
DAT_O_S3[1] => slave_dat_sig.DATAB
DAT_O_S3[2] => slave_dat_sig.DATAB
DAT_O_S3[3] => slave_dat_sig.DATAB
DAT_O_S3[4] => slave_dat_sig.DATAB
DAT_O_S3[5] => slave_dat_sig.DATAB
DAT_O_S3[6] => slave_dat_sig.DATAB
DAT_O_S3[7] => slave_dat_sig.DATAB
STALL_O_S3 => slave_stall_sig.DATAB
ADR_I_S4[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S4[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S4[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S4 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S4 <= STB_I_S4.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S4 <= CYC_I_S4.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S4[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S4[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S4 => slave_ack_sig.DATAA
DAT_O_S4[0] => slave_dat_sig.DATAA
DAT_O_S4[1] => slave_dat_sig.DATAA
DAT_O_S4[2] => slave_dat_sig.DATAA
DAT_O_S4[3] => slave_dat_sig.DATAA
DAT_O_S4[4] => slave_dat_sig.DATAA
DAT_O_S4[5] => slave_dat_sig.DATAA
DAT_O_S4[6] => slave_dat_sig.DATAA
DAT_O_S4[7] => slave_dat_sig.DATAA
STALL_O_S4 => slave_stall_sig.DATAA
ADR_I_S5[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S5[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S5[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S5 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S5 <= STB_I_S5.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S5 <= CYC_I_S5.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S5[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S5[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S5 => slave_ack_sig.DATAB
DAT_O_S5[0] => slave_dat_sig.DATAB
DAT_O_S5[1] => slave_dat_sig.DATAB
DAT_O_S5[2] => slave_dat_sig.DATAB
DAT_O_S5[3] => slave_dat_sig.DATAB
DAT_O_S5[4] => slave_dat_sig.DATAB
DAT_O_S5[5] => slave_dat_sig.DATAB
DAT_O_S5[6] => slave_dat_sig.DATAB
DAT_O_S5[7] => slave_dat_sig.DATAB
STALL_O_S5 => slave_stall_sig.DATAB
ADR_I_S6[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S6[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S6[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S6 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S6 <= STB_I_S6.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S6 <= CYC_I_S6.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S6[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S6[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S6 => slave_ack_sig.DATAA
DAT_O_S6[0] => slave_dat_sig.DATAA
DAT_O_S6[1] => slave_dat_sig.DATAA
DAT_O_S6[2] => slave_dat_sig.DATAA
DAT_O_S6[3] => slave_dat_sig.DATAA
DAT_O_S6[4] => slave_dat_sig.DATAA
DAT_O_S6[5] => slave_dat_sig.DATAA
DAT_O_S6[6] => slave_dat_sig.DATAA
DAT_O_S6[7] => slave_dat_sig.DATAA
STALL_O_S6 => slave_stall_sig.DATAA
ADR_I_S7[0] <= adr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[1] <= adr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[2] <= adr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[3] <= adr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[4] <= adr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[5] <= adr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[6] <= adr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_I_S7[7] <= adr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[0] <= dat_sig[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[1] <= dat_sig[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[2] <= dat_sig[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[3] <= dat_sig[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[4] <= dat_sig[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[5] <= dat_sig[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[6] <= dat_sig[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_I_S7[7] <= dat_sig[7].DB_MAX_OUTPUT_PORT_TYPE
WE_I_S7 <= we_sig.DB_MAX_OUTPUT_PORT_TYPE
STB_I_S7 <= STB_I_S7.DB_MAX_OUTPUT_PORT_TYPE
CYC_I_S7 <= CYC_I_S7.DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[0] <= tga_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[1] <= tga_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[2] <= tga_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[3] <= tga_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[4] <= tga_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[5] <= tga_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[6] <= tga_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_I_S7[7] <= tga_sig[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[0] <= tgd_sig[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[1] <= tgd_sig[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[2] <= tgd_sig[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[3] <= tgd_sig[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[4] <= tgd_sig[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[5] <= tgd_sig[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[6] <= tgd_sig[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_I_S7[7] <= tgd_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_O_S7 => slave_ack_sig.DATAB
DAT_O_S7[0] => slave_dat_sig.DATAB
DAT_O_S7[1] => slave_dat_sig.DATAB
DAT_O_S7[2] => slave_dat_sig.DATAB
DAT_O_S7[3] => slave_dat_sig.DATAB
DAT_O_S7[4] => slave_dat_sig.DATAB
DAT_O_S7[5] => slave_dat_sig.DATAB
DAT_O_S7[6] => slave_dat_sig.DATAB
DAT_O_S7[7] => slave_dat_sig.DATAB
STALL_O_S7 => slave_stall_sig.DATAB


|top_internal_logic_analyzer|wishbone_intercon:intercon|timer:watchdog_timer_inst
sys_clk => timer_tick~reg0.CLK
sys_clk => counter[0].CLK
sys_clk => counter[1].CLK
sys_clk => counter[2].CLK
sys_clk => counter[3].CLK
sys_clk => counter[4].CLK
sys_clk => counter[5].CLK
sys_clk => counter[6].CLK
sys_clk => counter[7].CLK
sys_clk => counter[8].CLK
sys_clk => counter[9].CLK
sys_clk => counter[10].CLK
sys_clk => counter[11].CLK
sys_clk => counter[12].CLK
sys_clk => counter[13].CLK
sys_clk => counter[14].CLK
sys_clk => counter[15].CLK
sys_clk => counter[16].CLK
sys_clk => counter[17].CLK
sys_clk => counter[18].CLK
sys_reset => timer_tick~reg0.ACLR
sys_reset => counter[0].ACLR
sys_reset => counter[1].ACLR
sys_reset => counter[2].ACLR
sys_reset => counter[3].ACLR
sys_reset => counter[4].ACLR
sys_reset => counter[5].ACLR
sys_reset => counter[6].ACLR
sys_reset => counter[7].ACLR
sys_reset => counter[8].ACLR
sys_reset => counter[9].ACLR
sys_reset => counter[10].ACLR
sys_reset => counter[11].ACLR
sys_reset => counter[12].ACLR
sys_reset => counter[13].ACLR
sys_reset => counter[14].ACLR
sys_reset => counter[15].ACLR
sys_reset => counter[16].ACLR
sys_reset => counter[17].ACLR
sys_reset => counter[18].ACLR
timer_en => timer_tick.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_en => counter.OUTPUTSELECT
timer_tick <= timer_tick~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst
clk => ram_generic:RAM_inst.clk
clk => enable_fsm:enable_fsm_inst.clk
clk => write_controller:write_controller_inst.clk
clk => read_controller:read_controller_inst.clk
clk => wishbone_master:wishbone_master_inst.sys_clk
clk => core_registers:core_registers_inst.clk
clk => wishbone_slave:wishbone_slave_inst.clk
clk => in_out_cordinator_generic:data_out_size_inst.clk
rst => ram_generic:RAM_inst.rst
rst => enable_fsm:enable_fsm_inst.reset
rst => write_controller:write_controller_inst.reset
rst => read_controller:read_controller_inst.reset
rst => wishbone_master:wishbone_master_inst.sys_reset
rst => core_registers:core_registers_inst.reset
rst => wishbone_slave:wishbone_slave_inst.reset
rst => in_out_cordinator_generic:data_out_size_inst.reset
data_in[0] => write_controller:write_controller_inst.data_in[0]
data_in[1] => write_controller:write_controller_inst.data_in[1]
data_in[2] => write_controller:write_controller_inst.data_in[2]
data_in[3] => write_controller:write_controller_inst.data_in[3]
data_in[4] => write_controller:write_controller_inst.data_in[4]
data_in[5] => write_controller:write_controller_inst.data_in[5]
data_in[6] => write_controller:write_controller_inst.data_in[6]
data_in[7] => write_controller:write_controller_inst.data_in[7]
trigger => write_controller:write_controller_inst.trigger
ADR_I[0] => wishbone_slave:wishbone_slave_inst.ADR_I[0]
ADR_I[1] => wishbone_slave:wishbone_slave_inst.ADR_I[1]
ADR_I[2] => wishbone_slave:wishbone_slave_inst.ADR_I[2]
ADR_I[3] => wishbone_slave:wishbone_slave_inst.ADR_I[3]
ADR_I[4] => wishbone_slave:wishbone_slave_inst.ADR_I[4]
ADR_I[5] => wishbone_slave:wishbone_slave_inst.ADR_I[5]
ADR_I[6] => wishbone_slave:wishbone_slave_inst.ADR_I[6]
ADR_I[7] => wishbone_slave:wishbone_slave_inst.ADR_I[7]
DAT_I[0] => wishbone_slave:wishbone_slave_inst.DAT_I[0]
DAT_I[1] => wishbone_slave:wishbone_slave_inst.DAT_I[1]
DAT_I[2] => wishbone_slave:wishbone_slave_inst.DAT_I[2]
DAT_I[3] => wishbone_slave:wishbone_slave_inst.DAT_I[3]
DAT_I[4] => wishbone_slave:wishbone_slave_inst.DAT_I[4]
DAT_I[5] => wishbone_slave:wishbone_slave_inst.DAT_I[5]
DAT_I[6] => wishbone_slave:wishbone_slave_inst.DAT_I[6]
DAT_I[7] => wishbone_slave:wishbone_slave_inst.DAT_I[7]
WE_I => wishbone_slave:wishbone_slave_inst.WE_I
STB_I => wishbone_slave:wishbone_slave_inst.STB_I
CYC_I => wishbone_slave:wishbone_slave_inst.CYC_I
TGA_I[0] => wishbone_slave:wishbone_slave_inst.TGA_I[0]
TGA_I[1] => wishbone_slave:wishbone_slave_inst.TGA_I[1]
TGA_I[2] => wishbone_slave:wishbone_slave_inst.TGA_I[2]
TGA_I[3] => wishbone_slave:wishbone_slave_inst.TGA_I[3]
TGA_I[4] => wishbone_slave:wishbone_slave_inst.TGA_I[4]
TGA_I[5] => wishbone_slave:wishbone_slave_inst.TGA_I[5]
TGA_I[6] => wishbone_slave:wishbone_slave_inst.TGA_I[6]
TGA_I[7] => wishbone_slave:wishbone_slave_inst.TGA_I[7]
TGD_I[0] => wishbone_slave:wishbone_slave_inst.TGD_I[0]
TGD_I[1] => wishbone_slave:wishbone_slave_inst.TGD_I[1]
TGD_I[2] => wishbone_slave:wishbone_slave_inst.TGD_I[2]
TGD_I[3] => wishbone_slave:wishbone_slave_inst.TGD_I[3]
TGD_I[4] => wishbone_slave:wishbone_slave_inst.TGD_I[4]
TGD_I[5] => wishbone_slave:wishbone_slave_inst.TGD_I[5]
TGD_I[6] => wishbone_slave:wishbone_slave_inst.TGD_I[6]
TGD_I[7] => wishbone_slave:wishbone_slave_inst.TGD_I[7]
ACK_O <= wishbone_slave:wishbone_slave_inst.ACK_O
WS_DAT_O[0] <= wishbone_slave:wishbone_slave_inst.DAT_O[0]
WS_DAT_O[1] <= wishbone_slave:wishbone_slave_inst.DAT_O[1]
WS_DAT_O[2] <= wishbone_slave:wishbone_slave_inst.DAT_O[2]
WS_DAT_O[3] <= wishbone_slave:wishbone_slave_inst.DAT_O[3]
WS_DAT_O[4] <= wishbone_slave:wishbone_slave_inst.DAT_O[4]
WS_DAT_O[5] <= wishbone_slave:wishbone_slave_inst.DAT_O[5]
WS_DAT_O[6] <= wishbone_slave:wishbone_slave_inst.DAT_O[6]
WS_DAT_O[7] <= wishbone_slave:wishbone_slave_inst.DAT_O[7]
STALL_O <= wishbone_slave:wishbone_slave_inst.STALL_O
wm_end_out <= read_controller:read_controller_inst.read_controller_finish
ADR_O[0] <= wishbone_master:wishbone_master_inst.ADR_O[0]
ADR_O[1] <= wishbone_master:wishbone_master_inst.ADR_O[1]
ADR_O[2] <= wishbone_master:wishbone_master_inst.ADR_O[2]
ADR_O[3] <= wishbone_master:wishbone_master_inst.ADR_O[3]
ADR_O[4] <= wishbone_master:wishbone_master_inst.ADR_O[4]
ADR_O[5] <= wishbone_master:wishbone_master_inst.ADR_O[5]
ADR_O[6] <= wishbone_master:wishbone_master_inst.ADR_O[6]
ADR_O[7] <= wishbone_master:wishbone_master_inst.ADR_O[7]
WM_DAT_O[0] <= in_out_cordinator_generic:data_out_size_inst.data_out[0]
WM_DAT_O[1] <= in_out_cordinator_generic:data_out_size_inst.data_out[1]
WM_DAT_O[2] <= in_out_cordinator_generic:data_out_size_inst.data_out[2]
WM_DAT_O[3] <= in_out_cordinator_generic:data_out_size_inst.data_out[3]
WM_DAT_O[4] <= in_out_cordinator_generic:data_out_size_inst.data_out[4]
WM_DAT_O[5] <= in_out_cordinator_generic:data_out_size_inst.data_out[5]
WM_DAT_O[6] <= in_out_cordinator_generic:data_out_size_inst.data_out[6]
WM_DAT_O[7] <= in_out_cordinator_generic:data_out_size_inst.data_out[7]
WE_O <= wishbone_master:wishbone_master_inst.WE_O
STB_O <= in_out_cordinator_generic:data_out_size_inst.data_out_valid
CYC_O <= wishbone_master:wishbone_master_inst.CYC_O
TGA_O[0] <= wishbone_master:wishbone_master_inst.TGA_O[0]
TGA_O[1] <= wishbone_master:wishbone_master_inst.TGA_O[1]
TGA_O[2] <= wishbone_master:wishbone_master_inst.TGA_O[2]
TGA_O[3] <= wishbone_master:wishbone_master_inst.TGA_O[3]
TGA_O[4] <= wishbone_master:wishbone_master_inst.TGA_O[4]
TGA_O[5] <= wishbone_master:wishbone_master_inst.TGA_O[5]
TGA_O[6] <= wishbone_master:wishbone_master_inst.TGA_O[6]
TGA_O[7] <= wishbone_master:wishbone_master_inst.TGA_O[7]
TGD_O[0] <= wishbone_master:wishbone_master_inst.TGD_O[0]
TGD_O[1] <= wishbone_master:wishbone_master_inst.TGD_O[1]
TGD_O[2] <= wishbone_master:wishbone_master_inst.TGD_O[2]
TGD_O[3] <= wishbone_master:wishbone_master_inst.TGD_O[3]
TGD_O[4] <= wishbone_master:wishbone_master_inst.TGD_O[4]
TGD_O[5] <= wishbone_master:wishbone_master_inst.TGD_O[5]
TGD_O[6] <= wishbone_master:wishbone_master_inst.TGD_O[6]
TGD_O[7] <= wishbone_master:wishbone_master_inst.TGD_O[7]
ACK_I => wishbone_master:wishbone_master_inst.ACK_I
DAT_I_WM[0] => wishbone_master:wishbone_master_inst.DAT_I[0]
DAT_I_WM[1] => wishbone_master:wishbone_master_inst.DAT_I[1]
DAT_I_WM[2] => wishbone_master:wishbone_master_inst.DAT_I[2]
DAT_I_WM[3] => wishbone_master:wishbone_master_inst.DAT_I[3]
DAT_I_WM[4] => wishbone_master:wishbone_master_inst.DAT_I[4]
DAT_I_WM[5] => wishbone_master:wishbone_master_inst.DAT_I[5]
DAT_I_WM[6] => wishbone_master:wishbone_master_inst.DAT_I[6]
DAT_I_WM[7] => wishbone_master:wishbone_master_inst.DAT_I[7]
STALL_I => wishbone_master:wishbone_master_inst.STALL_I
ERR_I => wishbone_master:wishbone_master_inst.ERR_I


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst
clk => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.clk
rst => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.rst
addr_in[0] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[0]
addr_in[1] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[1]
addr_in[2] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[2]
addr_in[3] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[3]
addr_out[0] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[0]
addr_out[1] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[1]
addr_out[2] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[2]
addr_out[3] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[3]
aout_valid => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.aout_valid
data_in[0] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[0]
data_in[1] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[1]
data_in[2] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[2]
data_in[3] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[3]
data_in[4] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[4]
data_in[5] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[5]
data_in[6] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[6]
data_in[7] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[7]
din_valid => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.din_valid
data_out[0] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[0]
data_out[1] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[1]
data_out[2] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[2]
data_out[3] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[3]
data_out[4] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[4]
data_out[5] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[5]
data_out[6] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[6]
data_out[7] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[7]
dout_valid <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.dout_valid


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst
clk => ram_data~12.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~3.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~2.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~1.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~0.DATAIN
addr_in[3] => ram_data.WADDR3
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~11.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~10.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~9.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~8.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~7.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~6.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~5.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~4.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~12.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst
clk => enable_out~reg0.CLK
clk => enable_trig_s.CLK
clk => enable_d1_s.CLK
clk => State~2.DATAIN
reset => enable_out~reg0.ACLR
reset => enable_trig_s.ACLR
reset => enable_d1_s.ACLR
reset => State~4.DATAIN
enable => enable_trig_s.IN1
enable => Selector2.IN2
enable => enable_d1_s.DATAIN
enable => State.DATAB
wc_finish => Selector1.IN3
wc_finish => Selector3.IN1
rc_finish => Selector2.IN3
rc_finish => Selector1.IN1
enable_out <= enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst
clk => trigger_row_s.CLK
clk => trigger_address_s[0].CLK
clk => trigger_address_s[1].CLK
clk => trigger_address_s[2].CLK
clk => all_data_rec_count_s[0].CLK
clk => all_data_rec_count_s[1].CLK
clk => all_data_rec_count_s[2].CLK
clk => all_data_rec_count_s[3].CLK
clk => all_data_rec_count_s[4].CLK
clk => all_data_rec_count_s[5].CLK
clk => current_row_s.CLK
clk => current_address_s[0].CLK
clk => current_address_s[1].CLK
clk => current_address_s[2].CLK
clk => trigger_counter_s[0].CLK
clk => trigger_counter_s[1].CLK
clk => trigger_found_s.CLK
clk => current_data_s[0].CLK
clk => current_data_s[1].CLK
clk => current_data_s[2].CLK
clk => current_data_s[3].CLK
clk => current_data_s[4].CLK
clk => current_data_s[5].CLK
clk => current_data_s[6].CLK
clk => current_data_s[7].CLK
clk => trigger_type_s[0].CLK
clk => trigger_type_s[1].CLK
clk => trigger_type_s[2].CLK
clk => trigger_position_s[0].CLK
clk => trigger_position_s[1].CLK
clk => trigger_position_s[2].CLK
clk => trigger_position_s[3].CLK
clk => trigger_position_s[4].CLK
clk => trigger_position_s[5].CLK
clk => trigger_position_s[6].CLK
clk => din_valid~reg0.CLK
clk => start_addr_out[0]~reg0.CLK
clk => start_addr_out[1]~reg0.CLK
clk => start_addr_out[2]~reg0.CLK
clk => start_addr_out[3]~reg0.CLK
clk => write_controller_finish~reg0.CLK
clk => addr_out_to_RAM[0]~reg0.CLK
clk => addr_out_to_RAM[1]~reg0.CLK
clk => addr_out_to_RAM[2]~reg0.CLK
clk => addr_out_to_RAM[3]~reg0.CLK
clk => data_out_of_wc[0]~reg0.CLK
clk => data_out_of_wc[1]~reg0.CLK
clk => data_out_of_wc[2]~reg0.CLK
clk => data_out_of_wc[3]~reg0.CLK
clk => data_out_of_wc[4]~reg0.CLK
clk => data_out_of_wc[5]~reg0.CLK
clk => data_out_of_wc[6]~reg0.CLK
clk => data_out_of_wc[7]~reg0.CLK
clk => State~7.DATAIN
reset => trigger_row_s.ACLR
reset => trigger_address_s[0].ACLR
reset => trigger_address_s[1].ACLR
reset => trigger_address_s[2].ACLR
reset => all_data_rec_count_s[0].PRESET
reset => all_data_rec_count_s[1].PRESET
reset => all_data_rec_count_s[2].PRESET
reset => all_data_rec_count_s[3].PRESET
reset => all_data_rec_count_s[4].PRESET
reset => all_data_rec_count_s[5].PRESET
reset => current_row_s.ACLR
reset => current_address_s[0].ACLR
reset => current_address_s[1].ACLR
reset => current_address_s[2].ACLR
reset => trigger_counter_s[0].ACLR
reset => trigger_counter_s[1].ACLR
reset => trigger_found_s.ACLR
reset => current_data_s[0].ACLR
reset => current_data_s[1].ACLR
reset => current_data_s[2].ACLR
reset => current_data_s[3].ACLR
reset => current_data_s[4].ACLR
reset => current_data_s[5].ACLR
reset => current_data_s[6].ACLR
reset => current_data_s[7].ACLR
reset => trigger_type_s[0].ACLR
reset => trigger_type_s[1].ACLR
reset => trigger_type_s[2].ACLR
reset => trigger_position_s[0].ACLR
reset => trigger_position_s[1].ACLR
reset => trigger_position_s[2].ACLR
reset => trigger_position_s[3].ACLR
reset => trigger_position_s[4].ACLR
reset => trigger_position_s[5].ACLR
reset => trigger_position_s[6].ACLR
reset => din_valid~reg0.ACLR
reset => start_addr_out[0]~reg0.ACLR
reset => start_addr_out[1]~reg0.ACLR
reset => start_addr_out[2]~reg0.ACLR
reset => start_addr_out[3]~reg0.ACLR
reset => write_controller_finish~reg0.ACLR
reset => addr_out_to_RAM[0]~reg0.ACLR
reset => addr_out_to_RAM[1]~reg0.ACLR
reset => addr_out_to_RAM[2]~reg0.ACLR
reset => addr_out_to_RAM[3]~reg0.ACLR
reset => data_out_of_wc[0]~reg0.ACLR
reset => data_out_of_wc[1]~reg0.ACLR
reset => data_out_of_wc[2]~reg0.ACLR
reset => data_out_of_wc[3]~reg0.ACLR
reset => data_out_of_wc[4]~reg0.ACLR
reset => data_out_of_wc[5]~reg0.ACLR
reset => data_out_of_wc[6]~reg0.ACLR
reset => data_out_of_wc[7]~reg0.ACLR
reset => State~9.DATAIN
enable => Selector56.IN4
enable => Selector55.IN2
trigger_position_in[0] => Div0.IN17
trigger_position_in[0] => trigger_position_s.DATAB
trigger_position_in[1] => Div0.IN16
trigger_position_in[1] => trigger_position_s.DATAB
trigger_position_in[2] => Div0.IN15
trigger_position_in[2] => trigger_position_s.DATAB
trigger_position_in[3] => Div0.IN14
trigger_position_in[3] => trigger_position_s.DATAB
trigger_position_in[4] => Div0.IN13
trigger_position_in[4] => trigger_position_s.DATAB
trigger_position_in[5] => Div0.IN12
trigger_position_in[5] => trigger_position_s.DATAB
trigger_position_in[6] => Div0.IN11
trigger_position_in[6] => trigger_position_s.DATAB
trigger_type_in[0] => trigger_type_s.DATAB
trigger_type_in[1] => trigger_type_s.DATAB
trigger_type_in[2] => trigger_type_s.DATAB
trigger_type_in[3] => ~NO_FANOUT~
trigger_type_in[4] => ~NO_FANOUT~
trigger_type_in[5] => ~NO_FANOUT~
trigger_type_in[6] => ~NO_FANOUT~
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_position_s.OUTPUTSELECT
config_are_set => trigger_type_s.OUTPUTSELECT
config_are_set => trigger_type_s.OUTPUTSELECT
config_are_set => trigger_type_s.OUTPUTSELECT
config_are_set => State.OUTPUTSELECT
config_are_set => State.OUTPUTSELECT
config_are_set => State.OUTPUTSELECT
config_are_set => State.OUTPUTSELECT
config_are_set => State.OUTPUTSELECT
config_are_set => State.OUTPUTSELECT
config_are_set => all_data_rec_count_s.OUTPUTSELECT
config_are_set => all_data_rec_count_s.OUTPUTSELECT
config_are_set => all_data_rec_count_s.OUTPUTSELECT
config_are_set => all_data_rec_count_s.OUTPUTSELECT
config_are_set => all_data_rec_count_s.OUTPUTSELECT
config_are_set => all_data_rec_count_s.OUTPUTSELECT
data_out_of_wc[0] <= data_out_of_wc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[1] <= data_out_of_wc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[2] <= data_out_of_wc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[3] <= data_out_of_wc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[4] <= data_out_of_wc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[5] <= data_out_of_wc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[6] <= data_out_of_wc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_of_wc[7] <= data_out_of_wc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out_to_RAM[0] <= addr_out_to_RAM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out_to_RAM[1] <= addr_out_to_RAM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out_to_RAM[2] <= addr_out_to_RAM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out_to_RAM[3] <= addr_out_to_RAM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_controller_finish <= write_controller_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr_out[0] <= start_addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr_out[1] <= start_addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr_out[2] <= start_addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr_out[3] <= start_addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din_valid <= din_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector35.IN2
data_in[1] => Selector34.IN2
data_in[2] => Selector33.IN2
data_in[3] => Selector32.IN2
data_in[4] => Selector31.IN2
data_in[5] => Selector30.IN2
data_in[6] => Selector29.IN2
data_in[7] => Selector28.IN2
trigger => State_machine.IN1
trigger => trigger_found_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_row_s.OUTPUTSELECT
trigger => trigger_counter_s.OUTPUTSELECT
trigger => trigger_counter_s.OUTPUTSELECT
trigger => trigger_found_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_row_s.OUTPUTSELECT
trigger => Mux1.IN7
trigger => trigger_counter_s.OUTPUTSELECT
trigger => trigger_counter_s.OUTPUTSELECT
trigger => trigger_found_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_row_s.OUTPUTSELECT
trigger => State_machine.IN1
trigger => trigger_found_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_address_s.OUTPUTSELECT
trigger => trigger_row_s.OUTPUTSELECT
trigger => Mux1.IN5


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst
clk => read_controller_finish~reg0.CLK
clk => data_from_ram_to_wbs_s[0].CLK
clk => data_from_ram_to_wbs_s[1].CLK
clk => data_from_ram_to_wbs_s[2].CLK
clk => data_from_ram_to_wbs_s[3].CLK
clk => data_from_ram_to_wbs_s[4].CLK
clk => data_from_ram_to_wbs_s[5].CLK
clk => data_from_ram_to_wbs_s[6].CLK
clk => data_from_ram_to_wbs_s[7].CLK
clk => data_out_to_WBM_valid~reg0.CLK
clk => data_out_to_WBM[0]~reg0.CLK
clk => data_out_to_WBM[1]~reg0.CLK
clk => data_out_to_WBM[2]~reg0.CLK
clk => data_out_to_WBM[3]~reg0.CLK
clk => data_out_to_WBM[4]~reg0.CLK
clk => data_out_to_WBM[5]~reg0.CLK
clk => data_out_to_WBM[6]~reg0.CLK
clk => data_out_to_WBM[7]~reg0.CLK
clk => aout_valid~reg0.CLK
clk => addr_out[0]~reg0.CLK
clk => addr_out[1]~reg0.CLK
clk => addr_out[2]~reg0.CLK
clk => addr_out[3]~reg0.CLK
clk => current_address_s[0].CLK
clk => current_address_s[1].CLK
clk => current_address_s[2].CLK
clk => current_address_s[3].CLK
clk => read_controller_counter_s[0].CLK
clk => read_controller_counter_s[1].CLK
clk => read_controller_counter_s[2].CLK
clk => read_controller_counter_s[3].CLK
clk => read_controller_counter_s[4].CLK
clk => State~6.DATAIN
reset => read_controller_finish~reg0.ACLR
reset => data_from_ram_to_wbs_s[0].ACLR
reset => data_from_ram_to_wbs_s[1].ACLR
reset => data_from_ram_to_wbs_s[2].ACLR
reset => data_from_ram_to_wbs_s[3].ACLR
reset => data_from_ram_to_wbs_s[4].ACLR
reset => data_from_ram_to_wbs_s[5].ACLR
reset => data_from_ram_to_wbs_s[6].ACLR
reset => data_from_ram_to_wbs_s[7].ACLR
reset => data_out_to_WBM_valid~reg0.ACLR
reset => data_out_to_WBM[0]~reg0.ACLR
reset => data_out_to_WBM[1]~reg0.ACLR
reset => data_out_to_WBM[2]~reg0.ACLR
reset => data_out_to_WBM[3]~reg0.ACLR
reset => data_out_to_WBM[4]~reg0.ACLR
reset => data_out_to_WBM[5]~reg0.ACLR
reset => data_out_to_WBM[6]~reg0.ACLR
reset => data_out_to_WBM[7]~reg0.ACLR
reset => aout_valid~reg0.ACLR
reset => addr_out[0]~reg0.ACLR
reset => addr_out[1]~reg0.ACLR
reset => addr_out[2]~reg0.ACLR
reset => addr_out[3]~reg0.ACLR
reset => current_address_s[0].ACLR
reset => current_address_s[1].ACLR
reset => current_address_s[2].ACLR
reset => current_address_s[3].ACLR
reset => read_controller_counter_s[0].ACLR
reset => read_controller_counter_s[1].ACLR
reset => read_controller_counter_s[2].ACLR
reset => read_controller_counter_s[3].ACLR
reset => read_controller_counter_s[4].ACLR
reset => State~8.DATAIN
start_addr_in[0] => current_address_s.DATAB
start_addr_in[1] => current_address_s.DATAB
start_addr_in[2] => current_address_s.DATAB
start_addr_in[3] => current_address_s.DATAB
write_controller_finish => current_address_s.OUTPUTSELECT
write_controller_finish => current_address_s.OUTPUTSELECT
write_controller_finish => current_address_s.OUTPUTSELECT
write_controller_finish => current_address_s.OUTPUTSELECT
write_controller_finish => State.OUTPUTSELECT
write_controller_finish => State.OUTPUTSELECT
write_controller_finish => State.OUTPUTSELECT
write_controller_finish => State.OUTPUTSELECT
write_controller_finish => State.OUTPUTSELECT
read_controller_finish <= read_controller_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => data_from_ram_to_wbs_s.OUTPUTSELECT
dout_valid => current_address_s.OUTPUTSELECT
dout_valid => current_address_s.OUTPUTSELECT
dout_valid => current_address_s.OUTPUTSELECT
dout_valid => current_address_s.OUTPUTSELECT
dout_valid => State.OUTPUTSELECT
dout_valid => State.OUTPUTSELECT
dout_valid => State.OUTPUTSELECT
dout_valid => State.OUTPUTSELECT
dout_valid => State.OUTPUTSELECT
data_from_ram[0] => data_from_ram_to_wbs_s.DATAB
data_from_ram[1] => data_from_ram_to_wbs_s.DATAB
data_from_ram[2] => data_from_ram_to_wbs_s.DATAB
data_from_ram[3] => data_from_ram_to_wbs_s.DATAB
data_from_ram[4] => data_from_ram_to_wbs_s.DATAB
data_from_ram[5] => data_from_ram_to_wbs_s.DATAB
data_from_ram[6] => data_from_ram_to_wbs_s.DATAB
data_from_ram[7] => data_from_ram_to_wbs_s.DATAB
addr_out[0] <= addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout_valid <= aout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[0] <= data_out_to_WBM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[1] <= data_out_to_WBM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[2] <= data_out_to_WBM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[3] <= data_out_to_WBM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[4] <= data_out_to_WBM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[5] <= data_out_to_WBM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[6] <= data_out_to_WBM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM[7] <= data_out_to_WBM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_to_WBM_valid <= data_out_to_WBM_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst
sys_clk => get_acks_rd_st_sample.CLK
sys_clk => get_acks_wr_st_sample.CLK
sys_clk => addr_rd[0].CLK
sys_clk => addr_rd[1].CLK
sys_clk => addr_rd[2].CLK
sys_clk => addr_rd[3].CLK
sys_clk => addr_rd[4].CLK
sys_clk => addr_rd[5].CLK
sys_clk => addr_rd[6].CLK
sys_clk => addr_rd[7].CLK
sys_clk => addr_rd[8].CLK
sys_clk => ack_cnt[0].CLK
sys_clk => ack_cnt[1].CLK
sys_clk => ack_cnt[2].CLK
sys_clk => ack_cnt[3].CLK
sys_clk => ack_cnt[4].CLK
sys_clk => ack_cnt[5].CLK
sys_clk => ack_cnt[6].CLK
sys_clk => ack_cnt[7].CLK
sys_clk => ack_cnt[8].CLK
sys_clk => len_cnt[0].CLK
sys_clk => len_cnt[1].CLK
sys_clk => len_cnt[2].CLK
sys_clk => len_cnt[3].CLK
sys_clk => len_cnt[4].CLK
sys_clk => len_cnt[5].CLK
sys_clk => len_cnt[6].CLK
sys_clk => len_cnt[7].CLK
sys_clk => len_cnt[8].CLK
sys_clk => ram_addr_sig[0].CLK
sys_clk => ram_addr_sig[1].CLK
sys_clk => ram_addr_sig[2].CLK
sys_clk => ram_addr_sig[3].CLK
sys_clk => ram_addr_sig[4].CLK
sys_clk => ram_addr_sig[5].CLK
sys_clk => ram_addr_sig[6].CLK
sys_clk => ram_addr_sig[7].CLK
sys_clk => ram_addr_sig[8].CLK
sys_clk => wr_sig.CLK
sys_clk => len_reg[0].CLK
sys_clk => len_reg[1].CLK
sys_clk => len_reg[2].CLK
sys_clk => len_reg[3].CLK
sys_clk => len_reg[4].CLK
sys_clk => len_reg[5].CLK
sys_clk => len_reg[6].CLK
sys_clk => len_reg[7].CLK
sys_clk => addr_reg[0].CLK
sys_clk => addr_reg[1].CLK
sys_clk => addr_reg[2].CLK
sys_clk => addr_reg[3].CLK
sys_clk => addr_reg[4].CLK
sys_clk => addr_reg[5].CLK
sys_clk => addr_reg[6].CLK
sys_clk => addr_reg[7].CLK
sys_clk => addr_reg[8].CLK
sys_clk => type_reg[0].CLK
sys_clk => type_reg[1].CLK
sys_clk => type_reg[2].CLK
sys_clk => type_reg[3].CLK
sys_clk => type_reg[4].CLK
sys_clk => type_reg[5].CLK
sys_clk => type_reg[6].CLK
sys_clk => type_reg[7].CLK
sys_clk => wm_state~1.DATAIN
sys_reset => get_acks_rd_st_sample.ACLR
sys_reset => get_acks_wr_st_sample.ACLR
sys_reset => addr_rd[0].ACLR
sys_reset => addr_rd[1].ACLR
sys_reset => addr_rd[2].ACLR
sys_reset => addr_rd[3].ACLR
sys_reset => addr_rd[4].ACLR
sys_reset => addr_rd[5].ACLR
sys_reset => addr_rd[6].ACLR
sys_reset => addr_rd[7].ACLR
sys_reset => addr_rd[8].ACLR
sys_reset => ack_cnt[0].ACLR
sys_reset => ack_cnt[1].ACLR
sys_reset => ack_cnt[2].ACLR
sys_reset => ack_cnt[3].ACLR
sys_reset => ack_cnt[4].ACLR
sys_reset => ack_cnt[5].ACLR
sys_reset => ack_cnt[6].ACLR
sys_reset => ack_cnt[7].ACLR
sys_reset => ack_cnt[8].ACLR
sys_reset => len_cnt[0].ACLR
sys_reset => len_cnt[1].ACLR
sys_reset => len_cnt[2].ACLR
sys_reset => len_cnt[3].ACLR
sys_reset => len_cnt[4].ACLR
sys_reset => len_cnt[5].ACLR
sys_reset => len_cnt[6].ACLR
sys_reset => len_cnt[7].ACLR
sys_reset => len_cnt[8].ACLR
sys_reset => ram_addr_sig[0].ACLR
sys_reset => ram_addr_sig[1].ACLR
sys_reset => ram_addr_sig[2].ACLR
sys_reset => ram_addr_sig[3].ACLR
sys_reset => ram_addr_sig[4].ACLR
sys_reset => ram_addr_sig[5].ACLR
sys_reset => ram_addr_sig[6].ACLR
sys_reset => ram_addr_sig[7].ACLR
sys_reset => ram_addr_sig[8].ACLR
sys_reset => len_reg[0].ACLR
sys_reset => len_reg[1].ACLR
sys_reset => len_reg[2].ACLR
sys_reset => len_reg[3].ACLR
sys_reset => len_reg[4].ACLR
sys_reset => len_reg[5].ACLR
sys_reset => len_reg[6].ACLR
sys_reset => len_reg[7].ACLR
sys_reset => addr_reg[0].ACLR
sys_reset => addr_reg[1].ACLR
sys_reset => addr_reg[2].ACLR
sys_reset => addr_reg[3].ACLR
sys_reset => addr_reg[4].ACLR
sys_reset => addr_reg[5].ACLR
sys_reset => addr_reg[6].ACLR
sys_reset => addr_reg[7].ACLR
sys_reset => addr_reg[8].ACLR
sys_reset => type_reg[0].ACLR
sys_reset => type_reg[1].ACLR
sys_reset => type_reg[2].ACLR
sys_reset => type_reg[3].ACLR
sys_reset => type_reg[4].ACLR
sys_reset => type_reg[5].ACLR
sys_reset => type_reg[6].ACLR
sys_reset => type_reg[7].ACLR
sys_reset => wm_state~3.DATAIN
sys_reset => wr_sig.ENA
wm_start => wm_state.DATAB
wm_start => ram_addr_sig_proc.IN1
wm_start => Selector0.IN1
wr => wr_sig.DATAB
type_in[0] => type_reg[0].DATAIN
type_in[1] => type_reg[1].DATAIN
type_in[2] => type_reg[2].DATAIN
type_in[3] => type_reg[3].DATAIN
type_in[4] => type_reg[4].DATAIN
type_in[5] => type_reg[5].DATAIN
type_in[6] => type_reg[6].DATAIN
type_in[7] => type_reg[7].DATAIN
len_in[0] => len_reg[0].DATAIN
len_in[1] => len_reg[1].DATAIN
len_in[2] => len_reg[2].DATAIN
len_in[3] => len_reg[3].DATAIN
len_in[4] => len_reg[4].DATAIN
len_in[5] => len_reg[5].DATAIN
len_in[6] => len_reg[6].DATAIN
len_in[7] => len_reg[7].DATAIN
addr_in[0] => addr_reg.DATAB
addr_in[1] => addr_reg.DATAB
addr_in[2] => addr_reg.DATAB
addr_in[3] => addr_reg.DATAB
addr_in[4] => addr_reg.DATAB
addr_in[5] => addr_reg.DATAB
addr_in[6] => addr_reg.DATAB
addr_in[7] => addr_reg.DATAB
ram_start_addr[0] => ram_addr_sig.DATAB
ram_start_addr[0] => addr_rd.DATAB
ram_start_addr[1] => ram_addr_sig.DATAB
ram_start_addr[1] => addr_rd.DATAB
ram_start_addr[2] => ram_addr_sig.DATAB
ram_start_addr[2] => addr_rd.DATAB
ram_start_addr[3] => ram_addr_sig.DATAB
ram_start_addr[3] => addr_rd.DATAB
ram_start_addr[4] => ram_addr_sig.DATAB
ram_start_addr[4] => addr_rd.DATAB
ram_start_addr[5] => ram_addr_sig.DATAB
ram_start_addr[5] => addr_rd.DATAB
ram_start_addr[6] => ram_addr_sig.DATAB
ram_start_addr[6] => addr_rd.DATAB
ram_start_addr[7] => ram_addr_sig.DATAB
ram_start_addr[7] => addr_rd.DATAB
wm_end <= wm_end.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= addr_rd[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= addr_rd[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= addr_rd[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= addr_rd[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= addr_rd[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= addr_rd[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= addr_rd[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= addr_rd[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout_valid <= ram_dout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_aout[0] <= ram_addr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[1] <= ram_addr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[2] <= ram_addr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[3] <= ram_addr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[4] <= ram_addr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[5] <= ram_addr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[6] <= ram_addr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[7] <= ram_addr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ram_aout_valid <= ram_aout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_din[0] => DAT_O[0].DATAIN
ram_din[1] => DAT_O[1].DATAIN
ram_din[2] => DAT_O[2].DATAIN
ram_din[3] => DAT_O[3].DATAIN
ram_din[4] => DAT_O[4].DATAIN
ram_din[5] => DAT_O[5].DATAIN
ram_din[6] => DAT_O[6].DATAIN
ram_din[7] => DAT_O[7].DATAIN
ram_din_valid => ~NO_FANOUT~
ADR_O[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= ram_din[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= ram_din[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= ram_din[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= ram_din[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= ram_din[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= ram_din[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= ram_din[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= ram_din[7].DB_MAX_OUTPUT_PORT_TYPE
WE_O <= write_st_en.DB_MAX_OUTPUT_PORT_TYPE
STB_O <= STB_O.DB_MAX_OUTPUT_PORT_TYPE
CYC_O <= CYC_O.DB_MAX_OUTPUT_PORT_TYPE
TGA_O[0] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[1] <= type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[2] <= type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[3] <= type_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[4] <= type_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[5] <= type_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[6] <= type_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[7] <= type_reg[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[0] <= len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[1] <= len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[2] <= len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[3] <= len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[4] <= len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[5] <= len_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[6] <= len_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[7] <= len_reg[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_I => ram_dout_valid.IN1
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
DAT_I[0] => ram_dout[0].DATAIN
DAT_I[1] => ram_dout[1].DATAIN
DAT_I[2] => ram_dout[2].DATAIN
DAT_I[3] => ram_dout[3].DATAIN
DAT_I[4] => ram_dout[4].DATAIN
DAT_I[5] => ram_dout[5].DATAIN
DAT_I[6] => ram_dout[6].DATAIN
DAT_I[7] => ram_dout[7].DATAIN
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wm_state.OUTPUTSELECT
STALL_I => wm_state.OUTPUTSELECT
STALL_I => Selector2.IN4
STALL_I => Selector5.IN4
STALL_I => ram_addr_sig_proc.IN1
STALL_I => ram_addr_sig_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => Selector1.IN4
STALL_I => Selector4.IN4
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst
clk => valid_data_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => enable_reg_4[0].CLK
clk => enable_reg_4[1].CLK
clk => enable_reg_4[2].CLK
clk => enable_reg_4[3].CLK
clk => enable_reg_4[4].CLK
clk => enable_reg_4[5].CLK
clk => enable_reg_4[6].CLK
clk => enable_reg_4[7].CLK
clk => clk_to_start_reg_3[0].CLK
clk => clk_to_start_reg_3[1].CLK
clk => clk_to_start_reg_3[2].CLK
clk => clk_to_start_reg_3[3].CLK
clk => clk_to_start_reg_3[4].CLK
clk => clk_to_start_reg_3[5].CLK
clk => clk_to_start_reg_3[6].CLK
clk => clk_to_start_reg_3[7].CLK
clk => trigger_position_reg_2[0].CLK
clk => trigger_position_reg_2[1].CLK
clk => trigger_position_reg_2[2].CLK
clk => trigger_position_reg_2[3].CLK
clk => trigger_position_reg_2[4].CLK
clk => trigger_position_reg_2[5].CLK
clk => trigger_position_reg_2[6].CLK
clk => trigger_position_reg_2[7].CLK
clk => trigger_type_reg_1[0].CLK
clk => trigger_type_reg_1[1].CLK
clk => trigger_type_reg_1[2].CLK
clk => trigger_type_reg_1[3].CLK
clk => trigger_type_reg_1[4].CLK
clk => trigger_type_reg_1[5].CLK
clk => trigger_type_reg_1[6].CLK
clk => trigger_type_reg_1[7].CLK
clk => en_reg[0].CLK
clk => en_reg[1].CLK
clk => en_reg[2].CLK
clk => en_reg[3].CLK
clk => en_reg[4].CLK
clk => en_reg[5].CLK
clk => en_reg[6].CLK
clk => en_reg[7].CLK
reset => valid_data_out~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => enable_reg_4[0].ACLR
reset => enable_reg_4[1].ACLR
reset => enable_reg_4[2].ACLR
reset => enable_reg_4[3].ACLR
reset => enable_reg_4[4].ACLR
reset => enable_reg_4[5].ACLR
reset => enable_reg_4[6].ACLR
reset => enable_reg_4[7].ACLR
reset => clk_to_start_reg_3[0].ACLR
reset => clk_to_start_reg_3[1].ACLR
reset => clk_to_start_reg_3[2].ACLR
reset => clk_to_start_reg_3[3].ACLR
reset => clk_to_start_reg_3[4].ACLR
reset => clk_to_start_reg_3[5].ACLR
reset => clk_to_start_reg_3[6].ACLR
reset => clk_to_start_reg_3[7].ACLR
reset => trigger_position_reg_2[0].ACLR
reset => trigger_position_reg_2[1].ACLR
reset => trigger_position_reg_2[2].ACLR
reset => trigger_position_reg_2[3].ACLR
reset => trigger_position_reg_2[4].ACLR
reset => trigger_position_reg_2[5].ACLR
reset => trigger_position_reg_2[6].ACLR
reset => trigger_position_reg_2[7].ACLR
reset => trigger_type_reg_1[0].ACLR
reset => trigger_type_reg_1[1].ACLR
reset => trigger_type_reg_1[2].ACLR
reset => trigger_type_reg_1[3].ACLR
reset => trigger_type_reg_1[4].ACLR
reset => trigger_type_reg_1[5].ACLR
reset => trigger_type_reg_1[6].ACLR
reset => trigger_type_reg_1[7].ACLR
reset => en_reg[0].ACLR
reset => en_reg[1].ACLR
reset => en_reg[2].ACLR
reset => en_reg[3].ACLR
reset => en_reg[4].ACLR
reset => en_reg[5].ACLR
reset => en_reg[6].ACLR
reset => en_reg[7].ACLR
address_in[0] => Equal0.IN15
address_in[0] => Equal1.IN15
address_in[0] => Equal2.IN15
address_in[0] => Equal3.IN15
address_in[0] => Equal4.IN15
address_in[0] => Equal5.IN15
address_in[1] => Equal0.IN14
address_in[1] => Equal1.IN14
address_in[1] => Equal2.IN14
address_in[1] => Equal3.IN14
address_in[1] => Equal4.IN14
address_in[1] => Equal5.IN14
address_in[2] => Equal0.IN13
address_in[2] => Equal1.IN13
address_in[2] => Equal2.IN13
address_in[2] => Equal3.IN13
address_in[2] => Equal4.IN13
address_in[2] => Equal5.IN13
address_in[3] => Equal0.IN12
address_in[3] => Equal1.IN12
address_in[3] => Equal2.IN12
address_in[3] => Equal3.IN12
address_in[3] => Equal4.IN12
address_in[3] => Equal5.IN12
address_in[4] => Equal0.IN11
address_in[4] => Equal1.IN11
address_in[4] => Equal2.IN11
address_in[4] => Equal3.IN11
address_in[4] => Equal4.IN11
address_in[4] => Equal5.IN11
address_in[5] => Equal0.IN10
address_in[5] => Equal1.IN10
address_in[5] => Equal2.IN10
address_in[5] => Equal3.IN10
address_in[5] => Equal4.IN10
address_in[5] => Equal5.IN10
address_in[6] => Equal0.IN9
address_in[6] => Equal1.IN9
address_in[6] => Equal2.IN9
address_in[6] => Equal3.IN9
address_in[6] => Equal4.IN9
address_in[6] => Equal5.IN9
address_in[7] => Equal0.IN8
address_in[7] => Equal1.IN8
address_in[7] => Equal2.IN8
address_in[7] => Equal3.IN8
address_in[7] => Equal4.IN8
address_in[7] => Equal5.IN8
wr_en => en_reg_proc.IN0
wr_en => read_data_proc.IN0
data_in_reg[0] => en_reg.DATAB
data_in_reg[0] => enable_reg_4.DATAB
data_in_reg[0] => trigger_type_reg_1[0].DATAIN
data_in_reg[0] => trigger_position_reg_2[0].DATAIN
data_in_reg[0] => clk_to_start_reg_3[0].DATAIN
data_in_reg[1] => en_reg[1].DATAIN
data_in_reg[1] => trigger_type_reg_1[1].DATAIN
data_in_reg[1] => trigger_position_reg_2[1].DATAIN
data_in_reg[1] => clk_to_start_reg_3[1].DATAIN
data_in_reg[1] => enable_reg_4[1].DATAIN
data_in_reg[2] => en_reg[2].DATAIN
data_in_reg[2] => trigger_type_reg_1[2].DATAIN
data_in_reg[2] => trigger_position_reg_2[2].DATAIN
data_in_reg[2] => clk_to_start_reg_3[2].DATAIN
data_in_reg[2] => enable_reg_4[2].DATAIN
data_in_reg[3] => en_reg[3].DATAIN
data_in_reg[3] => trigger_type_reg_1[3].DATAIN
data_in_reg[3] => trigger_position_reg_2[3].DATAIN
data_in_reg[3] => clk_to_start_reg_3[3].DATAIN
data_in_reg[3] => enable_reg_4[3].DATAIN
data_in_reg[4] => en_reg[4].DATAIN
data_in_reg[4] => trigger_type_reg_1[4].DATAIN
data_in_reg[4] => trigger_position_reg_2[4].DATAIN
data_in_reg[4] => clk_to_start_reg_3[4].DATAIN
data_in_reg[4] => enable_reg_4[4].DATAIN
data_in_reg[5] => en_reg[5].DATAIN
data_in_reg[5] => trigger_type_reg_1[5].DATAIN
data_in_reg[5] => trigger_position_reg_2[5].DATAIN
data_in_reg[5] => clk_to_start_reg_3[5].DATAIN
data_in_reg[5] => enable_reg_4[5].DATAIN
data_in_reg[6] => en_reg[6].DATAIN
data_in_reg[6] => trigger_type_reg_1[6].DATAIN
data_in_reg[6] => trigger_position_reg_2[6].DATAIN
data_in_reg[6] => clk_to_start_reg_3[6].DATAIN
data_in_reg[6] => enable_reg_4[6].DATAIN
data_in_reg[7] => en_reg[7].DATAIN
data_in_reg[7] => trigger_type_reg_1[7].DATAIN
data_in_reg[7] => trigger_position_reg_2[7].DATAIN
data_in_reg[7] => clk_to_start_reg_3[7].DATAIN
data_in_reg[7] => enable_reg_4[7].DATAIN
valid_in => en_reg_proc.IN1
valid_in => read_data_proc.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_data_out <= valid_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_finish => enable_reg_4.OUTPUTSELECT
wc_finish => en_reg.OUTPUTSELECT
en_out <= en_reg[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[0] <= trigger_type_reg_1[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[1] <= trigger_type_reg_1[1].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[2] <= trigger_type_reg_1[2].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[3] <= trigger_type_reg_1[3].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[4] <= trigger_type_reg_1[4].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[5] <= trigger_type_reg_1[5].DB_MAX_OUTPUT_PORT_TYPE
trigger_type_out_1[6] <= trigger_type_reg_1[6].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[0] <= trigger_position_reg_2[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[1] <= trigger_position_reg_2[1].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[2] <= trigger_position_reg_2[2].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[3] <= trigger_position_reg_2[3].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[4] <= trigger_position_reg_2[4].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[5] <= trigger_position_reg_2[5].DB_MAX_OUTPUT_PORT_TYPE
trigger_positionout_2[6] <= trigger_position_reg_2[6].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[0] <= clk_to_start_reg_3[0].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[1] <= clk_to_start_reg_3[1].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[2] <= clk_to_start_reg_3[2].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[3] <= clk_to_start_reg_3[3].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[4] <= clk_to_start_reg_3[4].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[5] <= clk_to_start_reg_3[5].DB_MAX_OUTPUT_PORT_TYPE
clk_to_start_out_3[6] <= clk_to_start_reg_3[6].DB_MAX_OUTPUT_PORT_TYPE
enable_out_4 <= enable_reg_4[0].DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|wishbone_slave:wishbone_slave_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ADR_I[0] => addr[0].DATAIN
ADR_I[1] => addr[1].DATAIN
ADR_I[2] => addr[2].DATAIN
ADR_I[3] => addr[3].DATAIN
ADR_I[4] => addr[4].DATAIN
ADR_I[5] => addr[5].DATAIN
ADR_I[6] => addr[6].DATAIN
ADR_I[7] => addr[7].DATAIN
DAT_I[0] => ws_data[0].DATAIN
DAT_I[1] => ws_data[1].DATAIN
DAT_I[2] => ws_data[2].DATAIN
DAT_I[3] => ws_data[3].DATAIN
DAT_I[4] => ws_data[4].DATAIN
DAT_I[5] => ws_data[5].DATAIN
DAT_I[6] => ws_data[6].DATAIN
DAT_I[7] => ws_data[7].DATAIN
WE_I => ACK_O.IN0
WE_I => ACK_O.IN1
WE_I => ACK_O.IN0
STB_I => cyc_active.IN0
STB_I => ws_data_valid.IN1
CYC_I => cyc_active.IN1
CYC_I => ACK_O.IN1
CYC_I => ACK_O.IN1
CYC_I => active_cycle.DATAIN
TGA_I[0] => typ[0].DATAIN
TGA_I[1] => typ[1].DATAIN
TGA_I[2] => typ[2].DATAIN
TGA_I[3] => typ[3].DATAIN
TGA_I[4] => typ[4].DATAIN
TGA_I[5] => typ[5].DATAIN
TGA_I[6] => typ[6].DATAIN
TGA_I[7] => typ[7].DATAIN
TGD_I[0] => len[0].DATAIN
TGD_I[1] => len[1].DATAIN
TGD_I[2] => len[2].DATAIN
TGD_I[3] => len[3].DATAIN
TGD_I[4] => len[4].DATAIN
TGD_I[5] => len[5].DATAIN
TGD_I[6] => len[6].DATAIN
TGD_I[7] => len[7].DATAIN
ACK_O <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
STALL_O <= stall.DB_MAX_OUTPUT_PORT_TYPE
typ[0] <= TGA_I[0].DB_MAX_OUTPUT_PORT_TYPE
typ[1] <= TGA_I[1].DB_MAX_OUTPUT_PORT_TYPE
typ[2] <= TGA_I[2].DB_MAX_OUTPUT_PORT_TYPE
typ[3] <= TGA_I[3].DB_MAX_OUTPUT_PORT_TYPE
typ[4] <= TGA_I[4].DB_MAX_OUTPUT_PORT_TYPE
typ[5] <= TGA_I[5].DB_MAX_OUTPUT_PORT_TYPE
typ[6] <= TGA_I[6].DB_MAX_OUTPUT_PORT_TYPE
typ[7] <= TGA_I[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= ADR_I[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ADR_I[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ADR_I[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ADR_I[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ADR_I[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ADR_I[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ADR_I[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ADR_I[7].DB_MAX_OUTPUT_PORT_TYPE
len[0] <= TGD_I[0].DB_MAX_OUTPUT_PORT_TYPE
len[1] <= TGD_I[1].DB_MAX_OUTPUT_PORT_TYPE
len[2] <= TGD_I[2].DB_MAX_OUTPUT_PORT_TYPE
len[3] <= TGD_I[3].DB_MAX_OUTPUT_PORT_TYPE
len[4] <= TGD_I[4].DB_MAX_OUTPUT_PORT_TYPE
len[5] <= TGD_I[5].DB_MAX_OUTPUT_PORT_TYPE
len[6] <= TGD_I[6].DB_MAX_OUTPUT_PORT_TYPE
len[7] <= TGD_I[7].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
ws_data[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ws_data[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ws_data[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ws_data[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ws_data[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ws_data[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ws_data[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ws_data[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ws_data_valid <= ws_data_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] => DAT_O[0].DATAIN
reg_data[1] => DAT_O[1].DATAIN
reg_data[2] => DAT_O[2].DATAIN
reg_data[3] => DAT_O[3].DATAIN
reg_data[4] => DAT_O[4].DATAIN
reg_data[5] => DAT_O[5].DATAIN
reg_data[6] => DAT_O[6].DATAIN
reg_data[7] => DAT_O[7].DATAIN
reg_data_valid => ACK_O.DATAB
active_cycle <= CYC_I.DB_MAX_OUTPUT_PORT_TYPE
stall => STALL_O.DATAIN


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst
clk => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.clk
reset => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.reset
data_in[0] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[0]
data_in[1] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[1]
data_in[2] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[2]
data_in[3] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[3]
data_in[4] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[4]
data_in[5] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[5]
data_in[6] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[6]
data_in[7] => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in[7]
data_in_valid => in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_in_valid
data_out[0] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[0]
data_out[1] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[1]
data_out[2] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[2]
data_out[3] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[3]
data_out[4] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[4]
data_out[5] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[5]
data_out[6] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[6]
data_out[7] <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out[7]
data_out_valid <= in_equal_out_cordinator:cordinator1_proc:equal_cordenator_proc.data_out_valid


|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst|in_equal_out_cordinator:\cordinator1_proc:equal_cordenator_proc
clk => data_out_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
reset => data_out_valid~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in_valid => data_out_valid~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_valid <= data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|signal_generator_top:signal_generator_inst
clk => wishbone_slave:wishbone_slave_inst.clk
clk => signal_generator:signal_generator_inst.clk
clk => signal_generator_registers:registers_inst.clk
reset => wishbone_slave:wishbone_slave_inst.reset
reset => signal_generator:signal_generator_inst.reset
reset => signal_generator_registers:registers_inst.reset
data_in[0] => signal_generator:signal_generator_inst.data_in[0]
data_in[1] => signal_generator:signal_generator_inst.data_in[1]
data_in[2] => signal_generator:signal_generator_inst.data_in[2]
data_in[3] => signal_generator:signal_generator_inst.data_in[3]
data_in[4] => signal_generator:signal_generator_inst.data_in[4]
data_in[5] => signal_generator:signal_generator_inst.data_in[5]
data_in[6] => signal_generator:signal_generator_inst.data_in[6]
data_in[7] => signal_generator:signal_generator_inst.data_in[7]
trigger_in => signal_generator:signal_generator_inst.trigger_in
data_out[0] <= signal_generator:signal_generator_inst.data_out[0]
data_out[1] <= signal_generator:signal_generator_inst.data_out[1]
data_out[2] <= signal_generator:signal_generator_inst.data_out[2]
data_out[3] <= signal_generator:signal_generator_inst.data_out[3]
data_out[4] <= signal_generator:signal_generator_inst.data_out[4]
data_out[5] <= signal_generator:signal_generator_inst.data_out[5]
data_out[6] <= signal_generator:signal_generator_inst.data_out[6]
data_out[7] <= signal_generator:signal_generator_inst.data_out[7]
trigger_out <= signal_generator:signal_generator_inst.trigger_out
ADR_I[0] => wishbone_slave:wishbone_slave_inst.ADR_I[0]
ADR_I[1] => wishbone_slave:wishbone_slave_inst.ADR_I[1]
ADR_I[2] => wishbone_slave:wishbone_slave_inst.ADR_I[2]
ADR_I[3] => wishbone_slave:wishbone_slave_inst.ADR_I[3]
ADR_I[4] => wishbone_slave:wishbone_slave_inst.ADR_I[4]
ADR_I[5] => wishbone_slave:wishbone_slave_inst.ADR_I[5]
ADR_I[6] => wishbone_slave:wishbone_slave_inst.ADR_I[6]
ADR_I[7] => wishbone_slave:wishbone_slave_inst.ADR_I[7]
DAT_I[0] => wishbone_slave:wishbone_slave_inst.DAT_I[0]
DAT_I[1] => wishbone_slave:wishbone_slave_inst.DAT_I[1]
DAT_I[2] => wishbone_slave:wishbone_slave_inst.DAT_I[2]
DAT_I[3] => wishbone_slave:wishbone_slave_inst.DAT_I[3]
DAT_I[4] => wishbone_slave:wishbone_slave_inst.DAT_I[4]
DAT_I[5] => wishbone_slave:wishbone_slave_inst.DAT_I[5]
DAT_I[6] => wishbone_slave:wishbone_slave_inst.DAT_I[6]
DAT_I[7] => wishbone_slave:wishbone_slave_inst.DAT_I[7]
WE_I => wishbone_slave:wishbone_slave_inst.WE_I
STB_I => wishbone_slave:wishbone_slave_inst.STB_I
CYC_I => wishbone_slave:wishbone_slave_inst.CYC_I
TGA_I[0] => wishbone_slave:wishbone_slave_inst.TGA_I[0]
TGA_I[1] => wishbone_slave:wishbone_slave_inst.TGA_I[1]
TGA_I[2] => wishbone_slave:wishbone_slave_inst.TGA_I[2]
TGA_I[3] => wishbone_slave:wishbone_slave_inst.TGA_I[3]
TGA_I[4] => wishbone_slave:wishbone_slave_inst.TGA_I[4]
TGA_I[5] => wishbone_slave:wishbone_slave_inst.TGA_I[5]
TGA_I[6] => wishbone_slave:wishbone_slave_inst.TGA_I[6]
TGA_I[7] => wishbone_slave:wishbone_slave_inst.TGA_I[7]
TGD_I[0] => wishbone_slave:wishbone_slave_inst.TGD_I[0]
TGD_I[1] => wishbone_slave:wishbone_slave_inst.TGD_I[1]
TGD_I[2] => wishbone_slave:wishbone_slave_inst.TGD_I[2]
TGD_I[3] => wishbone_slave:wishbone_slave_inst.TGD_I[3]
TGD_I[4] => wishbone_slave:wishbone_slave_inst.TGD_I[4]
TGD_I[5] => wishbone_slave:wishbone_slave_inst.TGD_I[5]
TGD_I[6] => wishbone_slave:wishbone_slave_inst.TGD_I[6]
TGD_I[7] => wishbone_slave:wishbone_slave_inst.TGD_I[7]
ACK_O <= wishbone_slave:wishbone_slave_inst.ACK_O
DAT_O[0] <= wishbone_slave:wishbone_slave_inst.DAT_O[0]
DAT_O[1] <= wishbone_slave:wishbone_slave_inst.DAT_O[1]
DAT_O[2] <= wishbone_slave:wishbone_slave_inst.DAT_O[2]
DAT_O[3] <= wishbone_slave:wishbone_slave_inst.DAT_O[3]
DAT_O[4] <= wishbone_slave:wishbone_slave_inst.DAT_O[4]
DAT_O[5] <= wishbone_slave:wishbone_slave_inst.DAT_O[5]
DAT_O[6] <= wishbone_slave:wishbone_slave_inst.DAT_O[6]
DAT_O[7] <= wishbone_slave:wishbone_slave_inst.DAT_O[7]
STALL_O <= wishbone_slave:wishbone_slave_inst.STALL_O
rc_finish => signal_generator_registers:registers_inst.rc_finish


|top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|wishbone_slave:wishbone_slave_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ADR_I[0] => addr[0].DATAIN
ADR_I[1] => addr[1].DATAIN
ADR_I[2] => addr[2].DATAIN
ADR_I[3] => addr[3].DATAIN
ADR_I[4] => addr[4].DATAIN
ADR_I[5] => addr[5].DATAIN
ADR_I[6] => addr[6].DATAIN
ADR_I[7] => addr[7].DATAIN
DAT_I[0] => ws_data[0].DATAIN
DAT_I[1] => ws_data[1].DATAIN
DAT_I[2] => ws_data[2].DATAIN
DAT_I[3] => ws_data[3].DATAIN
DAT_I[4] => ws_data[4].DATAIN
DAT_I[5] => ws_data[5].DATAIN
DAT_I[6] => ws_data[6].DATAIN
DAT_I[7] => ws_data[7].DATAIN
WE_I => ACK_O.IN0
WE_I => ACK_O.IN1
WE_I => ACK_O.IN0
STB_I => cyc_active.IN0
STB_I => ws_data_valid.IN1
CYC_I => cyc_active.IN1
CYC_I => ACK_O.IN1
CYC_I => ACK_O.IN1
CYC_I => active_cycle.DATAIN
TGA_I[0] => typ[0].DATAIN
TGA_I[1] => typ[1].DATAIN
TGA_I[2] => typ[2].DATAIN
TGA_I[3] => typ[3].DATAIN
TGA_I[4] => typ[4].DATAIN
TGA_I[5] => typ[5].DATAIN
TGA_I[6] => typ[6].DATAIN
TGA_I[7] => typ[7].DATAIN
TGD_I[0] => len[0].DATAIN
TGD_I[1] => len[1].DATAIN
TGD_I[2] => len[2].DATAIN
TGD_I[3] => len[3].DATAIN
TGD_I[4] => len[4].DATAIN
TGD_I[5] => len[5].DATAIN
TGD_I[6] => len[6].DATAIN
TGD_I[7] => len[7].DATAIN
ACK_O <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
STALL_O <= stall.DB_MAX_OUTPUT_PORT_TYPE
typ[0] <= TGA_I[0].DB_MAX_OUTPUT_PORT_TYPE
typ[1] <= TGA_I[1].DB_MAX_OUTPUT_PORT_TYPE
typ[2] <= TGA_I[2].DB_MAX_OUTPUT_PORT_TYPE
typ[3] <= TGA_I[3].DB_MAX_OUTPUT_PORT_TYPE
typ[4] <= TGA_I[4].DB_MAX_OUTPUT_PORT_TYPE
typ[5] <= TGA_I[5].DB_MAX_OUTPUT_PORT_TYPE
typ[6] <= TGA_I[6].DB_MAX_OUTPUT_PORT_TYPE
typ[7] <= TGA_I[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= ADR_I[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ADR_I[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ADR_I[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ADR_I[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ADR_I[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ADR_I[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ADR_I[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ADR_I[7].DB_MAX_OUTPUT_PORT_TYPE
len[0] <= TGD_I[0].DB_MAX_OUTPUT_PORT_TYPE
len[1] <= TGD_I[1].DB_MAX_OUTPUT_PORT_TYPE
len[2] <= TGD_I[2].DB_MAX_OUTPUT_PORT_TYPE
len[3] <= TGD_I[3].DB_MAX_OUTPUT_PORT_TYPE
len[4] <= TGD_I[4].DB_MAX_OUTPUT_PORT_TYPE
len[5] <= TGD_I[5].DB_MAX_OUTPUT_PORT_TYPE
len[6] <= TGD_I[6].DB_MAX_OUTPUT_PORT_TYPE
len[7] <= TGD_I[7].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
ws_data[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ws_data[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ws_data[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ws_data[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ws_data[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ws_data[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ws_data[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ws_data[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ws_data_valid <= ws_data_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] => DAT_O[0].DATAIN
reg_data[1] => DAT_O[1].DATAIN
reg_data[2] => DAT_O[2].DATAIN
reg_data[3] => DAT_O[3].DATAIN
reg_data[4] => DAT_O[4].DATAIN
reg_data[5] => DAT_O[5].DATAIN
reg_data[6] => DAT_O[6].DATAIN
reg_data[7] => DAT_O[7].DATAIN
reg_data_valid => ACK_O.DATAB
active_cycle <= CYC_I.DB_MAX_OUTPUT_PORT_TYPE
stall => STALL_O.DATAIN


|top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst
clk => data_counter_s[0].CLK
clk => data_counter_s[1].CLK
clk => data_counter_s[2].CLK
clk => data_counter_s[3].CLK
clk => data_counter_s[4].CLK
clk => data_counter_s[5].CLK
clk => data_counter_s[6].CLK
clk => data_counter_s[7].CLK
clk => data_counter_s[8].CLK
clk => scene_number_s[0].CLK
clk => scene_number_s[1].CLK
clk => scene_number_s[2].CLK
clk => scene_number_s[3].CLK
clk => scene_number_s[4].CLK
clk => scene_number_s[5].CLK
clk => scene_number_s[6].CLK
clk => trigger_s.CLK
clk => data_out_s[0].CLK
clk => data_out_s[1].CLK
clk => data_out_s[2].CLK
clk => data_out_s[3].CLK
clk => data_out_s[4].CLK
clk => data_out_s[5].CLK
clk => data_out_s[6].CLK
clk => data_out_s[7].CLK
clk => trigger_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => State~1.DATAIN
reset => data_counter_s[0].ACLR
reset => data_counter_s[1].ACLR
reset => data_counter_s[2].ACLR
reset => data_counter_s[3].ACLR
reset => data_counter_s[4].ACLR
reset => data_counter_s[5].ACLR
reset => data_counter_s[6].ACLR
reset => data_counter_s[7].ACLR
reset => data_counter_s[8].ACLR
reset => scene_number_s[0].ACLR
reset => scene_number_s[1].ACLR
reset => scene_number_s[2].ACLR
reset => scene_number_s[3].ACLR
reset => scene_number_s[4].ACLR
reset => scene_number_s[5].ACLR
reset => scene_number_s[6].ACLR
reset => trigger_s.ACLR
reset => data_out_s[0].ACLR
reset => data_out_s[1].ACLR
reset => data_out_s[2].ACLR
reset => data_out_s[3].ACLR
reset => data_out_s[4].ACLR
reset => data_out_s[5].ACLR
reset => data_out_s[6].ACLR
reset => data_out_s[7].ACLR
reset => trigger_out~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => State~3.DATAIN
scene_number_in[0] => scene_number_s.DATAB
scene_number_in[1] => scene_number_s.DATAB
scene_number_in[2] => scene_number_s.DATAB
scene_number_in[3] => scene_number_s.DATAB
scene_number_in[4] => scene_number_s.DATAB
scene_number_in[5] => scene_number_s.DATAB
scene_number_in[6] => scene_number_s.DATAB
enable => scene_number_s.OUTPUTSELECT
enable => scene_number_s.OUTPUTSELECT
enable => scene_number_s.OUTPUTSELECT
enable => scene_number_s.OUTPUTSELECT
enable => scene_number_s.OUTPUTSELECT
enable => scene_number_s.OUTPUTSELECT
enable => scene_number_s.OUTPUTSELECT
enable => Selector1.IN2
enable => Selector0.IN2
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
trigger_in => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_out <= trigger_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst
clk => valid_data_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => enable_reg_2[0].CLK
clk => enable_reg_2[1].CLK
clk => enable_reg_2[2].CLK
clk => enable_reg_2[3].CLK
clk => enable_reg_2[4].CLK
clk => enable_reg_2[5].CLK
clk => enable_reg_2[6].CLK
clk => scene_number_reg_1[0].CLK
clk => scene_number_reg_1[1].CLK
clk => scene_number_reg_1[2].CLK
clk => scene_number_reg_1[3].CLK
clk => scene_number_reg_1[4].CLK
clk => scene_number_reg_1[5].CLK
clk => scene_number_reg_1[6].CLK
reset => valid_data_out~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => enable_reg_2[0].ACLR
reset => enable_reg_2[1].ACLR
reset => enable_reg_2[2].ACLR
reset => enable_reg_2[3].ACLR
reset => enable_reg_2[4].ACLR
reset => enable_reg_2[5].ACLR
reset => enable_reg_2[6].ACLR
reset => scene_number_reg_1[0].ACLR
reset => scene_number_reg_1[1].ACLR
reset => scene_number_reg_1[2].ACLR
reset => scene_number_reg_1[3].ACLR
reset => scene_number_reg_1[4].ACLR
reset => scene_number_reg_1[5].ACLR
reset => scene_number_reg_1[6].ACLR
address_in[0] => Equal0.IN15
address_in[0] => Equal1.IN15
address_in[0] => Equal2.IN15
address_in[1] => Equal0.IN14
address_in[1] => Equal1.IN14
address_in[1] => Equal2.IN14
address_in[2] => Equal0.IN13
address_in[2] => Equal1.IN13
address_in[2] => Equal2.IN13
address_in[3] => Equal0.IN12
address_in[3] => Equal1.IN12
address_in[3] => Equal2.IN12
address_in[4] => Equal0.IN11
address_in[4] => Equal1.IN11
address_in[4] => Equal2.IN11
address_in[5] => Equal0.IN10
address_in[5] => Equal1.IN10
address_in[5] => Equal2.IN10
address_in[6] => Equal0.IN9
address_in[6] => Equal1.IN9
address_in[6] => Equal2.IN9
address_in[7] => Equal0.IN8
address_in[7] => Equal1.IN8
address_in[7] => Equal2.IN8
wr_en => scene_number_reg_1_proc.IN0
wr_en => read_data_proc.IN0
data_in_reg[0] => enable_reg_2.DATAB
data_in_reg[0] => scene_number_reg_1[0].DATAIN
data_in_reg[1] => scene_number_reg_1[1].DATAIN
data_in_reg[1] => enable_reg_2[1].DATAIN
data_in_reg[2] => scene_number_reg_1[2].DATAIN
data_in_reg[2] => enable_reg_2[2].DATAIN
data_in_reg[3] => scene_number_reg_1[3].DATAIN
data_in_reg[3] => enable_reg_2[3].DATAIN
data_in_reg[4] => scene_number_reg_1[4].DATAIN
data_in_reg[4] => enable_reg_2[4].DATAIN
data_in_reg[5] => scene_number_reg_1[5].DATAIN
data_in_reg[5] => enable_reg_2[5].DATAIN
data_in_reg[6] => scene_number_reg_1[6].DATAIN
data_in_reg[6] => enable_reg_2[6].DATAIN
data_in_reg[7] => ~NO_FANOUT~
valid_in => scene_number_reg_1_proc.IN1
valid_in => read_data_proc.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_data_out <= valid_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_finish => enable_reg_2.OUTPUTSELECT
scene_number_out_1[0] <= scene_number_reg_1[0].DB_MAX_OUTPUT_PORT_TYPE
scene_number_out_1[1] <= scene_number_reg_1[1].DB_MAX_OUTPUT_PORT_TYPE
scene_number_out_1[2] <= scene_number_reg_1[2].DB_MAX_OUTPUT_PORT_TYPE
scene_number_out_1[3] <= scene_number_reg_1[3].DB_MAX_OUTPUT_PORT_TYPE
scene_number_out_1[4] <= scene_number_reg_1[4].DB_MAX_OUTPUT_PORT_TYPE
scene_number_out_1[5] <= scene_number_reg_1[5].DB_MAX_OUTPUT_PORT_TYPE
scene_number_out_1[6] <= scene_number_reg_1[6].DB_MAX_OUTPUT_PORT_TYPE
enable_out_2 <= enable_reg_2[0].DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|output_block:output_block_unit
clk => general_fifo:short_fifo.clk
clk => wait_cycles[0].CLK
clk => wait_cycles[1].CLK
clk => wait_cycles[2].CLK
clk => wait_cycles[3].CLK
clk => wait_cycles[4].CLK
clk => wait_cycles[5].CLK
clk => wait_cycles[6].CLK
clk => wait_cycles[7].CLK
clk => wait_cycles[8].CLK
clk => wait_cycles[9].CLK
clk => wait_cycles[10].CLK
clk => wait_cycles[11].CLK
clk => wait_cycles[12].CLK
clk => wait_cycles[13].CLK
clk => wait_cycles[14].CLK
clk => wait_cycles[15].CLK
clk => wait_cycles[16].CLK
clk => wait_cycles[17].CLK
clk => wait_cycles[18].CLK
clk => wait_cycles[19].CLK
clk => wait_cycles[20].CLK
clk => requested_bytes[0].CLK
clk => requested_bytes[1].CLK
clk => requested_bytes[2].CLK
clk => requested_bytes[3].CLK
clk => requested_bytes[4].CLK
clk => requested_bytes[5].CLK
clk => requested_bytes[6].CLK
clk => requested_bytes[7].CLK
clk => requested_bytes[8].CLK
clk => fsm_in_state.CLK
clk => general_fifo:fifo.clk
clk => wishbone_master:output_block_wm.sys_clk
clk => wishbone_slave:output_block_ws.clk
clk => wishbone_slave:input_block_ws.clk
clk => fsm_out_state~3.DATAIN
reset => general_fifo:short_fifo.rst
reset => wait_cycles[0].ACLR
reset => wait_cycles[1].ACLR
reset => wait_cycles[2].ACLR
reset => wait_cycles[3].ACLR
reset => wait_cycles[4].ACLR
reset => wait_cycles[5].ACLR
reset => wait_cycles[6].ACLR
reset => wait_cycles[7].ACLR
reset => wait_cycles[8].ACLR
reset => wait_cycles[9].ACLR
reset => wait_cycles[10].ACLR
reset => wait_cycles[11].ACLR
reset => wait_cycles[12].ACLR
reset => wait_cycles[13].ACLR
reset => wait_cycles[14].ACLR
reset => wait_cycles[15].ACLR
reset => wait_cycles[16].ACLR
reset => wait_cycles[17].ACLR
reset => wait_cycles[18].ACLR
reset => wait_cycles[19].ACLR
reset => wait_cycles[20].ACLR
reset => requested_bytes[0].ACLR
reset => requested_bytes[1].ACLR
reset => requested_bytes[2].ACLR
reset => requested_bytes[3].ACLR
reset => requested_bytes[4].ACLR
reset => requested_bytes[5].ACLR
reset => requested_bytes[6].ACLR
reset => requested_bytes[7].ACLR
reset => requested_bytes[8].ACLR
reset => fsm_in_state.ACLR
reset => general_fifo:fifo.rst
reset => wishbone_master:output_block_wm.sys_reset
reset => wishbone_slave:output_block_ws.reset
reset => wishbone_slave:input_block_ws.reset
reset => fsm_out_state~5.DATAIN
wm_end_2 => fsm_in_state.OUTPUTSELECT
ADR_I_2[0] => wishbone_slave:input_block_ws.ADR_I[0]
ADR_I_2[1] => wishbone_slave:input_block_ws.ADR_I[1]
ADR_I_2[2] => wishbone_slave:input_block_ws.ADR_I[2]
ADR_I_2[3] => wishbone_slave:input_block_ws.ADR_I[3]
ADR_I_2[4] => wishbone_slave:input_block_ws.ADR_I[4]
ADR_I_2[5] => wishbone_slave:input_block_ws.ADR_I[5]
ADR_I_2[6] => wishbone_slave:input_block_ws.ADR_I[6]
ADR_I_2[7] => wishbone_slave:input_block_ws.ADR_I[7]
DAT_I_2[0] => general_fifo:short_fifo.din[0]
DAT_I_2[0] => wishbone_slave:input_block_ws.DAT_I[0]
DAT_I_2[1] => general_fifo:short_fifo.din[1]
DAT_I_2[1] => wishbone_slave:input_block_ws.DAT_I[1]
DAT_I_2[2] => general_fifo:short_fifo.din[2]
DAT_I_2[2] => wishbone_slave:input_block_ws.DAT_I[2]
DAT_I_2[3] => general_fifo:short_fifo.din[3]
DAT_I_2[3] => wishbone_slave:input_block_ws.DAT_I[3]
DAT_I_2[4] => general_fifo:short_fifo.din[4]
DAT_I_2[4] => wishbone_slave:input_block_ws.DAT_I[4]
DAT_I_2[5] => general_fifo:short_fifo.din[5]
DAT_I_2[5] => wishbone_slave:input_block_ws.DAT_I[5]
DAT_I_2[6] => general_fifo:short_fifo.din[6]
DAT_I_2[6] => wishbone_slave:input_block_ws.DAT_I[6]
DAT_I_2[7] => general_fifo:short_fifo.din[7]
DAT_I_2[7] => wishbone_slave:input_block_ws.DAT_I[7]
WE_I_2 => wishbone_slave:input_block_ws.WE_I
STB_I_2 => general_fifo:short_fifo.wr_en
STB_I_2 => wishbone_slave:input_block_ws.STB_I
CYC_I_2 => wishbone_slave:input_block_ws.CYC_I
TGA_I_2[0] => ~NO_FANOUT~
TGA_I_2[1] => ~NO_FANOUT~
TGA_I_2[2] => ~NO_FANOUT~
TGA_I_2[3] => ~NO_FANOUT~
TGA_I_2[4] => ~NO_FANOUT~
TGA_I_2[5] => ~NO_FANOUT~
TGA_I_2[6] => ~NO_FANOUT~
TGA_I_2[7] => ~NO_FANOUT~
TGD_I_2[0] => wishbone_slave:input_block_ws.TGD_I[0]
TGD_I_2[1] => wishbone_slave:input_block_ws.TGD_I[1]
TGD_I_2[2] => wishbone_slave:input_block_ws.TGD_I[2]
TGD_I_2[3] => wishbone_slave:input_block_ws.TGD_I[3]
TGD_I_2[4] => wishbone_slave:input_block_ws.TGD_I[4]
TGD_I_2[5] => wishbone_slave:input_block_ws.TGD_I[5]
TGD_I_2[6] => wishbone_slave:input_block_ws.TGD_I[6]
TGD_I_2[7] => wishbone_slave:input_block_ws.TGD_I[7]
ACK_O_2 <= wishbone_slave:input_block_ws.ACK_O
DAT_O_2[0] <= wishbone_slave:input_block_ws.DAT_O[0]
DAT_O_2[1] <= wishbone_slave:input_block_ws.DAT_O[1]
DAT_O_2[2] <= wishbone_slave:input_block_ws.DAT_O[2]
DAT_O_2[3] <= wishbone_slave:input_block_ws.DAT_O[3]
DAT_O_2[4] <= wishbone_slave:input_block_ws.DAT_O[4]
DAT_O_2[5] <= wishbone_slave:input_block_ws.DAT_O[5]
DAT_O_2[6] <= wishbone_slave:input_block_ws.DAT_O[6]
DAT_O_2[7] <= wishbone_slave:input_block_ws.DAT_O[7]
STALL_O_2 <= wishbone_slave:input_block_ws.STALL_O
ADR_O[0] <= wishbone_master:output_block_wm.ADR_O[0]
ADR_O[1] <= wishbone_master:output_block_wm.ADR_O[1]
ADR_O[2] <= wishbone_master:output_block_wm.ADR_O[2]
ADR_O[3] <= wishbone_master:output_block_wm.ADR_O[3]
ADR_O[4] <= wishbone_master:output_block_wm.ADR_O[4]
ADR_O[5] <= wishbone_master:output_block_wm.ADR_O[5]
ADR_O[6] <= wishbone_master:output_block_wm.ADR_O[6]
ADR_O[7] <= wishbone_master:output_block_wm.ADR_O[7]
WM_DAT_O[0] <= wishbone_master:output_block_wm.DAT_O[0]
WM_DAT_O[1] <= wishbone_master:output_block_wm.DAT_O[1]
WM_DAT_O[2] <= wishbone_master:output_block_wm.DAT_O[2]
WM_DAT_O[3] <= wishbone_master:output_block_wm.DAT_O[3]
WM_DAT_O[4] <= wishbone_master:output_block_wm.DAT_O[4]
WM_DAT_O[5] <= wishbone_master:output_block_wm.DAT_O[5]
WM_DAT_O[6] <= wishbone_master:output_block_wm.DAT_O[6]
WM_DAT_O[7] <= wishbone_master:output_block_wm.DAT_O[7]
WE_O <= wishbone_master:output_block_wm.WE_O
STB_O <= wishbone_master:output_block_wm.STB_O
CYC_O <= wishbone_master:output_block_wm.CYC_O
TGA_O[0] <= wishbone_master:output_block_wm.TGA_O[0]
TGA_O[1] <= wishbone_master:output_block_wm.TGA_O[1]
TGA_O[2] <= wishbone_master:output_block_wm.TGA_O[2]
TGA_O[3] <= wishbone_master:output_block_wm.TGA_O[3]
TGA_O[4] <= wishbone_master:output_block_wm.TGA_O[4]
TGA_O[5] <= wishbone_master:output_block_wm.TGA_O[5]
TGA_O[6] <= wishbone_master:output_block_wm.TGA_O[6]
TGA_O[7] <= wishbone_master:output_block_wm.TGA_O[7]
TGD_O[0] <= wishbone_master:output_block_wm.TGD_O[0]
TGD_O[1] <= wishbone_master:output_block_wm.TGD_O[1]
TGD_O[2] <= wishbone_master:output_block_wm.TGD_O[2]
TGD_O[3] <= wishbone_master:output_block_wm.TGD_O[3]
TGD_O[4] <= wishbone_master:output_block_wm.TGD_O[4]
TGD_O[5] <= wishbone_master:output_block_wm.TGD_O[5]
TGD_O[6] <= wishbone_master:output_block_wm.TGD_O[6]
TGD_O[7] <= wishbone_master:output_block_wm.TGD_O[7]
ACK_I => wishbone_master:output_block_wm.ACK_I
ACK_I => fsm_out_process.IN0
WM_DAT_I[0] => wishbone_master:output_block_wm.DAT_I[0]
WM_DAT_I[1] => wishbone_master:output_block_wm.DAT_I[1]
WM_DAT_I[2] => wishbone_master:output_block_wm.DAT_I[2]
WM_DAT_I[3] => wishbone_master:output_block_wm.DAT_I[3]
WM_DAT_I[4] => wishbone_master:output_block_wm.DAT_I[4]
WM_DAT_I[5] => wishbone_master:output_block_wm.DAT_I[5]
WM_DAT_I[6] => wishbone_master:output_block_wm.DAT_I[6]
WM_DAT_I[7] => wishbone_master:output_block_wm.DAT_I[7]
STALL_I => wishbone_master:output_block_wm.STALL_I
STALL_I => fsm_out_process.IN1
ERR_I => wishbone_master:output_block_wm.ERR_I
ADR_I[0] => wishbone_slave:output_block_ws.ADR_I[0]
ADR_I[1] => wishbone_slave:output_block_ws.ADR_I[1]
ADR_I[2] => wishbone_slave:output_block_ws.ADR_I[2]
ADR_I[3] => wishbone_slave:output_block_ws.ADR_I[3]
ADR_I[4] => wishbone_slave:output_block_ws.ADR_I[4]
ADR_I[5] => wishbone_slave:output_block_ws.ADR_I[5]
ADR_I[6] => wishbone_slave:output_block_ws.ADR_I[6]
ADR_I[7] => wishbone_slave:output_block_ws.ADR_I[7]
DAT_I[0] => wishbone_slave:output_block_ws.DAT_I[0]
DAT_I[1] => wishbone_slave:output_block_ws.DAT_I[1]
DAT_I[2] => wishbone_slave:output_block_ws.DAT_I[2]
DAT_I[3] => wishbone_slave:output_block_ws.DAT_I[3]
DAT_I[4] => wishbone_slave:output_block_ws.DAT_I[4]
DAT_I[5] => wishbone_slave:output_block_ws.DAT_I[5]
DAT_I[6] => wishbone_slave:output_block_ws.DAT_I[6]
DAT_I[7] => wishbone_slave:output_block_ws.DAT_I[7]
WE_I => wishbone_slave:output_block_ws.WE_I
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => requested_bytes.OUTPUTSELECT
STB_I => fifo_rd_en.IN0
STB_I => wishbone_slave:output_block_ws.STB_I
CYC_I => fifo_rd_en.IN1
CYC_I => wishbone_slave:output_block_ws.CYC_I
TGA_I[0] => wishbone_slave:output_block_ws.TGA_I[0]
TGA_I[1] => wishbone_slave:output_block_ws.TGA_I[1]
TGA_I[2] => wishbone_slave:output_block_ws.TGA_I[2]
TGA_I[3] => wishbone_slave:output_block_ws.TGA_I[3]
TGA_I[4] => wishbone_slave:output_block_ws.TGA_I[4]
TGA_I[5] => wishbone_slave:output_block_ws.TGA_I[5]
TGA_I[6] => wishbone_slave:output_block_ws.TGA_I[6]
TGA_I[7] => wishbone_slave:output_block_ws.TGA_I[7]
TGD_I[0] => wishbone_slave:output_block_ws.TGD_I[0]
TGD_I[1] => wishbone_slave:output_block_ws.TGD_I[1]
TGD_I[2] => wishbone_slave:output_block_ws.TGD_I[2]
TGD_I[3] => wishbone_slave:output_block_ws.TGD_I[3]
TGD_I[4] => wishbone_slave:output_block_ws.TGD_I[4]
TGD_I[5] => wishbone_slave:output_block_ws.TGD_I[5]
TGD_I[6] => wishbone_slave:output_block_ws.TGD_I[6]
TGD_I[7] => wishbone_slave:output_block_ws.TGD_I[7]
ACK_O <= wishbone_slave:output_block_ws.ACK_O
DAT_O[0] <= wishbone_slave:output_block_ws.DAT_O[0]
DAT_O[1] <= wishbone_slave:output_block_ws.DAT_O[1]
DAT_O[2] <= wishbone_slave:output_block_ws.DAT_O[2]
DAT_O[3] <= wishbone_slave:output_block_ws.DAT_O[3]
DAT_O[4] <= wishbone_slave:output_block_ws.DAT_O[4]
DAT_O[5] <= wishbone_slave:output_block_ws.DAT_O[5]
DAT_O[6] <= wishbone_slave:output_block_ws.DAT_O[6]
DAT_O[7] <= wishbone_slave:output_block_ws.DAT_O[7]
STALL_O <= wishbone_slave:output_block_ws.STALL_O


|top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:short_fifo
clk => mem~11.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => dout_valid~reg0.ACLR
din[0] => mem~10.DATAIN
din[0] => mem.DATAIN
din[1] => mem~9.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~8.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~7.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~6.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~5.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~4.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~3.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo
clk => mem~23.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => read_addr[4].CLK
clk => read_addr[5].CLK
clk => read_addr[6].CLK
clk => read_addr[7].CLK
clk => read_addr[8].CLK
clk => read_addr[9].CLK
clk => read_addr[10].CLK
clk => read_addr[11].CLK
clk => read_addr[12].CLK
clk => read_addr[13].CLK
clk => read_addr[14].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => write_addr[4].CLK
clk => write_addr[5].CLK
clk => write_addr[6].CLK
clk => write_addr[7].CLK
clk => write_addr[8].CLK
clk => write_addr[9].CLK
clk => write_addr[10].CLK
clk => write_addr[11].CLK
clk => write_addr[12].CLK
clk => write_addr[13].CLK
clk => write_addr[14].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => read_addr_dup[4].CLK
clk => read_addr_dup[5].CLK
clk => read_addr_dup[6].CLK
clk => read_addr_dup[7].CLK
clk => read_addr_dup[8].CLK
clk => read_addr_dup[9].CLK
clk => read_addr_dup[10].CLK
clk => read_addr_dup[11].CLK
clk => read_addr_dup[12].CLK
clk => read_addr_dup[13].CLK
clk => read_addr_dup[14].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => read_addr[4].ACLR
rst => read_addr[5].ACLR
rst => read_addr[6].ACLR
rst => read_addr[7].ACLR
rst => read_addr[8].ACLR
rst => read_addr[9].ACLR
rst => read_addr[10].ACLR
rst => read_addr[11].ACLR
rst => read_addr[12].ACLR
rst => read_addr[13].ACLR
rst => read_addr[14].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => write_addr[4].ACLR
rst => write_addr[5].ACLR
rst => write_addr[6].ACLR
rst => write_addr[7].ACLR
rst => write_addr[8].ACLR
rst => write_addr[9].ACLR
rst => write_addr[10].ACLR
rst => write_addr[11].ACLR
rst => write_addr[12].ACLR
rst => write_addr[13].ACLR
rst => write_addr[14].ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr_dup[4].ACLR
rst => read_addr_dup[5].ACLR
rst => read_addr_dup[6].ACLR
rst => read_addr_dup[7].ACLR
rst => read_addr_dup[8].ACLR
rst => read_addr_dup[9].ACLR
rst => read_addr_dup[10].ACLR
rst => read_addr_dup[11].ACLR
rst => read_addr_dup[12].ACLR
rst => read_addr_dup[13].ACLR
rst => read_addr_dup[14].ACLR
rst => dout_valid~reg0.ACLR
din[0] => mem~22.DATAIN
din[0] => mem.DATAIN
din[1] => mem~21.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~20.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~19.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~18.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~17.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~16.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~15.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
used[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
used[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
used[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
used[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
used[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
used[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
used[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
used[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
used[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE
used[14] <= count[14].DB_MAX_OUTPUT_PORT_TYPE
used[15] <= count[15].DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm
sys_clk => get_acks_rd_st_sample.CLK
sys_clk => get_acks_wr_st_sample.CLK
sys_clk => addr_rd[0].CLK
sys_clk => addr_rd[1].CLK
sys_clk => addr_rd[2].CLK
sys_clk => addr_rd[3].CLK
sys_clk => addr_rd[4].CLK
sys_clk => addr_rd[5].CLK
sys_clk => addr_rd[6].CLK
sys_clk => addr_rd[7].CLK
sys_clk => addr_rd[8].CLK
sys_clk => ack_cnt[0].CLK
sys_clk => ack_cnt[1].CLK
sys_clk => ack_cnt[2].CLK
sys_clk => ack_cnt[3].CLK
sys_clk => ack_cnt[4].CLK
sys_clk => ack_cnt[5].CLK
sys_clk => ack_cnt[6].CLK
sys_clk => ack_cnt[7].CLK
sys_clk => ack_cnt[8].CLK
sys_clk => len_cnt[0].CLK
sys_clk => len_cnt[1].CLK
sys_clk => len_cnt[2].CLK
sys_clk => len_cnt[3].CLK
sys_clk => len_cnt[4].CLK
sys_clk => len_cnt[5].CLK
sys_clk => len_cnt[6].CLK
sys_clk => len_cnt[7].CLK
sys_clk => len_cnt[8].CLK
sys_clk => ram_addr_sig[0].CLK
sys_clk => ram_addr_sig[1].CLK
sys_clk => ram_addr_sig[2].CLK
sys_clk => ram_addr_sig[3].CLK
sys_clk => ram_addr_sig[4].CLK
sys_clk => ram_addr_sig[5].CLK
sys_clk => ram_addr_sig[6].CLK
sys_clk => ram_addr_sig[7].CLK
sys_clk => ram_addr_sig[8].CLK
sys_clk => wr_sig.CLK
sys_clk => len_reg[0].CLK
sys_clk => len_reg[1].CLK
sys_clk => len_reg[2].CLK
sys_clk => len_reg[3].CLK
sys_clk => len_reg[4].CLK
sys_clk => len_reg[5].CLK
sys_clk => len_reg[6].CLK
sys_clk => len_reg[7].CLK
sys_clk => addr_reg[0].CLK
sys_clk => addr_reg[1].CLK
sys_clk => addr_reg[2].CLK
sys_clk => addr_reg[3].CLK
sys_clk => addr_reg[4].CLK
sys_clk => addr_reg[5].CLK
sys_clk => addr_reg[6].CLK
sys_clk => addr_reg[7].CLK
sys_clk => addr_reg[8].CLK
sys_clk => type_reg[0].CLK
sys_clk => type_reg[1].CLK
sys_clk => type_reg[2].CLK
sys_clk => type_reg[3].CLK
sys_clk => type_reg[4].CLK
sys_clk => type_reg[5].CLK
sys_clk => type_reg[6].CLK
sys_clk => type_reg[7].CLK
sys_clk => wm_state~1.DATAIN
sys_reset => get_acks_rd_st_sample.ACLR
sys_reset => get_acks_wr_st_sample.ACLR
sys_reset => addr_rd[0].ACLR
sys_reset => addr_rd[1].ACLR
sys_reset => addr_rd[2].ACLR
sys_reset => addr_rd[3].ACLR
sys_reset => addr_rd[4].ACLR
sys_reset => addr_rd[5].ACLR
sys_reset => addr_rd[6].ACLR
sys_reset => addr_rd[7].ACLR
sys_reset => addr_rd[8].ACLR
sys_reset => ack_cnt[0].ACLR
sys_reset => ack_cnt[1].ACLR
sys_reset => ack_cnt[2].ACLR
sys_reset => ack_cnt[3].ACLR
sys_reset => ack_cnt[4].ACLR
sys_reset => ack_cnt[5].ACLR
sys_reset => ack_cnt[6].ACLR
sys_reset => ack_cnt[7].ACLR
sys_reset => ack_cnt[8].ACLR
sys_reset => len_cnt[0].ACLR
sys_reset => len_cnt[1].ACLR
sys_reset => len_cnt[2].ACLR
sys_reset => len_cnt[3].ACLR
sys_reset => len_cnt[4].ACLR
sys_reset => len_cnt[5].ACLR
sys_reset => len_cnt[6].ACLR
sys_reset => len_cnt[7].ACLR
sys_reset => len_cnt[8].ACLR
sys_reset => ram_addr_sig[0].ACLR
sys_reset => ram_addr_sig[1].ACLR
sys_reset => ram_addr_sig[2].ACLR
sys_reset => ram_addr_sig[3].ACLR
sys_reset => ram_addr_sig[4].ACLR
sys_reset => ram_addr_sig[5].ACLR
sys_reset => ram_addr_sig[6].ACLR
sys_reset => ram_addr_sig[7].ACLR
sys_reset => ram_addr_sig[8].ACLR
sys_reset => len_reg[0].ACLR
sys_reset => len_reg[1].ACLR
sys_reset => len_reg[2].ACLR
sys_reset => len_reg[3].ACLR
sys_reset => len_reg[4].ACLR
sys_reset => len_reg[5].ACLR
sys_reset => len_reg[6].ACLR
sys_reset => len_reg[7].ACLR
sys_reset => addr_reg[0].ACLR
sys_reset => addr_reg[1].ACLR
sys_reset => addr_reg[2].ACLR
sys_reset => addr_reg[3].ACLR
sys_reset => addr_reg[4].ACLR
sys_reset => addr_reg[5].ACLR
sys_reset => addr_reg[6].ACLR
sys_reset => addr_reg[7].ACLR
sys_reset => addr_reg[8].ACLR
sys_reset => type_reg[0].ACLR
sys_reset => type_reg[1].ACLR
sys_reset => type_reg[2].ACLR
sys_reset => type_reg[3].ACLR
sys_reset => type_reg[4].ACLR
sys_reset => type_reg[5].ACLR
sys_reset => type_reg[6].ACLR
sys_reset => type_reg[7].ACLR
sys_reset => wm_state~3.DATAIN
sys_reset => wr_sig.ENA
wm_start => wm_state.DATAB
wm_start => ram_addr_sig_proc.IN1
wm_start => Selector0.IN1
wr => wr_sig.DATAB
type_in[0] => type_reg[0].DATAIN
type_in[1] => type_reg[1].DATAIN
type_in[2] => type_reg[2].DATAIN
type_in[3] => type_reg[3].DATAIN
type_in[4] => type_reg[4].DATAIN
type_in[5] => type_reg[5].DATAIN
type_in[6] => type_reg[6].DATAIN
type_in[7] => type_reg[7].DATAIN
len_in[0] => len_reg[0].DATAIN
len_in[1] => len_reg[1].DATAIN
len_in[2] => len_reg[2].DATAIN
len_in[3] => len_reg[3].DATAIN
len_in[4] => len_reg[4].DATAIN
len_in[5] => len_reg[5].DATAIN
len_in[6] => len_reg[6].DATAIN
len_in[7] => len_reg[7].DATAIN
addr_in[0] => addr_reg.DATAB
addr_in[1] => addr_reg.DATAB
addr_in[2] => addr_reg.DATAB
addr_in[3] => addr_reg.DATAB
addr_in[4] => addr_reg.DATAB
addr_in[5] => addr_reg.DATAB
addr_in[6] => addr_reg.DATAB
addr_in[7] => addr_reg.DATAB
ram_start_addr[0] => ram_addr_sig.DATAB
ram_start_addr[0] => addr_rd.DATAB
ram_start_addr[1] => ram_addr_sig.DATAB
ram_start_addr[1] => addr_rd.DATAB
ram_start_addr[2] => ram_addr_sig.DATAB
ram_start_addr[2] => addr_rd.DATAB
ram_start_addr[3] => ram_addr_sig.DATAB
ram_start_addr[3] => addr_rd.DATAB
ram_start_addr[4] => ram_addr_sig.DATAB
ram_start_addr[4] => addr_rd.DATAB
ram_start_addr[5] => ram_addr_sig.DATAB
ram_start_addr[5] => addr_rd.DATAB
ram_start_addr[6] => ram_addr_sig.DATAB
ram_start_addr[6] => addr_rd.DATAB
ram_start_addr[7] => ram_addr_sig.DATAB
ram_start_addr[7] => addr_rd.DATAB
wm_end <= wm_end.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= addr_rd[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= addr_rd[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= addr_rd[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= addr_rd[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= addr_rd[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= addr_rd[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= addr_rd[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= addr_rd[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout_valid <= ram_dout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_aout[0] <= ram_addr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[1] <= ram_addr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[2] <= ram_addr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[3] <= ram_addr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[4] <= ram_addr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[5] <= ram_addr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[6] <= ram_addr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[7] <= ram_addr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ram_aout_valid <= ram_aout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_din[0] => DAT_O[0].DATAIN
ram_din[1] => DAT_O[1].DATAIN
ram_din[2] => DAT_O[2].DATAIN
ram_din[3] => DAT_O[3].DATAIN
ram_din[4] => DAT_O[4].DATAIN
ram_din[5] => DAT_O[5].DATAIN
ram_din[6] => DAT_O[6].DATAIN
ram_din[7] => DAT_O[7].DATAIN
ram_din_valid => ~NO_FANOUT~
ADR_O[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= ram_din[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= ram_din[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= ram_din[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= ram_din[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= ram_din[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= ram_din[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= ram_din[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= ram_din[7].DB_MAX_OUTPUT_PORT_TYPE
WE_O <= write_st_en.DB_MAX_OUTPUT_PORT_TYPE
STB_O <= STB_O.DB_MAX_OUTPUT_PORT_TYPE
CYC_O <= CYC_O.DB_MAX_OUTPUT_PORT_TYPE
TGA_O[0] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[1] <= type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[2] <= type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[3] <= type_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[4] <= type_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[5] <= type_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[6] <= type_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[7] <= type_reg[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[0] <= len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[1] <= len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[2] <= len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[3] <= len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[4] <= len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[5] <= len_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[6] <= len_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[7] <= len_reg[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_I => ram_dout_valid.IN1
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
DAT_I[0] => ram_dout[0].DATAIN
DAT_I[1] => ram_dout[1].DATAIN
DAT_I[2] => ram_dout[2].DATAIN
DAT_I[3] => ram_dout[3].DATAIN
DAT_I[4] => ram_dout[4].DATAIN
DAT_I[5] => ram_dout[5].DATAIN
DAT_I[6] => ram_dout[6].DATAIN
DAT_I[7] => ram_dout[7].DATAIN
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wm_state.OUTPUTSELECT
STALL_I => wm_state.OUTPUTSELECT
STALL_I => Selector2.IN4
STALL_I => Selector5.IN4
STALL_I => ram_addr_sig_proc.IN1
STALL_I => ram_addr_sig_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => Selector1.IN4
STALL_I => Selector4.IN4
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT


|top_internal_logic_analyzer|output_block:output_block_unit|wishbone_slave:output_block_ws
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ADR_I[0] => addr[0].DATAIN
ADR_I[1] => addr[1].DATAIN
ADR_I[2] => addr[2].DATAIN
ADR_I[3] => addr[3].DATAIN
ADR_I[4] => addr[4].DATAIN
ADR_I[5] => addr[5].DATAIN
ADR_I[6] => addr[6].DATAIN
ADR_I[7] => addr[7].DATAIN
DAT_I[0] => ws_data[0].DATAIN
DAT_I[1] => ws_data[1].DATAIN
DAT_I[2] => ws_data[2].DATAIN
DAT_I[3] => ws_data[3].DATAIN
DAT_I[4] => ws_data[4].DATAIN
DAT_I[5] => ws_data[5].DATAIN
DAT_I[6] => ws_data[6].DATAIN
DAT_I[7] => ws_data[7].DATAIN
WE_I => ACK_O.IN0
WE_I => ACK_O.IN1
WE_I => ACK_O.IN0
STB_I => cyc_active.IN0
STB_I => ws_data_valid.IN1
CYC_I => cyc_active.IN1
CYC_I => ACK_O.IN1
CYC_I => ACK_O.IN1
CYC_I => active_cycle.DATAIN
TGA_I[0] => typ[0].DATAIN
TGA_I[1] => typ[1].DATAIN
TGA_I[2] => typ[2].DATAIN
TGA_I[3] => typ[3].DATAIN
TGA_I[4] => typ[4].DATAIN
TGA_I[5] => typ[5].DATAIN
TGA_I[6] => typ[6].DATAIN
TGA_I[7] => typ[7].DATAIN
TGD_I[0] => len[0].DATAIN
TGD_I[1] => len[1].DATAIN
TGD_I[2] => len[2].DATAIN
TGD_I[3] => len[3].DATAIN
TGD_I[4] => len[4].DATAIN
TGD_I[5] => len[5].DATAIN
TGD_I[6] => len[6].DATAIN
TGD_I[7] => len[7].DATAIN
ACK_O <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
STALL_O <= stall.DB_MAX_OUTPUT_PORT_TYPE
typ[0] <= TGA_I[0].DB_MAX_OUTPUT_PORT_TYPE
typ[1] <= TGA_I[1].DB_MAX_OUTPUT_PORT_TYPE
typ[2] <= TGA_I[2].DB_MAX_OUTPUT_PORT_TYPE
typ[3] <= TGA_I[3].DB_MAX_OUTPUT_PORT_TYPE
typ[4] <= TGA_I[4].DB_MAX_OUTPUT_PORT_TYPE
typ[5] <= TGA_I[5].DB_MAX_OUTPUT_PORT_TYPE
typ[6] <= TGA_I[6].DB_MAX_OUTPUT_PORT_TYPE
typ[7] <= TGA_I[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= ADR_I[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ADR_I[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ADR_I[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ADR_I[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ADR_I[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ADR_I[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ADR_I[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ADR_I[7].DB_MAX_OUTPUT_PORT_TYPE
len[0] <= TGD_I[0].DB_MAX_OUTPUT_PORT_TYPE
len[1] <= TGD_I[1].DB_MAX_OUTPUT_PORT_TYPE
len[2] <= TGD_I[2].DB_MAX_OUTPUT_PORT_TYPE
len[3] <= TGD_I[3].DB_MAX_OUTPUT_PORT_TYPE
len[4] <= TGD_I[4].DB_MAX_OUTPUT_PORT_TYPE
len[5] <= TGD_I[5].DB_MAX_OUTPUT_PORT_TYPE
len[6] <= TGD_I[6].DB_MAX_OUTPUT_PORT_TYPE
len[7] <= TGD_I[7].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
ws_data[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ws_data[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ws_data[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ws_data[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ws_data[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ws_data[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ws_data[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ws_data[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ws_data_valid <= ws_data_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] => DAT_O[0].DATAIN
reg_data[1] => DAT_O[1].DATAIN
reg_data[2] => DAT_O[2].DATAIN
reg_data[3] => DAT_O[3].DATAIN
reg_data[4] => DAT_O[4].DATAIN
reg_data[5] => DAT_O[5].DATAIN
reg_data[6] => DAT_O[6].DATAIN
reg_data[7] => DAT_O[7].DATAIN
reg_data_valid => ACK_O.DATAB
active_cycle <= CYC_I.DB_MAX_OUTPUT_PORT_TYPE
stall => STALL_O.DATAIN


|top_internal_logic_analyzer|output_block:output_block_unit|wishbone_slave:input_block_ws
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ADR_I[0] => addr[0].DATAIN
ADR_I[1] => addr[1].DATAIN
ADR_I[2] => addr[2].DATAIN
ADR_I[3] => addr[3].DATAIN
ADR_I[4] => addr[4].DATAIN
ADR_I[5] => addr[5].DATAIN
ADR_I[6] => addr[6].DATAIN
ADR_I[7] => addr[7].DATAIN
DAT_I[0] => ws_data[0].DATAIN
DAT_I[1] => ws_data[1].DATAIN
DAT_I[2] => ws_data[2].DATAIN
DAT_I[3] => ws_data[3].DATAIN
DAT_I[4] => ws_data[4].DATAIN
DAT_I[5] => ws_data[5].DATAIN
DAT_I[6] => ws_data[6].DATAIN
DAT_I[7] => ws_data[7].DATAIN
WE_I => ACK_O.IN0
WE_I => ACK_O.IN1
WE_I => ACK_O.IN0
STB_I => cyc_active.IN0
STB_I => ws_data_valid.IN1
CYC_I => cyc_active.IN1
CYC_I => ACK_O.IN1
CYC_I => ACK_O.IN1
CYC_I => active_cycle.DATAIN
TGA_I[0] => typ[0].DATAIN
TGA_I[1] => typ[1].DATAIN
TGA_I[2] => typ[2].DATAIN
TGA_I[3] => typ[3].DATAIN
TGA_I[4] => typ[4].DATAIN
TGA_I[5] => typ[5].DATAIN
TGA_I[6] => typ[6].DATAIN
TGA_I[7] => typ[7].DATAIN
TGD_I[0] => len[0].DATAIN
TGD_I[1] => len[1].DATAIN
TGD_I[2] => len[2].DATAIN
TGD_I[3] => len[3].DATAIN
TGD_I[4] => len[4].DATAIN
TGD_I[5] => len[5].DATAIN
TGD_I[6] => len[6].DATAIN
TGD_I[7] => len[7].DATAIN
ACK_O <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
STALL_O <= stall.DB_MAX_OUTPUT_PORT_TYPE
typ[0] <= TGA_I[0].DB_MAX_OUTPUT_PORT_TYPE
typ[1] <= TGA_I[1].DB_MAX_OUTPUT_PORT_TYPE
typ[2] <= TGA_I[2].DB_MAX_OUTPUT_PORT_TYPE
typ[3] <= TGA_I[3].DB_MAX_OUTPUT_PORT_TYPE
typ[4] <= TGA_I[4].DB_MAX_OUTPUT_PORT_TYPE
typ[5] <= TGA_I[5].DB_MAX_OUTPUT_PORT_TYPE
typ[6] <= TGA_I[6].DB_MAX_OUTPUT_PORT_TYPE
typ[7] <= TGA_I[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= ADR_I[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ADR_I[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ADR_I[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ADR_I[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ADR_I[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ADR_I[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ADR_I[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ADR_I[7].DB_MAX_OUTPUT_PORT_TYPE
len[0] <= TGD_I[0].DB_MAX_OUTPUT_PORT_TYPE
len[1] <= TGD_I[1].DB_MAX_OUTPUT_PORT_TYPE
len[2] <= TGD_I[2].DB_MAX_OUTPUT_PORT_TYPE
len[3] <= TGD_I[3].DB_MAX_OUTPUT_PORT_TYPE
len[4] <= TGD_I[4].DB_MAX_OUTPUT_PORT_TYPE
len[5] <= TGD_I[5].DB_MAX_OUTPUT_PORT_TYPE
len[6] <= TGD_I[6].DB_MAX_OUTPUT_PORT_TYPE
len[7] <= TGD_I[7].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
ws_data[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ws_data[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ws_data[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ws_data[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ws_data[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ws_data[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ws_data[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ws_data[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ws_data_valid <= ws_data_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] => DAT_O[0].DATAIN
reg_data[1] => DAT_O[1].DATAIN
reg_data[2] => DAT_O[2].DATAIN
reg_data[3] => DAT_O[3].DATAIN
reg_data[4] => DAT_O[4].DATAIN
reg_data[5] => DAT_O[5].DATAIN
reg_data[6] => DAT_O[6].DATAIN
reg_data[7] => DAT_O[7].DATAIN
reg_data_valid => ACK_O.DATAB
active_cycle <= CYC_I.DB_MAX_OUTPUT_PORT_TYPE
stall => STALL_O.DATAIN


|top_internal_logic_analyzer|tx_path:tx_path_unit
sys_clk => bus_to_enc_fsm:bus_to_enc_fsm_inst.clk
sys_clk => mp_enc:tx_mpe_inst.clk
sys_clk => uart_tx:tx_uart_inst.clk
sys_clk => ram_simple:tx_ram_inst.clk
sys_clk => crc_gen:tx_crc_inst.clock
sys_clk => general_fifo:tx_fifo_inst.clk
sys_clk => wishbone_slave:wb_slave_inst.clk
sys_clk => wishbone_master:wishbone_master_inst.sys_clk
sys_reset => bus_to_enc_fsm:bus_to_enc_fsm_inst.reset
sys_reset => mp_enc:tx_mpe_inst.rst
sys_reset => uart_tx:tx_uart_inst.reset
sys_reset => ram_simple:tx_ram_inst.rst
sys_reset => crc_gen:tx_crc_inst.reset
sys_reset => general_fifo:tx_fifo_inst.rst
sys_reset => wishbone_slave:wb_slave_inst.reset
sys_reset => wishbone_master:wishbone_master_inst.sys_reset
DAT_I_S[0] => wishbone_slave:wb_slave_inst.DAT_I[0]
DAT_I_S[1] => wishbone_slave:wb_slave_inst.DAT_I[1]
DAT_I_S[2] => wishbone_slave:wb_slave_inst.DAT_I[2]
DAT_I_S[3] => wishbone_slave:wb_slave_inst.DAT_I[3]
DAT_I_S[4] => wishbone_slave:wb_slave_inst.DAT_I[4]
DAT_I_S[5] => wishbone_slave:wb_slave_inst.DAT_I[5]
DAT_I_S[6] => wishbone_slave:wb_slave_inst.DAT_I[6]
DAT_I_S[7] => wishbone_slave:wb_slave_inst.DAT_I[7]
ADR_I_S_TX[0] => wishbone_slave:wb_slave_inst.ADR_I[0]
ADR_I_S_TX[1] => wishbone_slave:wb_slave_inst.ADR_I[1]
ADR_I_S_TX[2] => wishbone_slave:wb_slave_inst.ADR_I[2]
ADR_I_S_TX[3] => wishbone_slave:wb_slave_inst.ADR_I[3]
ADR_I_S_TX[4] => wishbone_slave:wb_slave_inst.ADR_I[4]
ADR_I_S_TX[5] => wishbone_slave:wb_slave_inst.ADR_I[5]
ADR_I_S_TX[6] => wishbone_slave:wb_slave_inst.ADR_I[6]
ADR_I_S_TX[7] => wishbone_slave:wb_slave_inst.ADR_I[7]
TGA_I_S_TX[0] => wishbone_slave:wb_slave_inst.TGA_I[0]
TGA_I_S_TX[1] => wishbone_slave:wb_slave_inst.TGA_I[1]
TGA_I_S_TX[2] => wishbone_slave:wb_slave_inst.TGA_I[2]
TGA_I_S_TX[3] => wishbone_slave:wb_slave_inst.TGA_I[3]
TGA_I_S_TX[4] => wishbone_slave:wb_slave_inst.TGA_I[4]
TGA_I_S_TX[5] => wishbone_slave:wb_slave_inst.TGA_I[5]
TGA_I_S_TX[6] => wishbone_slave:wb_slave_inst.TGA_I[6]
TGA_I_S_TX[7] => wishbone_slave:wb_slave_inst.TGA_I[7]
TGD_I_S_TX[0] => wishbone_slave:wb_slave_inst.TGD_I[0]
TGD_I_S_TX[1] => wishbone_slave:wb_slave_inst.TGD_I[1]
TGD_I_S_TX[2] => wishbone_slave:wb_slave_inst.TGD_I[2]
TGD_I_S_TX[3] => wishbone_slave:wb_slave_inst.TGD_I[3]
TGD_I_S_TX[4] => wishbone_slave:wb_slave_inst.TGD_I[4]
TGD_I_S_TX[5] => wishbone_slave:wb_slave_inst.TGD_I[5]
TGD_I_S_TX[6] => wishbone_slave:wb_slave_inst.TGD_I[6]
TGD_I_S_TX[7] => wishbone_slave:wb_slave_inst.TGD_I[7]
WE_I_S_TX => wishbone_slave:wb_slave_inst.WE_I
STB_I_S_TX => wishbone_slave:wb_slave_inst.STB_I
CYC_I_S_TX => wishbone_slave:wb_slave_inst.CYC_I
ACK_O_TO_M <= wishbone_slave:wb_slave_inst.ACK_O
DAT_O_TO_M[0] <= wishbone_slave:wb_slave_inst.DAT_O[0]
DAT_O_TO_M[1] <= wishbone_slave:wb_slave_inst.DAT_O[1]
DAT_O_TO_M[2] <= wishbone_slave:wb_slave_inst.DAT_O[2]
DAT_O_TO_M[3] <= wishbone_slave:wb_slave_inst.DAT_O[3]
DAT_O_TO_M[4] <= wishbone_slave:wb_slave_inst.DAT_O[4]
DAT_O_TO_M[5] <= wishbone_slave:wb_slave_inst.DAT_O[5]
DAT_O_TO_M[6] <= wishbone_slave:wb_slave_inst.DAT_O[6]
DAT_O_TO_M[7] <= wishbone_slave:wb_slave_inst.DAT_O[7]
STALL_O_TO_M <= wishbone_slave:wb_slave_inst.STALL_O
DAT_I_CLIENT[0] => wishbone_master:wishbone_master_inst.DAT_I[0]
DAT_I_CLIENT[1] => wishbone_master:wishbone_master_inst.DAT_I[1]
DAT_I_CLIENT[2] => wishbone_master:wishbone_master_inst.DAT_I[2]
DAT_I_CLIENT[3] => wishbone_master:wishbone_master_inst.DAT_I[3]
DAT_I_CLIENT[4] => wishbone_master:wishbone_master_inst.DAT_I[4]
DAT_I_CLIENT[5] => wishbone_master:wishbone_master_inst.DAT_I[5]
DAT_I_CLIENT[6] => wishbone_master:wishbone_master_inst.DAT_I[6]
DAT_I_CLIENT[7] => wishbone_master:wishbone_master_inst.DAT_I[7]
ACK_I_CLIENT => wishbone_master:wishbone_master_inst.ACK_I
STALL_I_CLIENT => wishbone_master:wishbone_master_inst.STALL_I
ERR_I_CLIENT => wishbone_master:wishbone_master_inst.ERR_I
ADR_O_CLIENT[0] <= wishbone_master:wishbone_master_inst.ADR_O[0]
ADR_O_CLIENT[1] <= wishbone_master:wishbone_master_inst.ADR_O[1]
ADR_O_CLIENT[2] <= wishbone_master:wishbone_master_inst.ADR_O[2]
ADR_O_CLIENT[3] <= wishbone_master:wishbone_master_inst.ADR_O[3]
ADR_O_CLIENT[4] <= wishbone_master:wishbone_master_inst.ADR_O[4]
ADR_O_CLIENT[5] <= wishbone_master:wishbone_master_inst.ADR_O[5]
ADR_O_CLIENT[6] <= wishbone_master:wishbone_master_inst.ADR_O[6]
ADR_O_CLIENT[7] <= wishbone_master:wishbone_master_inst.ADR_O[7]
DAT_O_CLIENT[0] <= wishbone_master:wishbone_master_inst.DAT_O[0]
DAT_O_CLIENT[1] <= wishbone_master:wishbone_master_inst.DAT_O[1]
DAT_O_CLIENT[2] <= wishbone_master:wishbone_master_inst.DAT_O[2]
DAT_O_CLIENT[3] <= wishbone_master:wishbone_master_inst.DAT_O[3]
DAT_O_CLIENT[4] <= wishbone_master:wishbone_master_inst.DAT_O[4]
DAT_O_CLIENT[5] <= wishbone_master:wishbone_master_inst.DAT_O[5]
DAT_O_CLIENT[6] <= wishbone_master:wishbone_master_inst.DAT_O[6]
DAT_O_CLIENT[7] <= wishbone_master:wishbone_master_inst.DAT_O[7]
WE_O_CLIENT <= wishbone_master:wishbone_master_inst.WE_O
STB_O_CLIENT <= wishbone_master:wishbone_master_inst.STB_O
CYC_O_CLIENT <= wishbone_master:wishbone_master_inst.CYC_O
TGA_O_CLIENT[0] <= wishbone_master:wishbone_master_inst.TGA_O[0]
TGA_O_CLIENT[1] <= wishbone_master:wishbone_master_inst.TGA_O[1]
TGA_O_CLIENT[2] <= wishbone_master:wishbone_master_inst.TGA_O[2]
TGA_O_CLIENT[3] <= wishbone_master:wishbone_master_inst.TGA_O[3]
TGA_O_CLIENT[4] <= wishbone_master:wishbone_master_inst.TGA_O[4]
TGA_O_CLIENT[5] <= wishbone_master:wishbone_master_inst.TGA_O[5]
TGA_O_CLIENT[6] <= wishbone_master:wishbone_master_inst.TGA_O[6]
TGA_O_CLIENT[7] <= wishbone_master:wishbone_master_inst.TGA_O[7]
TGD_O_CLIENT[0] <= wishbone_master:wishbone_master_inst.TGD_O[0]
TGD_O_CLIENT[1] <= wishbone_master:wishbone_master_inst.TGD_O[1]
TGD_O_CLIENT[2] <= wishbone_master:wishbone_master_inst.TGD_O[2]
TGD_O_CLIENT[3] <= wishbone_master:wishbone_master_inst.TGD_O[3]
TGD_O_CLIENT[4] <= wishbone_master:wishbone_master_inst.TGD_O[4]
TGD_O_CLIENT[5] <= wishbone_master:wishbone_master_inst.TGD_O[5]
TGD_O_CLIENT[6] <= wishbone_master:wishbone_master_inst.TGD_O[6]
TGD_O_CLIENT[7] <= wishbone_master:wishbone_master_inst.TGD_O[7]
uart_out <= uart_tx:tx_uart_inst.dout


|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst
clk => active_cycle_sample.CLK
clk => ws_read_req_st_en_sample.CLK
clk => len_reg[0].CLK
clk => len_reg[1].CLK
clk => len_reg[2].CLK
clk => len_reg[3].CLK
clk => len_reg[4].CLK
clk => len_reg[5].CLK
clk => len_reg[6].CLK
clk => len_reg[7].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => type_reg[0].CLK
clk => type_reg[1].CLK
clk => type_reg[2].CLK
clk => fsm_state~3.DATAIN
reset => active_cycle_sample.ACLR
reset => ws_read_req_st_en_sample.ACLR
reset => len_reg[0].ACLR
reset => len_reg[1].ACLR
reset => len_reg[2].ACLR
reset => len_reg[3].ACLR
reset => len_reg[4].ACLR
reset => len_reg[5].ACLR
reset => len_reg[6].ACLR
reset => len_reg[7].ACLR
reset => addr_reg[0].ACLR
reset => addr_reg[1].ACLR
reset => addr_reg[2].ACLR
reset => addr_reg[3].ACLR
reset => addr_reg[4].ACLR
reset => addr_reg[5].ACLR
reset => addr_reg[6].ACLR
reset => addr_reg[7].ACLR
reset => type_reg[0].ACLR
reset => type_reg[1].ACLR
reset => type_reg[2].ACLR
reset => fsm_state~5.DATAIN
typ[0] => ~NO_FANOUT~
typ[1] => ~NO_FANOUT~
typ[2] => ~NO_FANOUT~
typ[3] => ~NO_FANOUT~
typ[4] => ~NO_FANOUT~
typ[5] => type_reg.DATAB
typ[6] => type_reg.DATAB
typ[7] => type_reg.DATAB
addr[0] => addr_reg.DATAB
addr[1] => addr_reg.DATAB
addr[2] => addr_reg.DATAB
addr[3] => addr_reg.DATAB
addr[4] => addr_reg.DATAB
addr[5] => addr_reg.DATAB
addr[6] => addr_reg.DATAB
addr[7] => addr_reg.DATAB
ws_data[0] => len_reg.DATAB
ws_data[1] => len_reg.DATAB
ws_data[2] => len_reg.DATAB
ws_data[3] => len_reg.DATAB
ws_data[4] => len_reg.DATAB
ws_data[5] => len_reg.DATAB
ws_data[6] => len_reg.DATAB
ws_data[7] => len_reg.DATAB
ws_data_valid => state_machine_proc.IN0
active_cycle => state_machine_proc.IN1
active_cycle => fsm_state.DATAB
active_cycle => registers_proc.IN1
active_cycle => active_cycle_sample.DATAIN
active_cycle => fsm_state.DATAB
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
wm_start <= wm_start.DB_MAX_OUTPUT_PORT_TYPE
wr <= <GND>
type_in[0] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
type_in[1] <= type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
type_in[2] <= type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
type_in[3] <= <GND>
type_in[4] <= <GND>
type_in[5] <= <GND>
type_in[6] <= <GND>
type_in[7] <= <GND>
len_in[0] <= len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
len_in[1] <= len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
len_in[2] <= len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
len_in[3] <= len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
len_in[4] <= len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
len_in[5] <= len_reg[5].DB_MAX_OUTPUT_PORT_TYPE
len_in[6] <= len_reg[6].DB_MAX_OUTPUT_PORT_TYPE
len_in[7] <= len_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_in[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_in[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_in[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_in[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_in[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr_in[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr_in[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
ram_start_addr[0] <= <GND>
ram_start_addr[1] <= <GND>
ram_start_addr[2] <= <GND>
ram_start_addr[3] <= <GND>
ram_start_addr[4] <= <GND>
ram_start_addr[5] <= <GND>
ram_start_addr[6] <= <GND>
ram_start_addr[7] <= <GND>
wm_end => Selector3.IN3
wm_end => reg_ready.DATAIN
wm_end => Selector2.IN2
reg_ready <= wm_end.DB_MAX_OUTPUT_PORT_TYPE
type_mp_enc[0] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
type_mp_enc[1] <= type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
type_mp_enc[2] <= type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
type_mp_enc[3] <= <GND>
type_mp_enc[4] <= <GND>
type_mp_enc[5] <= <GND>
type_mp_enc[6] <= <GND>
type_mp_enc[7] <= <GND>
addr_mp_enc[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr_mp_enc[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[0] <= len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[1] <= len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[2] <= len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[3] <= len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[4] <= len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[5] <= len_reg[5].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[6] <= len_reg[6].DB_MAX_OUTPUT_PORT_TYPE
len_mp_enc[7] <= len_reg[7].DB_MAX_OUTPUT_PORT_TYPE
mp_done => fsm_state.OUTPUTSELECT
mp_done => fsm_state.OUTPUTSELECT
mp_done => Selector3.IN1


|top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst
clk => data_crc_val~reg0.CLK
clk => data_crc[0]~reg0.CLK
clk => data_crc[1]~reg0.CLK
clk => data_crc[2]~reg0.CLK
clk => data_crc[3]~reg0.CLK
clk => data_crc[4]~reg0.CLK
clk => data_crc[5]~reg0.CLK
clk => data_crc[6]~reg0.CLK
clk => data_crc[7]~reg0.CLK
clk => reset_crc~reg0.CLK
clk => crc_blk[0].CLK
clk => crc_blk[1].CLK
clk => crc_blk[2].CLK
clk => crc_blk[3].CLK
clk => crc_blk[4].CLK
clk => crc_blk[5].CLK
clk => crc_blk[6].CLK
clk => crc_blk[7].CLK
clk => crc_ack_i.CLK
clk => req_crc~reg0.CLK
clk => mp_done_blink_done.CLK
clk => mp_done~reg0.CLK
clk => reg_ready_sig.CLK
clk => eof_blk[0].CLK
clk => eof_blk[1].CLK
clk => eof_blk[2].CLK
clk => eof_blk[3].CLK
clk => eof_blk[4].CLK
clk => eof_blk[5].CLK
clk => eof_blk[6].CLK
clk => eof_blk[7].CLK
clk => len_blk[0].CLK
clk => len_blk[1].CLK
clk => len_blk[2].CLK
clk => len_blk[3].CLK
clk => len_blk[4].CLK
clk => len_blk[5].CLK
clk => len_blk[6].CLK
clk => len_blk[7].CLK
clk => addr_blk[0].CLK
clk => addr_blk[1].CLK
clk => addr_blk[2].CLK
clk => addr_blk[3].CLK
clk => addr_blk[4].CLK
clk => addr_blk[5].CLK
clk => addr_blk[6].CLK
clk => addr_blk[7].CLK
clk => type_blk[0].CLK
clk => type_blk[1].CLK
clk => type_blk[2].CLK
clk => type_blk[3].CLK
clk => type_blk[4].CLK
clk => type_blk[5].CLK
clk => type_blk[6].CLK
clk => type_blk[7].CLK
clk => sof_blk[0].CLK
clk => sof_blk[1].CLK
clk => sof_blk[2].CLK
clk => sof_blk[3].CLK
clk => sof_blk[4].CLK
clk => sof_blk[5].CLK
clk => sof_blk[6].CLK
clk => sof_blk[7].CLK
clk => dout_valid_i.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_en~reg0.CLK
clk => ram_addr_i[0].CLK
clk => ram_addr_i[1].CLK
clk => ram_addr_i[2].CLK
clk => ram_addr_i[3].CLK
clk => ram_addr_i[4].CLK
clk => ram_addr_i[5].CLK
clk => ram_addr_i[6].CLK
clk => ram_addr_i[7].CLK
clk => len_data[0].CLK
clk => len_data[1].CLK
clk => len_data[2].CLK
clk => len_data[3].CLK
clk => len_data[4].CLK
clk => len_data[5].CLK
clk => len_data[6].CLK
clk => len_data[7].CLK
clk => blk_pos[0].CLK
clk => blk_pos[1].CLK
clk => blk_pos[2].CLK
clk => blk_pos[3].CLK
clk => cur_st~1.DATAIN
rst => data_crc_val~reg0.ACLR
rst => data_crc[0]~reg0.ACLR
rst => data_crc[1]~reg0.ACLR
rst => data_crc[2]~reg0.ACLR
rst => data_crc[3]~reg0.ACLR
rst => data_crc[4]~reg0.ACLR
rst => data_crc[5]~reg0.ACLR
rst => data_crc[6]~reg0.ACLR
rst => data_crc[7]~reg0.ACLR
rst => reset_crc~reg0.PRESET
rst => crc_blk[0].ACLR
rst => crc_blk[1].ACLR
rst => crc_blk[2].ACLR
rst => crc_blk[3].ACLR
rst => crc_blk[4].ACLR
rst => crc_blk[5].ACLR
rst => crc_blk[6].ACLR
rst => crc_blk[7].ACLR
rst => crc_ack_i.ACLR
rst => req_crc~reg0.ACLR
rst => mp_done_blink_done.ACLR
rst => mp_done~reg0.ACLR
rst => reg_ready_sig.ACLR
rst => eof_blk[0].ACLR
rst => eof_blk[1].ACLR
rst => eof_blk[2].ACLR
rst => eof_blk[3].ACLR
rst => eof_blk[4].ACLR
rst => eof_blk[5].ACLR
rst => eof_blk[6].ACLR
rst => eof_blk[7].ACLR
rst => len_blk[0].ACLR
rst => len_blk[1].ACLR
rst => len_blk[2].ACLR
rst => len_blk[3].ACLR
rst => len_blk[4].ACLR
rst => len_blk[5].ACLR
rst => len_blk[6].ACLR
rst => len_blk[7].ACLR
rst => addr_blk[0].ACLR
rst => addr_blk[1].ACLR
rst => addr_blk[2].ACLR
rst => addr_blk[3].ACLR
rst => addr_blk[4].ACLR
rst => addr_blk[5].ACLR
rst => addr_blk[6].ACLR
rst => addr_blk[7].ACLR
rst => type_blk[0].ACLR
rst => type_blk[1].ACLR
rst => type_blk[2].ACLR
rst => type_blk[3].ACLR
rst => type_blk[4].ACLR
rst => type_blk[5].ACLR
rst => type_blk[6].ACLR
rst => type_blk[7].ACLR
rst => sof_blk[0].ACLR
rst => sof_blk[1].ACLR
rst => sof_blk[2].ACLR
rst => sof_blk[3].ACLR
rst => sof_blk[4].ACLR
rst => sof_blk[5].ACLR
rst => sof_blk[6].ACLR
rst => sof_blk[7].ACLR
rst => dout_valid_i.ACLR
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => read_addr_en~reg0.ACLR
rst => ram_addr_i[0].ACLR
rst => ram_addr_i[1].ACLR
rst => ram_addr_i[2].ACLR
rst => ram_addr_i[3].ACLR
rst => ram_addr_i[4].ACLR
rst => ram_addr_i[5].ACLR
rst => ram_addr_i[6].ACLR
rst => ram_addr_i[7].ACLR
rst => len_data[0].ACLR
rst => len_data[1].ACLR
rst => len_data[2].ACLR
rst => len_data[3].ACLR
rst => len_data[4].ACLR
rst => len_data[5].ACLR
rst => len_data[6].ACLR
rst => len_data[7].ACLR
rst => blk_pos[0].PRESET
rst => blk_pos[1].ACLR
rst => blk_pos[2].ACLR
rst => blk_pos[3].ACLR
rst => cur_st~3.DATAIN
fifo_full => fsm_proc.IN1
mp_done <= mp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid_i.DB_MAX_OUTPUT_PORT_TYPE
reg_ready => reg_ready_sig.DATAA
reg_ready => reg_ready_sig.DATAB
type_reg[0] => type_blk.DATAB
type_reg[1] => type_blk.DATAB
type_reg[2] => type_blk.DATAB
type_reg[3] => type_blk.DATAB
type_reg[4] => type_blk.DATAB
type_reg[5] => type_blk.DATAB
type_reg[6] => type_blk.DATAB
type_reg[7] => type_blk.DATAB
addr_reg[0] => addr_blk.DATAB
addr_reg[1] => addr_blk.DATAB
addr_reg[2] => addr_blk.DATAB
addr_reg[3] => addr_blk.DATAB
addr_reg[4] => addr_blk.DATAB
addr_reg[5] => addr_blk.DATAB
addr_reg[6] => addr_blk.DATAB
addr_reg[7] => addr_blk.DATAB
len_reg[0] => len_blk.DATAB
len_reg[0] => len_data.DATAB
len_reg[1] => len_blk.DATAB
len_reg[1] => len_data.DATAB
len_reg[2] => len_blk.DATAB
len_reg[2] => len_data.DATAB
len_reg[3] => len_blk.DATAB
len_reg[3] => len_data.DATAB
len_reg[4] => len_blk.DATAB
len_reg[4] => len_data.DATAB
len_reg[5] => len_blk.DATAB
len_reg[5] => len_data.DATAB
len_reg[6] => len_blk.DATAB
len_reg[6] => len_data.DATAB
len_reg[7] => len_blk.DATAB
len_reg[7] => len_data.DATAB
data_crc_val <= data_crc_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[0] <= data_crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[1] <= data_crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[2] <= data_crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[3] <= data_crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[4] <= data_crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[5] <= data_crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[6] <= data_crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[7] <= data_crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_crc <= reset_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_crc <= req_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_in[0] => crc_blk.DATAB
crc_in[1] => crc_blk.DATAB
crc_in[2] => crc_blk.DATAB
crc_in[3] => crc_blk.DATAB
crc_in[4] => crc_blk.DATAB
crc_in[5] => crc_blk.DATAB
crc_in[6] => crc_blk.DATAB
crc_in[7] => crc_blk.DATAB
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_ack_i.OUTPUTSELECT
din[0] => dout.DATAB
din[0] => data_crc.DATAB
din[1] => dout.DATAB
din[1] => data_crc.DATAB
din[2] => dout.DATAB
din[2] => data_crc.DATAB
din[3] => dout.DATAB
din[3] => data_crc.DATAB
din[4] => dout.DATAB
din[4] => data_crc.DATAB
din[5] => dout.DATAB
din[5] => data_crc.DATAB
din[6] => dout.DATAB
din[6] => data_crc.DATAB
din[7] => dout.DATAB
din[7] => data_crc.DATAB
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => cur_st.OUTPUTSELECT
din_valid => read_addr_en.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => Selector1.IN4
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => Selector30.IN4
read_addr_en <= read_addr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= ram_addr_i[0].DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= ram_addr_i[1].DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= ram_addr_i[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= ram_addr_i[3].DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= ram_addr_i[4].DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= ram_addr_i[5].DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= ram_addr_i[6].DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= ram_addr_i[7].DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
clk => dout~reg0.CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => sr[8].CLK
clk => sr[9].CLK
clk => fifo_rd_en~reg0.CLK
clk => pos_cnt[0].CLK
clk => pos_cnt[1].CLK
clk => pos_cnt[2].CLK
clk => pos_cnt[3].CLK
clk => uart_clk.CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => cur_st~1.DATAIN
reset => dout~reg0.PRESET
reset => sr[0].PRESET
reset => sr[1].ACLR
reset => sr[2].ACLR
reset => sr[3].ACLR
reset => sr[4].ACLR
reset => sr[5].ACLR
reset => sr[6].ACLR
reset => sr[7].ACLR
reset => sr[8].ACLR
reset => sr[9].ACLR
reset => fifo_rd_en~reg0.ACLR
reset => pos_cnt[0].ACLR
reset => pos_cnt[1].ACLR
reset => pos_cnt[2].ACLR
reset => pos_cnt[3].ACLR
reset => uart_clk.ACLR
reset => sample_cnt[0].PRESET
reset => sample_cnt[1].ACLR
reset => sample_cnt[2].ACLR
reset => sample_cnt[3].ACLR
reset => sample_cnt[4].ACLR
reset => sample_cnt[5].ACLR
reset => sample_cnt[6].ACLR
reset => sample_cnt[7].ACLR
reset => sample_cnt[8].ACLR
reset => cur_st~3.DATAIN
fifo_empty => Selector0.IN2
fifo_empty => fifo_rd_en.DATAB
fifo_empty => Selector1.IN1
fifo_din_valid => Selector2.IN2
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => Selector1.IN2
fifo_rd_en <= fifo_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|tx_path:tx_path_unit|ram_simple:tx_ram_inst
clk => ram_data~16.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~7.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~6.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~5.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~4.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~3.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~2.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~1.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~0.DATAIN
addr_in[7] => ram_data.WADDR7
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~15.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~14.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~13.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~12.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~11.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~10.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~9.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~8.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~16.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|tx_path:tx_path_unit|crc_gen:tx_crc_inst
clock => crc_valid~reg0.CLK
clock => crc_r[0].CLK
clock => crc_r[1].CLK
clock => crc_r[2].CLK
clock => crc_r[3].CLK
clock => crc_r[4].CLK
clock => crc_r[5].CLK
clock => crc_r[6].CLK
clock => crc_r[7].CLK
reset => crc_valid~reg0.ACLR
reset => crc_r[0].ACLR
reset => crc_r[1].PRESET
reset => crc_r[2].ACLR
reset => crc_r[3].PRESET
reset => crc_r[4].ACLR
reset => crc_r[5].PRESET
reset => crc_r[6].PRESET
reset => crc_r[7].PRESET
soc => crc_i[7].OUTPUTSELECT
soc => crc_i[6].OUTPUTSELECT
soc => crc_i[5].OUTPUTSELECT
soc => crc_i[4].OUTPUTSELECT
soc => crc_i[3].OUTPUTSELECT
soc => crc_i[2].OUTPUTSELECT
soc => crc_i[1].OUTPUTSELECT
soc => crc_i[0].OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
soc => crc_r.OUTPUTSELECT
data[0] => crc_c[0].IN1
data[1] => crc_c[1].IN1
data[2] => crc_c[2].IN1
data[3] => crc_c[3].IN1
data[4] => crc_c[4].IN1
data[5] => crc_c[5].IN1
data[6] => crc_c[6].IN1
data[7] => crc_c[7].IN1
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
data_valid => crc_r.OUTPUTSELECT
eoc => crc_valid~reg0.DATAIN
crc[0] <= crc_r[0].DB_MAX_OUTPUT_PORT_TYPE
crc[1] <= crc_r[1].DB_MAX_OUTPUT_PORT_TYPE
crc[2] <= crc_r[2].DB_MAX_OUTPUT_PORT_TYPE
crc[3] <= crc_r[3].DB_MAX_OUTPUT_PORT_TYPE
crc[4] <= crc_r[4].DB_MAX_OUTPUT_PORT_TYPE
crc[5] <= crc_r[5].DB_MAX_OUTPUT_PORT_TYPE
crc[6] <= crc_r[6].DB_MAX_OUTPUT_PORT_TYPE
crc[7] <= crc_r[7].DB_MAX_OUTPUT_PORT_TYPE
crc_valid <= crc_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst
clk => mem~12.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => dout_valid~reg0.ACLR
din[0] => mem~11.DATAIN
din[0] => mem.DATAIN
din[1] => mem~10.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~9.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~8.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~7.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~6.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~5.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~4.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= <GND>


|top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_slave:wb_slave_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ADR_I[0] => addr[0].DATAIN
ADR_I[1] => addr[1].DATAIN
ADR_I[2] => addr[2].DATAIN
ADR_I[3] => addr[3].DATAIN
ADR_I[4] => addr[4].DATAIN
ADR_I[5] => addr[5].DATAIN
ADR_I[6] => addr[6].DATAIN
ADR_I[7] => addr[7].DATAIN
DAT_I[0] => ws_data[0].DATAIN
DAT_I[1] => ws_data[1].DATAIN
DAT_I[2] => ws_data[2].DATAIN
DAT_I[3] => ws_data[3].DATAIN
DAT_I[4] => ws_data[4].DATAIN
DAT_I[5] => ws_data[5].DATAIN
DAT_I[6] => ws_data[6].DATAIN
DAT_I[7] => ws_data[7].DATAIN
WE_I => ACK_O.IN0
WE_I => ACK_O.IN1
WE_I => ACK_O.IN0
STB_I => cyc_active.IN0
STB_I => ws_data_valid.IN1
CYC_I => cyc_active.IN1
CYC_I => ACK_O.IN1
CYC_I => ACK_O.IN1
CYC_I => active_cycle.DATAIN
TGA_I[0] => typ[0].DATAIN
TGA_I[1] => typ[1].DATAIN
TGA_I[2] => typ[2].DATAIN
TGA_I[3] => typ[3].DATAIN
TGA_I[4] => typ[4].DATAIN
TGA_I[5] => typ[5].DATAIN
TGA_I[6] => typ[6].DATAIN
TGA_I[7] => typ[7].DATAIN
TGD_I[0] => len[0].DATAIN
TGD_I[1] => len[1].DATAIN
TGD_I[2] => len[2].DATAIN
TGD_I[3] => len[3].DATAIN
TGD_I[4] => len[4].DATAIN
TGD_I[5] => len[5].DATAIN
TGD_I[6] => len[6].DATAIN
TGD_I[7] => len[7].DATAIN
ACK_O <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
STALL_O <= stall.DB_MAX_OUTPUT_PORT_TYPE
typ[0] <= TGA_I[0].DB_MAX_OUTPUT_PORT_TYPE
typ[1] <= TGA_I[1].DB_MAX_OUTPUT_PORT_TYPE
typ[2] <= TGA_I[2].DB_MAX_OUTPUT_PORT_TYPE
typ[3] <= TGA_I[3].DB_MAX_OUTPUT_PORT_TYPE
typ[4] <= TGA_I[4].DB_MAX_OUTPUT_PORT_TYPE
typ[5] <= TGA_I[5].DB_MAX_OUTPUT_PORT_TYPE
typ[6] <= TGA_I[6].DB_MAX_OUTPUT_PORT_TYPE
typ[7] <= TGA_I[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= ADR_I[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= ADR_I[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ADR_I[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ADR_I[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ADR_I[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ADR_I[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ADR_I[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ADR_I[7].DB_MAX_OUTPUT_PORT_TYPE
len[0] <= TGD_I[0].DB_MAX_OUTPUT_PORT_TYPE
len[1] <= TGD_I[1].DB_MAX_OUTPUT_PORT_TYPE
len[2] <= TGD_I[2].DB_MAX_OUTPUT_PORT_TYPE
len[3] <= TGD_I[3].DB_MAX_OUTPUT_PORT_TYPE
len[4] <= TGD_I[4].DB_MAX_OUTPUT_PORT_TYPE
len[5] <= TGD_I[5].DB_MAX_OUTPUT_PORT_TYPE
len[6] <= TGD_I[6].DB_MAX_OUTPUT_PORT_TYPE
len[7] <= TGD_I[7].DB_MAX_OUTPUT_PORT_TYPE
wr_en <= ACK_O.DB_MAX_OUTPUT_PORT_TYPE
ws_data[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ws_data[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ws_data[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ws_data[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ws_data[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ws_data[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ws_data[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ws_data[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ws_data_valid <= ws_data_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] => DAT_O[0].DATAIN
reg_data[1] => DAT_O[1].DATAIN
reg_data[2] => DAT_O[2].DATAIN
reg_data[3] => DAT_O[3].DATAIN
reg_data[4] => DAT_O[4].DATAIN
reg_data[5] => DAT_O[5].DATAIN
reg_data[6] => DAT_O[6].DATAIN
reg_data[7] => DAT_O[7].DATAIN
reg_data_valid => ACK_O.DATAB
active_cycle <= CYC_I.DB_MAX_OUTPUT_PORT_TYPE
stall => STALL_O.DATAIN


|top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst
sys_clk => get_acks_rd_st_sample.CLK
sys_clk => get_acks_wr_st_sample.CLK
sys_clk => addr_rd[0].CLK
sys_clk => addr_rd[1].CLK
sys_clk => addr_rd[2].CLK
sys_clk => addr_rd[3].CLK
sys_clk => addr_rd[4].CLK
sys_clk => addr_rd[5].CLK
sys_clk => addr_rd[6].CLK
sys_clk => addr_rd[7].CLK
sys_clk => addr_rd[8].CLK
sys_clk => ack_cnt[0].CLK
sys_clk => ack_cnt[1].CLK
sys_clk => ack_cnt[2].CLK
sys_clk => ack_cnt[3].CLK
sys_clk => ack_cnt[4].CLK
sys_clk => ack_cnt[5].CLK
sys_clk => ack_cnt[6].CLK
sys_clk => ack_cnt[7].CLK
sys_clk => ack_cnt[8].CLK
sys_clk => len_cnt[0].CLK
sys_clk => len_cnt[1].CLK
sys_clk => len_cnt[2].CLK
sys_clk => len_cnt[3].CLK
sys_clk => len_cnt[4].CLK
sys_clk => len_cnt[5].CLK
sys_clk => len_cnt[6].CLK
sys_clk => len_cnt[7].CLK
sys_clk => len_cnt[8].CLK
sys_clk => ram_addr_sig[0].CLK
sys_clk => ram_addr_sig[1].CLK
sys_clk => ram_addr_sig[2].CLK
sys_clk => ram_addr_sig[3].CLK
sys_clk => ram_addr_sig[4].CLK
sys_clk => ram_addr_sig[5].CLK
sys_clk => ram_addr_sig[6].CLK
sys_clk => ram_addr_sig[7].CLK
sys_clk => ram_addr_sig[8].CLK
sys_clk => wr_sig.CLK
sys_clk => len_reg[0].CLK
sys_clk => len_reg[1].CLK
sys_clk => len_reg[2].CLK
sys_clk => len_reg[3].CLK
sys_clk => len_reg[4].CLK
sys_clk => len_reg[5].CLK
sys_clk => len_reg[6].CLK
sys_clk => len_reg[7].CLK
sys_clk => addr_reg[0].CLK
sys_clk => addr_reg[1].CLK
sys_clk => addr_reg[2].CLK
sys_clk => addr_reg[3].CLK
sys_clk => addr_reg[4].CLK
sys_clk => addr_reg[5].CLK
sys_clk => addr_reg[6].CLK
sys_clk => addr_reg[7].CLK
sys_clk => addr_reg[8].CLK
sys_clk => type_reg[0].CLK
sys_clk => type_reg[1].CLK
sys_clk => type_reg[2].CLK
sys_clk => type_reg[3].CLK
sys_clk => type_reg[4].CLK
sys_clk => type_reg[5].CLK
sys_clk => type_reg[6].CLK
sys_clk => type_reg[7].CLK
sys_clk => wm_state~1.DATAIN
sys_reset => get_acks_rd_st_sample.ACLR
sys_reset => get_acks_wr_st_sample.ACLR
sys_reset => addr_rd[0].ACLR
sys_reset => addr_rd[1].ACLR
sys_reset => addr_rd[2].ACLR
sys_reset => addr_rd[3].ACLR
sys_reset => addr_rd[4].ACLR
sys_reset => addr_rd[5].ACLR
sys_reset => addr_rd[6].ACLR
sys_reset => addr_rd[7].ACLR
sys_reset => addr_rd[8].ACLR
sys_reset => ack_cnt[0].ACLR
sys_reset => ack_cnt[1].ACLR
sys_reset => ack_cnt[2].ACLR
sys_reset => ack_cnt[3].ACLR
sys_reset => ack_cnt[4].ACLR
sys_reset => ack_cnt[5].ACLR
sys_reset => ack_cnt[6].ACLR
sys_reset => ack_cnt[7].ACLR
sys_reset => ack_cnt[8].ACLR
sys_reset => len_cnt[0].ACLR
sys_reset => len_cnt[1].ACLR
sys_reset => len_cnt[2].ACLR
sys_reset => len_cnt[3].ACLR
sys_reset => len_cnt[4].ACLR
sys_reset => len_cnt[5].ACLR
sys_reset => len_cnt[6].ACLR
sys_reset => len_cnt[7].ACLR
sys_reset => len_cnt[8].ACLR
sys_reset => ram_addr_sig[0].ACLR
sys_reset => ram_addr_sig[1].ACLR
sys_reset => ram_addr_sig[2].ACLR
sys_reset => ram_addr_sig[3].ACLR
sys_reset => ram_addr_sig[4].ACLR
sys_reset => ram_addr_sig[5].ACLR
sys_reset => ram_addr_sig[6].ACLR
sys_reset => ram_addr_sig[7].ACLR
sys_reset => ram_addr_sig[8].ACLR
sys_reset => len_reg[0].ACLR
sys_reset => len_reg[1].ACLR
sys_reset => len_reg[2].ACLR
sys_reset => len_reg[3].ACLR
sys_reset => len_reg[4].ACLR
sys_reset => len_reg[5].ACLR
sys_reset => len_reg[6].ACLR
sys_reset => len_reg[7].ACLR
sys_reset => addr_reg[0].ACLR
sys_reset => addr_reg[1].ACLR
sys_reset => addr_reg[2].ACLR
sys_reset => addr_reg[3].ACLR
sys_reset => addr_reg[4].ACLR
sys_reset => addr_reg[5].ACLR
sys_reset => addr_reg[6].ACLR
sys_reset => addr_reg[7].ACLR
sys_reset => addr_reg[8].ACLR
sys_reset => type_reg[0].ACLR
sys_reset => type_reg[1].ACLR
sys_reset => type_reg[2].ACLR
sys_reset => type_reg[3].ACLR
sys_reset => type_reg[4].ACLR
sys_reset => type_reg[5].ACLR
sys_reset => type_reg[6].ACLR
sys_reset => type_reg[7].ACLR
sys_reset => wm_state~3.DATAIN
sys_reset => wr_sig.ENA
wm_start => wm_state.DATAB
wm_start => ram_addr_sig_proc.IN1
wm_start => Selector0.IN1
wr => wr_sig.DATAB
type_in[0] => type_reg[0].DATAIN
type_in[1] => type_reg[1].DATAIN
type_in[2] => type_reg[2].DATAIN
type_in[3] => type_reg[3].DATAIN
type_in[4] => type_reg[4].DATAIN
type_in[5] => type_reg[5].DATAIN
type_in[6] => type_reg[6].DATAIN
type_in[7] => type_reg[7].DATAIN
len_in[0] => len_reg[0].DATAIN
len_in[1] => len_reg[1].DATAIN
len_in[2] => len_reg[2].DATAIN
len_in[3] => len_reg[3].DATAIN
len_in[4] => len_reg[4].DATAIN
len_in[5] => len_reg[5].DATAIN
len_in[6] => len_reg[6].DATAIN
len_in[7] => len_reg[7].DATAIN
addr_in[0] => addr_reg.DATAB
addr_in[1] => addr_reg.DATAB
addr_in[2] => addr_reg.DATAB
addr_in[3] => addr_reg.DATAB
addr_in[4] => addr_reg.DATAB
addr_in[5] => addr_reg.DATAB
addr_in[6] => addr_reg.DATAB
addr_in[7] => addr_reg.DATAB
ram_start_addr[0] => ram_addr_sig.DATAB
ram_start_addr[0] => addr_rd.DATAB
ram_start_addr[1] => ram_addr_sig.DATAB
ram_start_addr[1] => addr_rd.DATAB
ram_start_addr[2] => ram_addr_sig.DATAB
ram_start_addr[2] => addr_rd.DATAB
ram_start_addr[3] => ram_addr_sig.DATAB
ram_start_addr[3] => addr_rd.DATAB
ram_start_addr[4] => ram_addr_sig.DATAB
ram_start_addr[4] => addr_rd.DATAB
ram_start_addr[5] => ram_addr_sig.DATAB
ram_start_addr[5] => addr_rd.DATAB
ram_start_addr[6] => ram_addr_sig.DATAB
ram_start_addr[6] => addr_rd.DATAB
ram_start_addr[7] => ram_addr_sig.DATAB
ram_start_addr[7] => addr_rd.DATAB
wm_end <= wm_end.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= addr_rd[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= addr_rd[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= addr_rd[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= addr_rd[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= addr_rd[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= addr_rd[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= addr_rd[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= addr_rd[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] <= DAT_I[0].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[1] <= DAT_I[1].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[2] <= DAT_I[2].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[3] <= DAT_I[3].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[4] <= DAT_I[4].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[5] <= DAT_I[5].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[6] <= DAT_I[6].DB_MAX_OUTPUT_PORT_TYPE
ram_dout[7] <= DAT_I[7].DB_MAX_OUTPUT_PORT_TYPE
ram_dout_valid <= ram_dout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_aout[0] <= ram_addr_sig[0].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[1] <= ram_addr_sig[1].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[2] <= ram_addr_sig[2].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[3] <= ram_addr_sig[3].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[4] <= ram_addr_sig[4].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[5] <= ram_addr_sig[5].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[6] <= ram_addr_sig[6].DB_MAX_OUTPUT_PORT_TYPE
ram_aout[7] <= ram_addr_sig[7].DB_MAX_OUTPUT_PORT_TYPE
ram_aout_valid <= ram_aout_valid.DB_MAX_OUTPUT_PORT_TYPE
ram_din[0] => DAT_O[0].DATAIN
ram_din[1] => DAT_O[1].DATAIN
ram_din[2] => DAT_O[2].DATAIN
ram_din[3] => DAT_O[3].DATAIN
ram_din[4] => DAT_O[4].DATAIN
ram_din[5] => DAT_O[5].DATAIN
ram_din[6] => DAT_O[6].DATAIN
ram_din[7] => DAT_O[7].DATAIN
ram_din_valid => ~NO_FANOUT~
ADR_O[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
ADR_O[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[0] <= ram_din[0].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[1] <= ram_din[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[2] <= ram_din[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[3] <= ram_din[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[4] <= ram_din[4].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[5] <= ram_din[5].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[6] <= ram_din[6].DB_MAX_OUTPUT_PORT_TYPE
DAT_O[7] <= ram_din[7].DB_MAX_OUTPUT_PORT_TYPE
WE_O <= write_st_en.DB_MAX_OUTPUT_PORT_TYPE
STB_O <= STB_O.DB_MAX_OUTPUT_PORT_TYPE
CYC_O <= CYC_O.DB_MAX_OUTPUT_PORT_TYPE
TGA_O[0] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[1] <= type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[2] <= type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[3] <= type_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[4] <= type_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[5] <= type_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[6] <= type_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGA_O[7] <= type_reg[7].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[0] <= len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[1] <= len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[2] <= len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[3] <= len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[4] <= len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[5] <= len_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[6] <= len_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TGD_O[7] <= len_reg[7].DB_MAX_OUTPUT_PORT_TYPE
ACK_I => ram_dout_valid.IN1
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => ack_cnt.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
ACK_I => addr_rd.OUTPUTSELECT
DAT_I[0] => ram_dout[0].DATAIN
DAT_I[1] => ram_dout[1].DATAIN
DAT_I[2] => ram_dout[2].DATAIN
DAT_I[3] => ram_dout[3].DATAIN
DAT_I[4] => ram_dout[4].DATAIN
DAT_I[5] => ram_dout[5].DATAIN
DAT_I[6] => ram_dout[6].DATAIN
DAT_I[7] => ram_dout[7].DATAIN
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wm_state.OUTPUTSELECT
STALL_I => wm_state.OUTPUTSELECT
STALL_I => Selector2.IN4
STALL_I => Selector5.IN4
STALL_I => ram_addr_sig_proc.IN1
STALL_I => ram_addr_sig_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => wishbone_master_state_machine_proc.IN1
STALL_I => Selector1.IN4
STALL_I => Selector4.IN4
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT
ERR_I => wm_state.OUTPUTSELECT


