{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1547644861710 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1547644861710 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1547644861743 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1547644861743 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1547644861777 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1547644861777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547644863199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547644863201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 14:21:02 2019 " "Processing started: Wed Jan 16 14:21:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547644863201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644863201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off YoshiGame -c YoshiGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off YoshiGame -c YoshiGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644863201 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644863418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547644863476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547644863476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 myvga_sync " "Found entity 1: myvga_sync" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" { { "Info" "ISGN_ENTITY_NAME" "1 platforms " "Found entity 1: platforms" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEFT left yoshi_sprite.v(59) " "Verilog HDL Declaration information at yoshi_sprite.v(59): object \"LEFT\" differs only in case from object \"left\" in the same scope" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547644878514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RIGHT right yoshi_sprite.v(60) " "Verilog HDL Declaration information at yoshi_sprite.v(60): object \"RIGHT\" differs only in case from object \"right\" in the same scope" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547644878515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 yoshi_sprite " "Found entity 1: yoshi_sprite" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hearts_display " "Found entity 1: hearts_display" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_top " "Found entity 1: ghost_top" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_crazy " "Found entity 1: ghost_crazy" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_bottom " "Found entity 1: ghost_bottom" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_display " "Found entity 1: gameover_display" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_logo_display " "Found entity 1: game_logo_display" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" { { "Info" "ISGN_ENTITY_NAME" "1 eggs " "Found entity 1: eggs" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_top " "Found entity 1: display_top" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v" { { "Info" "ISGN_ENTITY_NAME" "1 grounded " "Found entity 1: grounded" {  } { { "../original/grounded.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_state_machine " "Found entity 1: game_state_machine" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_collision " "Found entity 1: enemy_collision" {  } { { "../original/enemy_collision.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../modified/pll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_yoshi_rom " "Found entity 1: MK9_yoshi_rom" {  } { { "../modified/MK9_yoshi_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_yoshi_ghost_rom " "Found entity 1: MK9_yoshi_ghost_rom" {  } { { "../modified/MK9_yoshi_ghost_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_walls_rom " "Found entity 1: MK9_walls_rom" {  } { { "../modified/MK9_walls_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_numbers_rom " "Found entity 1: MK9_numbers_rom" {  } { { "../modified/MK9_numbers_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_hearts_rom " "Found entity 1: MK9_hearts_rom" {  } { { "../modified/MK9_hearts_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_ghost_normal_rom " "Found entity 1: MK9_ghost_normal_rom" {  } { { "../modified/MK9_ghost_normal_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_ghost_crazy_rom " "Found entity 1: MK9_ghost_crazy_rom" {  } { { "../modified/MK9_ghost_crazy_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_gameover_rom " "Found entity 1: MK9_gameover_rom" {  } { { "../modified/MK9_gameover_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_game_logo_small_rom " "Found entity 1: MK9_game_logo_small_rom" {  } { { "../modified/MK9_game_logo_small_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_game_logo_small_2_rom " "Found entity 1: MK9_game_logo_small_2_rom" {  } { { "../modified/MK9_game_logo_small_2_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_game_logo_rom " "Found entity 1: MK9_game_logo_rom" {  } { { "../modified/MK9_game_logo_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_eggs_rom " "Found entity 1: MK9_eggs_rom" {  } { { "../modified/MK9_eggs_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_blocks_rom " "Found entity 1: MK9_blocks_rom" {  } { { "../modified/MK9_blocks_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_top " "Elaborating entity \"display_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547644878615 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_rgb display_top.v(40) " "Verilog HDL warning at display_top.v(40): object bg_rgb used but never assigned" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1547644878617 "|display_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 display_top.v(48) " "Verilog HDL assignment warning at display_top.v(48): truncated value with size 32 to match size of target (26)" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878617 "|display_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_top.v(59) " "Verilog HDL assignment warning at display_top.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878618 "|display_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_rgb 0 display_top.v(40) " "Net \"bg_rgb\" at display_top.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547644878618 "|display_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "../modified/display_top.v" "pll1" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "../modified/pll.v" "altpll_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "../modified/pll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 48 " "Parameter \"clk1_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878695 ""}  } { { "../modified/pll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644878695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myvga_sync myvga_sync:vsync_unit " "Elaborating entity \"myvga_sync\" for hierarchy \"myvga_sync:vsync_unit\"" {  } { { "../modified/display_top.v" "vsync_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 myvgasync.v(55) " "Verilog HDL assignment warning at myvgasync.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878745 "|display_top|myvga_sync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 myvgasync.v(57) " "Verilog HDL assignment warning at myvgasync.v(57): truncated value with size 32 to match size of target (10)" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878745 "|display_top|myvga_sync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yoshi_sprite yoshi_sprite:yoshi_unit " "Elaborating entity \"yoshi_sprite\" for hierarchy \"yoshi_sprite:yoshi_unit\"" {  } { { "../modified/display_top.v" "yoshi_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(45) " "Verilog HDL assignment warning at yoshi_sprite.v(45): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878751 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(67) " "Verilog HDL assignment warning at yoshi_sprite.v(67): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878751 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(77) " "Verilog HDL assignment warning at yoshi_sprite.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878751 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(80) " "Verilog HDL assignment warning at yoshi_sprite.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878751 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(143) " "Verilog HDL assignment warning at yoshi_sprite.v(143): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878751 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(144) " "Verilog HDL assignment warning at yoshi_sprite.v(144): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878751 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(149) " "Verilog HDL assignment warning at yoshi_sprite.v(149): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(150) " "Verilog HDL assignment warning at yoshi_sprite.v(150): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(157) " "Verilog HDL assignment warning at yoshi_sprite.v(157): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(162) " "Verilog HDL assignment warning at yoshi_sprite.v(162): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(166) " "Verilog HDL assignment warning at yoshi_sprite.v(166): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(167) " "Verilog HDL assignment warning at yoshi_sprite.v(167): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(172) " "Verilog HDL assignment warning at yoshi_sprite.v(172): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(173) " "Verilog HDL assignment warning at yoshi_sprite.v(173): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(187) " "Verilog HDL assignment warning at yoshi_sprite.v(187): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(188) " "Verilog HDL assignment warning at yoshi_sprite.v(188): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(195) " "Verilog HDL assignment warning at yoshi_sprite.v(195): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(200) " "Verilog HDL assignment warning at yoshi_sprite.v(200): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(204) " "Verilog HDL assignment warning at yoshi_sprite.v(204): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(205) " "Verilog HDL assignment warning at yoshi_sprite.v(205): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(209) " "Verilog HDL assignment warning at yoshi_sprite.v(209): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(210) " "Verilog HDL assignment warning at yoshi_sprite.v(210): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(225) " "Verilog HDL assignment warning at yoshi_sprite.v(225): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(226) " "Verilog HDL assignment warning at yoshi_sprite.v(226): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(327) " "Verilog HDL assignment warning at yoshi_sprite.v(327): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(328) " "Verilog HDL assignment warning at yoshi_sprite.v(328): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(338) " "Verilog HDL assignment warning at yoshi_sprite.v(338): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(339) " "Verilog HDL assignment warning at yoshi_sprite.v(339): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(348) " "Verilog HDL assignment warning at yoshi_sprite.v(348): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(349) " "Verilog HDL assignment warning at yoshi_sprite.v(349): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 yoshi_sprite.v(354) " "Verilog HDL assignment warning at yoshi_sprite.v(354): truncated value with size 32 to match size of target (25)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(360) " "Verilog HDL assignment warning at yoshi_sprite.v(360): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878752 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(362) " "Verilog HDL assignment warning at yoshi_sprite.v(362): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(369) " "Verilog HDL assignment warning at yoshi_sprite.v(369): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(373) " "Verilog HDL assignment warning at yoshi_sprite.v(373): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 yoshi_sprite.v(379) " "Verilog HDL assignment warning at yoshi_sprite.v(379): truncated value with size 32 to match size of target (26)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(382) " "Verilog HDL assignment warning at yoshi_sprite.v(382): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(386) " "Verilog HDL assignment warning at yoshi_sprite.v(386): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(387) " "Verilog HDL assignment warning at yoshi_sprite.v(387): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(392) " "Verilog HDL assignment warning at yoshi_sprite.v(392): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(393) " "Verilog HDL assignment warning at yoshi_sprite.v(393): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(399) " "Verilog HDL assignment warning at yoshi_sprite.v(399): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(400) " "Verilog HDL assignment warning at yoshi_sprite.v(400): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(407) " "Verilog HDL assignment warning at yoshi_sprite.v(407): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(412) " "Verilog HDL assignment warning at yoshi_sprite.v(412): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(413) " "Verilog HDL assignment warning at yoshi_sprite.v(413): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(418) " "Verilog HDL assignment warning at yoshi_sprite.v(418): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 yoshi_sprite.v(423) " "Verilog HDL assignment warning at yoshi_sprite.v(423): truncated value with size 32 to match size of target (26)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(426) " "Verilog HDL assignment warning at yoshi_sprite.v(426): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(430) " "Verilog HDL assignment warning at yoshi_sprite.v(430): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(431) " "Verilog HDL assignment warning at yoshi_sprite.v(431): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(437) " "Verilog HDL assignment warning at yoshi_sprite.v(437): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(440) " "Verilog HDL assignment warning at yoshi_sprite.v(440): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(447) " "Verilog HDL assignment warning at yoshi_sprite.v(447): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(450) " "Verilog HDL assignment warning at yoshi_sprite.v(450): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(451) " "Verilog HDL assignment warning at yoshi_sprite.v(451): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(455) " "Verilog HDL assignment warning at yoshi_sprite.v(455): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878753 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 yoshi_sprite.v(476) " "Verilog HDL assignment warning at yoshi_sprite.v(476): truncated value with size 32 to match size of target (4)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878754 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(482) " "Verilog HDL assignment warning at yoshi_sprite.v(482): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878754 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(500) " "Verilog HDL assignment warning at yoshi_sprite.v(500): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878754 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(503) " "Verilog HDL assignment warning at yoshi_sprite.v(503): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878754 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(509) " "Verilog HDL assignment warning at yoshi_sprite.v(509): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878754 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 yoshi_sprite.v(524) " "Verilog HDL assignment warning at yoshi_sprite.v(524): truncated value with size 32 to match size of target (28)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878754 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_yoshi_rom yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit " "Elaborating entity \"MK9_yoshi_rom\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\"" {  } { { "../modified/yoshi_sprite.v" "yoshi_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/yoshi_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/yoshi_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878789 ""}  } { { "../modified/MK9_yoshi_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644878789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjd1 " "Found entity 1: altsyncram_kjd1" {  } { { "db/altsyncram_kjd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_kjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjd1 yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\|altsyncram_kjd1:auto_generated " "Elaborating entity \"altsyncram_kjd1\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\|altsyncram_kjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_yoshi_ghost_rom yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit " "Elaborating entity \"MK9_yoshi_ghost_rom\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\"" {  } { { "../modified/yoshi_sprite.v" "yoshi_ghost_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_ghost_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_ghost_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/yoshi_gost_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/yoshi_gost_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878853 ""}  } { { "../modified/MK9_yoshi_ghost_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644878853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4e1 " "Found entity 1: altsyncram_g4e1" {  } { { "db/altsyncram_g4e1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_g4e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4e1 yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\|altsyncram_g4e1:auto_generated " "Elaborating entity \"altsyncram_g4e1\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\|altsyncram_g4e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_crazy ghost_crazy:ghost_crazy_unit " "Elaborating entity \"ghost_crazy\" for hierarchy \"ghost_crazy:ghost_crazy_unit\"" {  } { { "../modified/display_top.v" "ghost_crazy_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(54) " "Verilog HDL assignment warning at ghost_crazy.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(57) " "Verilog HDL assignment warning at ghost_crazy.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_crazy.v(77) " "Verilog HDL assignment warning at ghost_crazy.v(77): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(81) " "Verilog HDL assignment warning at ghost_crazy.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(94) " "Verilog HDL assignment warning at ghost_crazy.v(94): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(96) " "Verilog HDL assignment warning at ghost_crazy.v(96): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(106) " "Verilog HDL assignment warning at ghost_crazy.v(106): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(108) " "Verilog HDL assignment warning at ghost_crazy.v(108): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ghost_crazy.v(132) " "Verilog HDL assignment warning at ghost_crazy.v(132): truncated value with size 32 to match size of target (25)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ghost_crazy.v(135) " "Verilog HDL assignment warning at ghost_crazy.v(135): truncated value with size 32 to match size of target (7)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_crazy.v(144) " "Verilog HDL assignment warning at ghost_crazy.v(144): truncated value with size 32 to match size of target (4)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 ghost_crazy.v(146) " "Verilog HDL assignment warning at ghost_crazy.v(146): truncated value with size 10 to match size of target (5)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878903 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(157) " "Verilog HDL assignment warning at ghost_crazy.v(157): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878904 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(162) " "Verilog HDL assignment warning at ghost_crazy.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878904 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_ghost_crazy_rom ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit " "Elaborating entity \"MK9_ghost_crazy_rom\" for hierarchy \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\"" {  } { { "../modified/ghost_crazy.v" "ghost_crazy_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_crazy_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_crazy_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/crazy_ghost_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/crazy_ghost_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878918 ""}  } { { "../modified/MK9_ghost_crazy_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644878918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4e1 " "Found entity 1: altsyncram_m4e1" {  } { { "db/altsyncram_m4e1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m4e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644878962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644878962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4e1 ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\|altsyncram_m4e1:auto_generated " "Elaborating entity \"altsyncram_m4e1\" for hierarchy \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\|altsyncram_m4e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_top ghost_top:ghost_top_unit " "Elaborating entity \"ghost_top\" for hierarchy \"ghost_top:ghost_top_unit\"" {  } { { "../modified/display_top.v" "ghost_top_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(48) " "Verilog HDL assignment warning at ghost_top.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(58) " "Verilog HDL assignment warning at ghost_top.v(58): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(61) " "Verilog HDL assignment warning at ghost_top.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_top.v(82) " "Verilog HDL assignment warning at ghost_top.v(82): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(86) " "Verilog HDL assignment warning at ghost_top.v(86): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(100) " "Verilog HDL assignment warning at ghost_top.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(102) " "Verilog HDL assignment warning at ghost_top.v(102): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(112) " "Verilog HDL assignment warning at ghost_top.v(112): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(114) " "Verilog HDL assignment warning at ghost_top.v(114): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_top.v(139) " "Verilog HDL assignment warning at ghost_top.v(139): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ghost_top.v(142) " "Verilog HDL assignment warning at ghost_top.v(142): truncated value with size 32 to match size of target (6)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_top.v(151) " "Verilog HDL assignment warning at ghost_top.v(151): truncated value with size 32 to match size of target (4)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 ghost_top.v(153) " "Verilog HDL assignment warning at ghost_top.v(153): truncated value with size 10 to match size of target (5)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(164) " "Verilog HDL assignment warning at ghost_top.v(164): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(169) " "Verilog HDL assignment warning at ghost_top.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644878968 "|display_top|ghost_top:ghost_top_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_ghost_normal_rom ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit " "Elaborating entity \"MK9_ghost_normal_rom\" for hierarchy \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\"" {  } { { "../modified/ghost_top.v" "ghost_normal_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_normal_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_normal_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644878984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/normal_ghost_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/normal_ghost_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644878984 ""}  } { { "../modified/MK9_ghost_normal_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644878984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7e1 " "Found entity 1: altsyncram_m7e1" {  } { { "db/altsyncram_m7e1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m7e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7e1 ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\|altsyncram_m7e1:auto_generated " "Elaborating entity \"altsyncram_m7e1\" for hierarchy \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\|altsyncram_m7e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_bottom ghost_bottom:ghost_bottom_unit " "Elaborating entity \"ghost_bottom\" for hierarchy \"ghost_bottom:ghost_bottom_unit\"" {  } { { "../modified/display_top.v" "ghost_bottom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(48) " "Verilog HDL assignment warning at ghost_bottom.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879036 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(57) " "Verilog HDL assignment warning at ghost_bottom.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879036 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(59) " "Verilog HDL assignment warning at ghost_bottom.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879036 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_bottom.v(80) " "Verilog HDL assignment warning at ghost_bottom.v(80): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(84) " "Verilog HDL assignment warning at ghost_bottom.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(98) " "Verilog HDL assignment warning at ghost_bottom.v(98): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(100) " "Verilog HDL assignment warning at ghost_bottom.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(110) " "Verilog HDL assignment warning at ghost_bottom.v(110): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(112) " "Verilog HDL assignment warning at ghost_bottom.v(112): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_bottom.v(137) " "Verilog HDL assignment warning at ghost_bottom.v(137): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ghost_bottom.v(140) " "Verilog HDL assignment warning at ghost_bottom.v(140): truncated value with size 32 to match size of target (6)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_bottom.v(149) " "Verilog HDL assignment warning at ghost_bottom.v(149): truncated value with size 32 to match size of target (4)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 ghost_bottom.v(151) " "Verilog HDL assignment warning at ghost_bottom.v(151): truncated value with size 10 to match size of target (5)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(163) " "Verilog HDL assignment warning at ghost_bottom.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(168) " "Verilog HDL assignment warning at ghost_bottom.v(168): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879037 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platforms platforms:platforms_unit " "Elaborating entity \"platforms\" for hierarchy \"platforms:platforms_unit\"" {  } { { "../modified/display_top.v" "platforms_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(38) " "Verilog HDL assignment warning at platforms.v(38): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879056 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 platforms.v(39) " "Verilog HDL assignment warning at platforms.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879056 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(50) " "Verilog HDL assignment warning at platforms.v(50): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879056 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(51) " "Verilog HDL assignment warning at platforms.v(51): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879056 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(62) " "Verilog HDL assignment warning at platforms.v(62): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879057 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 platforms.v(63) " "Verilog HDL assignment warning at platforms.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879057 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(74) " "Verilog HDL assignment warning at platforms.v(74): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879057 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(75) " "Verilog HDL assignment warning at platforms.v(75): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879058 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(86) " "Verilog HDL assignment warning at platforms.v(86): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879058 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(87) " "Verilog HDL assignment warning at platforms.v(87): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879058 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(98) " "Verilog HDL assignment warning at platforms.v(98): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879059 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 platforms.v(99) " "Verilog HDL assignment warning at platforms.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879059 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(110) " "Verilog HDL assignment warning at platforms.v(110): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879059 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(111) " "Verilog HDL assignment warning at platforms.v(111): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879059 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 platforms.v(122) " "Verilog HDL assignment warning at platforms.v(122): truncated value with size 10 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879060 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(123) " "Verilog HDL assignment warning at platforms.v(123): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879060 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 platforms.v(134) " "Verilog HDL assignment warning at platforms.v(134): truncated value with size 10 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879061 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(135) " "Verilog HDL assignment warning at platforms.v(135): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879061 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 platforms.v(146) " "Verilog HDL assignment warning at platforms.v(146): truncated value with size 10 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879061 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(147) " "Verilog HDL assignment warning at platforms.v(147): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879061 "|display_top|platforms:platforms_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_walls_rom platforms:platforms_unit\|MK9_walls_rom:walls_unit " "Elaborating entity \"MK9_walls_rom\" for hierarchy \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\"" {  } { { "../modified/platforms.v" "walls_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_walls_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_walls_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/walls_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/walls_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879109 ""}  } { { "../modified/MK9_walls_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgd1 " "Found entity 1: altsyncram_cgd1" {  } { { "db/altsyncram_cgd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_cgd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgd1 platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\|altsyncram_cgd1:auto_generated " "Elaborating entity \"altsyncram_cgd1\" for hierarchy \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\|altsyncram_cgd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_blocks_rom platforms:platforms_unit\|MK9_blocks_rom:blocks_unit " "Elaborating entity \"MK9_blocks_rom\" for hierarchy \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\"" {  } { { "../modified/platforms.v" "blocks_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_blocks_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_blocks_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/blocks_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/blocks_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879174 ""}  } { { "../modified/MK9_blocks_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6md1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6md1 " "Found entity 1: altsyncram_6md1" {  } { { "db/altsyncram_6md1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_6md1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6md1 platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\|altsyncram_6md1:auto_generated " "Elaborating entity \"altsyncram_6md1\" for hierarchy \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\|altsyncram_6md1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grounded grounded:grounded_unit " "Elaborating entity \"grounded\" for hierarchy \"grounded:grounded_unit\"" {  } { { "../modified/display_top.v" "grounded_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_collision enemy_collision:enemy_collision_unit " "Elaborating entity \"enemy_collision\" for hierarchy \"enemy_collision:enemy_collision_unit\"" {  } { { "../modified/display_top.v" "enemy_collision_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eggs eggs:eggs_unit " "Elaborating entity \"eggs\" for hierarchy \"eggs:eggs_unit\"" {  } { { "../modified/display_top.v" "eggs_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 eggs.v(28) " "Verilog HDL assignment warning at eggs.v(28): truncated value with size 32 to match size of target (3)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eggs.v(74) " "Verilog HDL assignment warning at eggs.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(75) " "Verilog HDL assignment warning at eggs.v(75): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(76) " "Verilog HDL assignment warning at eggs.v(76): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 eggs.v(77) " "Verilog HDL assignment warning at eggs.v(77): truncated value with size 32 to match size of target (9)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(78) " "Verilog HDL assignment warning at eggs.v(78): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(79) " "Verilog HDL assignment warning at eggs.v(79): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(80) " "Verilog HDL assignment warning at eggs.v(80): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eggs.v(195) " "Verilog HDL assignment warning at eggs.v(195): truncated value with size 32 to match size of target (7)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 eggs.v(212) " "Verilog HDL assignment warning at eggs.v(212): truncated value with size 32 to match size of target (14)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 eggs.v(229) " "Verilog HDL assignment warning at eggs.v(229): truncated value with size 10 to match size of target (4)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 eggs.v(231) " "Verilog HDL assignment warning at eggs.v(231): truncated value with size 10 to match size of target (7)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eggs.v(238) " "Verilog HDL assignment warning at eggs.v(238): truncated value with size 32 to match size of target (1)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879229 "|display_top|eggs:eggs_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_eggs_rom eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit " "Elaborating entity \"MK9_eggs_rom\" for hierarchy \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\"" {  } { { "../modified/eggs.v" "eggs_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_eggs_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_eggs_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/eggs_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/eggs_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879247 ""}  } { { "../modified/MK9_eggs_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efd1 " "Found entity 1: altsyncram_efd1" {  } { { "db/altsyncram_efd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_efd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efd1 eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\|altsyncram_efd1:auto_generated " "Elaborating entity \"altsyncram_efd1\" for hierarchy \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\|altsyncram_efd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:score_display_unit " "Elaborating entity \"score_display\" for hierarchy \"score_display:score_display_unit\"" {  } { { "../modified/display_top.v" "score_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 score_display.v(56) " "Verilog HDL assignment warning at score_display.v(56): truncated value with size 32 to match size of target (17)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(105) " "Verilog HDL assignment warning at score_display.v(105): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(106) " "Verilog HDL assignment warning at score_display.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(114) " "Verilog HDL assignment warning at score_display.v(114): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(115) " "Verilog HDL assignment warning at score_display.v(115): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(123) " "Verilog HDL assignment warning at score_display.v(123): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(124) " "Verilog HDL assignment warning at score_display.v(124): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(132) " "Verilog HDL assignment warning at score_display.v(132): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(133) " "Verilog HDL assignment warning at score_display.v(133): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879299 "|display_top|score_display:score_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd score_display:score_display_unit\|binary2bcd:bcd_unit " "Elaborating entity \"binary2bcd\" for hierarchy \"score_display:score_display_unit\|binary2bcd:bcd_unit\"" {  } { { "../modified/score_display.v" "bcd_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(85) " "Verilog HDL assignment warning at binary2bcd.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879301 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(95) " "Verilog HDL assignment warning at binary2bcd.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879301 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(96) " "Verilog HDL assignment warning at binary2bcd.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879301 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(97) " "Verilog HDL assignment warning at binary2bcd.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879301 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(98) " "Verilog HDL assignment warning at binary2bcd.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879301 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_numbers_rom score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit " "Elaborating entity \"MK9_numbers_rom\" for hierarchy \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\"" {  } { { "../modified/score_display.v" "numbers_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_numbers_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_numbers_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/numbers_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/numbers_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879317 ""}  } { { "../modified/MK9_numbers_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ood1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ood1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ood1 " "Found entity 1: altsyncram_ood1" {  } { { "db/altsyncram_ood1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_ood1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ood1 score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\|altsyncram_ood1:auto_generated " "Elaborating entity \"altsyncram_ood1\" for hierarchy \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\|altsyncram_ood1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hearts_display hearts_display:hearts_display_unit " "Elaborating entity \"hearts_display\" for hierarchy \"hearts_display:hearts_display_unit\"" {  } { { "../modified/display_top.v" "hearts_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hearts_display.v(29) " "Verilog HDL assignment warning at hearts_display.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hearts_display.v(31) " "Verilog HDL assignment warning at hearts_display.v(31): truncated value with size 32 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 hearts_display.v(33) " "Verilog HDL assignment warning at hearts_display.v(33): truncated value with size 10 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hearts_display.v(41) " "Verilog HDL assignment warning at hearts_display.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hearts_display.v(43) " "Verilog HDL assignment warning at hearts_display.v(43): truncated value with size 32 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 hearts_display.v(45) " "Verilog HDL assignment warning at hearts_display.v(45): truncated value with size 10 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hearts_display.v(54) " "Verilog HDL assignment warning at hearts_display.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hearts_display.v(56) " "Verilog HDL assignment warning at hearts_display.v(56): truncated value with size 32 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 hearts_display.v(58) " "Verilog HDL assignment warning at hearts_display.v(58): truncated value with size 10 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879363 "|display_top|hearts_display:hearts_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_hearts_rom hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit " "Elaborating entity \"MK9_hearts_rom\" for hierarchy \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\"" {  } { { "../modified/hearts_display.v" "hearts_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_hearts_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_hearts_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/hearts_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/hearts_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879379 ""}  } { { "../modified/MK9_hearts_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjd1 " "Found entity 1: altsyncram_gjd1" {  } { { "db/altsyncram_gjd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_gjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjd1 hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\|altsyncram_gjd1:auto_generated " "Elaborating entity \"altsyncram_gjd1\" for hierarchy \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\|altsyncram_gjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_machine game_state_machine:game_FSM " "Elaborating entity \"game_state_machine\" for hierarchy \"game_state_machine:game_FSM\"" {  } { { "../modified/display_top.v" "game_FSM" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 game_state_machine.v(69) " "Verilog HDL assignment warning at game_state_machine.v(69): truncated value with size 32 to match size of target (28)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879431 "|display_top|game_state_machine:game_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_state_machine.v(90) " "Verilog HDL assignment warning at game_state_machine.v(90): truncated value with size 32 to match size of target (2)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879431 "|display_top|game_state_machine:game_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_state_machine.v(96) " "Verilog HDL assignment warning at game_state_machine.v(96): truncated value with size 32 to match size of target (2)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879431 "|display_top|game_state_machine:game_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 game_state_machine.v(106) " "Verilog HDL assignment warning at game_state_machine.v(106): truncated value with size 32 to match size of target (28)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879431 "|display_top|game_state_machine:game_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logo_display game_logo_display:game_logo_display_unit " "Elaborating entity \"game_logo_display\" for hierarchy \"game_logo_display:game_logo_display_unit\"" {  } { { "../modified/display_top.v" "game_logo_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_logo_display.v(12) " "Verilog HDL assignment warning at game_logo_display.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879433 "|display_top|game_logo_display:game_logo_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_logo_display.v(13) " "Verilog HDL assignment warning at game_logo_display.v(13): truncated value with size 32 to match size of target (8)" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879433 "|display_top|game_logo_display:game_logo_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 game_logo_display.v(17) " "Verilog HDL assignment warning at game_logo_display.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879433 "|display_top|game_logo_display:game_logo_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_game_logo_small_2_rom game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit " "Elaborating entity \"MK9_game_logo_small_2_rom\" for hierarchy \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\"" {  } { { "../modified/game_logo_display.v" "game_logo_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_game_logo_small_2_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_game_logo_small_2_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/game_logo_rom_small_2.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/game_logo_rom_small_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879449 ""}  } { { "../modified/MK9_game_logo_small_2_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oe1 " "Found entity 1: altsyncram_1oe1" {  } { { "db/altsyncram_1oe1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_1oe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oe1 game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\|altsyncram_1oe1:auto_generated " "Elaborating entity \"altsyncram_1oe1\" for hierarchy \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\|altsyncram_1oe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_display gameover_display:gameover_display_unit " "Elaborating entity \"gameover_display\" for hierarchy \"gameover_display:gameover_display_unit\"" {  } { { "../modified/display_top.v" "gameover_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameover_display.v(12) " "Verilog HDL assignment warning at gameover_display.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879518 "|display_top|gameover_display:gameover_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 gameover_display.v(13) " "Verilog HDL assignment warning at gameover_display.v(13): truncated value with size 32 to match size of target (7)" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879518 "|display_top|gameover_display:gameover_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gameover_display.v(16) " "Verilog HDL assignment warning at gameover_display.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547644879518 "|display_top|gameover_display:gameover_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_gameover_rom gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit " "Elaborating entity \"MK9_gameover_rom\" for hierarchy \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\"" {  } { { "../modified/gameover_display.v" "gameover_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_gameover_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_gameover_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/gameover_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/gameover_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547644879534 ""}  } { { "../modified/MK9_gameover_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547644879534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usd1 " "Found entity 1: altsyncram_usd1" {  } { { "db/altsyncram_usd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_usd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547644879577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644879577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_usd1 gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\|altsyncram_usd1:auto_generated " "Elaborating entity \"altsyncram_usd1\" for hierarchy \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\|altsyncram_usd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644879577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1547644883037 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 44 -1 0 } } { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 69 -1 0 } } { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 49 -1 0 } } { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 26 -1 0 } } { "../original/grounded.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v" 39 -1 0 } } { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 43 -1 0 } } { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1547644883131 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1547644883131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[7\] GND " "Pin \"sseg\[7\]\" is stuck at GND" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547644886616 "|display_top|sseg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547644886616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547644886857 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547644890173 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644890403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "YoshiGame.sdc " "Synopsys Design Constraints File file not found: 'YoshiGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1547644890864 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1547644890864 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1547644890879 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~5  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~7  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~9  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_top_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: datab  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644890898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1547644890898 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644890919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644890919 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1547644890921 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1547644890921 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644890921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644890921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644890921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 eggs:eggs_unit\|score_reg\[10\] " "   1.000 eggs:eggs_unit\|score_reg\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644890921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644890921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  39.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644890921 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644890921 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644891089 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1547644892797 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644892802 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 835 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 835 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1547644893552 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644893560 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644893669 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547644893669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.map.smsg " "Generated suppressed messages file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644893852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547644894211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547644894211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3677 " "Implemented 3677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547644894504 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547644894504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3512 " "Implemented 3512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547644894504 ""} { "Info" "ICUT_CUT_TM_RAMS" "133 " "Implemented 133 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1547644894504 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1547644894504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547644894504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547644894541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 14:21:34 2019 " "Processing ended: Wed Jan 16 14:21:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547644894541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547644894541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547644894541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547644894541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1547644895666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547644895667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 14:21:35 2019 " "Processing started: Wed Jan 16 14:21:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547644895667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547644895667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off YoshiGame -c YoshiGame " "Command: quartus_fit --read_settings_files=off --write_settings_files=off YoshiGame -c YoshiGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547644895668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547644895732 ""}
{ "Info" "0" "" "Project  = YoshiGame" {  } {  } 0 0 "Project  = YoshiGame" 0 0 "Fitter" 0 0 1547644895733 ""}
{ "Info" "0" "" "Revision = YoshiGame" {  } {  } 0 0 "Revision = YoshiGame" 0 0 "Fitter" 0 0 1547644895733 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1547644895843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1547644895851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547644895851 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "YoshiGame EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"YoshiGame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547644895876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547644895951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547644895951 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1547644896025 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 25 48 0 0 " "Implementing clock multiplication of 25, clock division of 48, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1547644896025 ""}  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1547644896025 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1547644896177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547644896183 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547644896329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547644896329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547644896329 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1547644896329 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 9048 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547644896362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 9050 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547644896362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 9052 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547644896362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 9054 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547644896362 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1547644896362 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547644896365 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1547644896454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "YoshiGame.sdc " "Synopsys Design Constraints File file not found: 'YoshiGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1547644897546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547644897547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547644897565 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~5  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~7  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~9  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_top_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: datab  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644897591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1547644897591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1547644897620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547644897620 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1547644897622 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1547644897622 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644897622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644897622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644897622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 eggs:eggs_unit\|score_reg\[10\] " "   1.000 eggs:eggs_unit\|score_reg\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644897622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644897622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  39.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547644897622 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1547644897622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547644898352 ""}  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547644898352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547644898352 ""}  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547644898352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547644898352 ""}  } { { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1721 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547644898352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547644898352 ""}  } { { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547644898352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547644898352 ""}  } { { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547644898352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_state_machine:game_FSM\|Selector34~0  " "Automatically promoted node game_state_machine:game_FSM\|Selector34~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547644898352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myvga_sync:vsync_unit\|video_on~1 " "Destination node myvga_sync:vsync_unit\|video_on~1" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547644898352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myvga_sync:vsync_unit\|h_count_next~0 " "Destination node myvga_sync:vsync_unit\|h_count_next~0" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 2824 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547644898352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1547644898352 ""}  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 0 { 0 ""} 0 1762 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547644898352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547644898980 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547644898985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547644898986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547644898994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547644899001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547644899009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547644899009 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547644899014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547644899405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1547644899409 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547644899409 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1547644899587 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1547644900788 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547644900869 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1547644900879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547644901790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547644903041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547644903094 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547644916501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547644916501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547644917455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 11.0% " "3e+03 ns of routing delay (approximately 11.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1547644920989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1547644922379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547644922379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547644953495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.31 " "Total time spent on timing analysis during the Fitter is 6.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1547644953733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547644953770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547644954631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547644954634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547644955680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547644956756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.fit.smsg " "Generated suppressed messages file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547644957453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1178 " "Peak virtual memory: 1178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547644958441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 14:22:38 2019 " "Processing ended: Wed Jan 16 14:22:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547644958441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547644958441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547644958441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547644958441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547644959651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547644959652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 14:22:39 2019 " "Processing started: Wed Jan 16 14:22:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547644959652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547644959652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off YoshiGame -c YoshiGame " "Command: quartus_asm --read_settings_files=off --write_settings_files=off YoshiGame -c YoshiGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547644959653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1547644959950 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1547644960492 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547644960513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547644960631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 14:22:40 2019 " "Processing ended: Wed Jan 16 14:22:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547644960631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547644960631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547644960631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547644960631 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547644960837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547644961738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547644961739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 14:22:41 2019 " "Processing started: Wed Jan 16 14:22:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547644961739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644961739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta YoshiGame -c YoshiGame " "Command: quartus_sta YoshiGame -c YoshiGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644961739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1547644961805 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547644961970 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644961970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "YoshiGame.sdc " "Synopsys Design Constraints File file not found: 'YoshiGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962544 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name clk48 clk48 " "create_clock -period 20.833 -waveform \{0.000 10.416\} -name clk48 clk48" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1547644962558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1547644962558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 25 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 25 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1547644962558 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962559 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name eggs:eggs_unit\|score_reg\[10\] eggs:eggs_unit\|score_reg\[10\] " "create_clock -period 1.000 -name eggs:eggs_unit\|score_reg\[10\] eggs:eggs_unit\|score_reg\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1547644962562 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~10  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~3  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~7  from: datad  to: combout " "Cell: ghost_bottom_unit\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: datad  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~9  from: datad  to: combout " "Cell: ghost_crazy_unit\|Equal0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: datad  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|LessThan2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~5  from: datad  to: combout " "Cell: ghost_top_unit\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~8  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~0  from: datac  to: combout " "Cell: ghost_top_unit\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: datac  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644962576 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962586 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1547644962588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1547644962601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1547644962715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.857 " "Worst-case setup slack is -12.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.857           -1365.357 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.857           -1365.357 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.561            -591.419 eggs:eggs_unit\|score_reg\[10\]  " "  -10.561            -591.419 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720             -14.413 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.720             -14.413 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.995 " "Worst-case hold slack is -3.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.995             -22.408 eggs:eggs_unit\|score_reg\[10\]  " "   -3.995             -22.408 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -0.243 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.243              -0.243 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.465               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.344 " "Worst-case recovery slack is -8.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.344            -488.058 eggs:eggs_unit\|score_reg\[10\]  " "   -8.344            -488.058 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.476             -76.439 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.476             -76.439 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378           -1747.980 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.378           -1747.980 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.255 " "Worst-case removal slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 eggs:eggs_unit\|score_reg\[10\]  " "    0.255               0.000 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.985               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.985               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.367               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   11.367               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.283 " "Worst-case minimum pulse width slack is -5.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.283           -2625.812 eggs:eggs_unit\|score_reg\[10\]  " "   -5.283           -2625.812 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.700               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.351               0.000 clk48  " "   10.351               0.000 clk48 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.717               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644962753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962753 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1547644962931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644962965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964185 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~10  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~3  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~7  from: datad  to: combout " "Cell: ghost_bottom_unit\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: datad  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~9  from: datad  to: combout " "Cell: ghost_crazy_unit\|Equal0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: datad  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|LessThan2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~5  from: datad  to: combout " "Cell: ghost_top_unit\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~8  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~0  from: datac  to: combout " "Cell: ghost_top_unit\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: datac  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644964472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1547644964528 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.997 " "Worst-case setup slack is -11.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.997           -1256.586 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.997           -1256.586 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.266            -575.584 eggs:eggs_unit\|score_reg\[10\]  " "  -10.266            -575.584 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.972              -6.271 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.972              -6.271 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.747 " "Worst-case hold slack is -3.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.747             -26.266 eggs:eggs_unit\|score_reg\[10\]  " "   -3.747             -26.266 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -0.362 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.362              -0.362 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.418               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.129 " "Worst-case recovery slack is -8.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.129            -476.016 eggs:eggs_unit\|score_reg\[10\]  " "   -8.129            -476.016 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.805             -61.677 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.805             -61.677 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.718           -1394.838 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.718           -1394.838 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.096 " "Worst-case removal slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -1.690 eggs:eggs_unit\|score_reg\[10\]  " "   -0.096              -1.690 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.893               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.893               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.259               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.259               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.188 " "Worst-case minimum pulse width slack is -5.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.188           -2389.474 eggs:eggs_unit\|score_reg\[10\]  " "   -5.188           -2389.474 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.668               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.360               0.000 clk48  " "   10.360               0.000 clk48 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.717               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644964584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644964584 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1547644964797 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~10  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~3  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~7  from: datad  to: combout " "Cell: ghost_bottom_unit\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: datad  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~9  from: datad  to: combout " "Cell: ghost_crazy_unit\|Equal0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~0  from: datad  to: combout " "Cell: ghost_crazy_unit\|LessThan2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|LessThan2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~5  from: datad  to: combout " "Cell: ghost_top_unit\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~8  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~0  from: datac  to: combout " "Cell: ghost_top_unit\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: datac  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547644965024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1547644965051 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.536 " "Worst-case setup slack is -5.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.536            -593.790 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.536            -593.790 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287            -278.799 eggs:eggs_unit\|score_reg\[10\]  " "   -5.287            -278.799 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.745               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.310 " "Worst-case hold slack is -1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -6.550 eggs:eggs_unit\|score_reg\[10\]  " "   -1.310              -6.550 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.062 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.062              -0.062 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.195               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.101 " "Worst-case recovery slack is -4.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.101            -240.919 eggs:eggs_unit\|score_reg\[10\]  " "   -4.101            -240.919 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.678               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.678               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.723               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.723               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.523 " "Worst-case removal slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 eggs:eggs_unit\|score_reg\[10\]  " "    0.523               0.000 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.072               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.072               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.204               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.204               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.050 " "Worst-case minimum pulse width slack is -2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050            -931.648 eggs:eggs_unit\|score_reg\[10\]  " "   -2.050            -931.648 eggs:eggs_unit\|score_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.732               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.732               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.011               0.000 clk48  " "   10.011               0.000 clk48 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.796               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.796               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547644965137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547644965978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 14:22:45 2019 " "Processing ended: Wed Jan 16 14:22:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547644965978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547644965978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547644965978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644965978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547644967298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547644967300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 14:22:47 2019 " "Processing started: Wed Jan 16 14:22:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547644967300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1547644967300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off YoshiGame -c YoshiGame " "Command: quartus_eda --read_settings_files=off --write_settings_files=off YoshiGame -c YoshiGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1547644967300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1547644967671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_8_1200mv_85c_slow.vo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_8_1200mv_85c_slow.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644968533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_8_1200mv_0c_slow.vo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_8_1200mv_0c_slow.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644969066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_min_1200mv_0c_fast.vo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_min_1200mv_0c_fast.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644969599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame.vo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644970123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_8_1200mv_85c_v_slow.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_8_1200mv_85c_v_slow.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644970525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_8_1200mv_0c_v_slow.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_8_1200mv_0c_v_slow.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644970912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_min_1200mv_0c_v_fast.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_min_1200mv_0c_v_fast.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644971311 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "YoshiGame_v.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file YoshiGame_v.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547644971705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1088 " "Peak virtual memory: 1088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547644971791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 14:22:51 2019 " "Processing ended: Wed Jan 16 14:22:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547644971791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547644971791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547644971791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1547644971791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 245 s " "Quartus Prime Full Compilation was successful. 0 errors, 245 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1547644972042 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1547645051394 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "EDA Netlist Writer" 0 -1 1547645051394 ""}
