m255
K4
z2
!s11e vcom 2019.1 2019.01, Jan  1 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src
T_opt
!s110 1702544512
VSWzeJOj64ABoe?a_YhD1Y1
04 10 3 work simdemo_tb sim 1
=1-3448edf80653-657ac480-86221-22086
o-quiet -auto_acc_if_foreign -work work
tCvgOpt 0
n@_opt
OL;O;2019.1;69
Esimdemo
Z1 w1701784080
R0
Z2 8/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo.vhd
Z3 F/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo.vhd
l0
L1
V5]X[?lNOD`gZ:bX1VAAOE2
!s100 <>=<WSeEHPB<fD=?`XOH43
Z4 OL;C;2019.1;69
32
Z5 !s110 1701863295
!i10b 1
Z6 !s108 1701863295.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo.vhd|
Z8 !s107 /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo.vhd|
!i113 0
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Artl
DEx4 work 7 simdemo 0 22 5]X[?lNOD`gZ:bX1VAAOE2
l16
L9
VRz?KERo;lgn>`QeDjLCN22
!s100 l75RmFFOiIkRPiZ_W]Q0S1
R4
32
R5
!i10b 1
R6
R7
R8
!i113 0
R9
R10
Esimdemo_tb
Z11 w1701784078
Z12 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z13 DPx4 ieee 11 numeric_bit 0 22 G2;d`f^X6V]cQEn8_38:i1
R0
Z14 8/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd
Z15 F/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd
l0
L4
VOXDiW06Y_SKCIXAKB[Fi20
!s100 z05ATZHiXImPBT_2gC_c[1
R4
32
R5
!i10b 1
R6
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd|
Z17 !s107 /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd|
!i113 0
R9
R10
Asim
R12
R13
DEx4 work 10 simdemo_tb 0 22 OXDiW06Y_SKCIXAKB[Fi20
l26
L7
VCaU>Njz[[mM3MbQYDj^:i3
!s100 aVhnE=Kc4DCZ8M52=@aIf2
R4
32
!s110 1701704608
!i10b 1
!s108 1701704608.000000
R16
R17
!i113 0
R9
R10
