
OnBoardMics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf98  080001c0  080001c0  000101c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013160  0800d158  0800d158  0001d158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080202b8  080202b8  00040108  2**0
                  CONTENTS
  4 .ARM          00000000  080202b8  080202b8  00040108  2**0
                  CONTENTS
  5 .preinit_array 00000000  080202b8  080202b8  00040108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080202b8  080202b8  000302b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080202c0  080202c0  000302c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  080202c8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d54  20000108  080203d0  00040108  2**2
                  ALLOC
 10 ._user_heap_stack 00004004  20002e5c  080203d0  00042e5c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00040108  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00040136  2**0
                  CONTENTS, READONLY
 13 .debug_line   0002ab9a  00000000  00000000  000401ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000164  00000000  00000000  0006ad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00024d0e  00000000  00000000  0006aeec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005475  00000000  00000000  0008fbfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001938  00000000  00000000  00095070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017cdbf  00000000  00000000  000969a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001206  00000000  00000000  00213767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00040e0d  00000000  00000000  0021496d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006bf8  00000000  00000000  0025577c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00004120  00000000  00000000  0025c374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000170  00000000  00000000  00260494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000108 	.word	0x20000108
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800d13c 	.word	0x0800d13c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000010c 	.word	0x2000010c
 80001fc:	0800d13c 	.word	0x0800d13c

08000200 <__aeabi_frsub>:
 8000200:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__addsf3>
 8000206:	bf00      	nop

08000208 <__aeabi_fsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800020c <__addsf3>:
 800020c:	0042      	lsls	r2, r0, #1
 800020e:	bf1f      	itttt	ne
 8000210:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000214:	ea92 0f03 	teqne	r2, r3
 8000218:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800021c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000220:	d06a      	beq.n	80002f8 <__addsf3+0xec>
 8000222:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000226:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800022a:	bfc1      	itttt	gt
 800022c:	18d2      	addgt	r2, r2, r3
 800022e:	4041      	eorgt	r1, r0
 8000230:	4048      	eorgt	r0, r1
 8000232:	4041      	eorgt	r1, r0
 8000234:	bfb8      	it	lt
 8000236:	425b      	neglt	r3, r3
 8000238:	2b19      	cmp	r3, #25
 800023a:	bf88      	it	hi
 800023c:	4770      	bxhi	lr
 800023e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000242:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000246:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800024a:	bf18      	it	ne
 800024c:	4240      	negne	r0, r0
 800024e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000252:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000256:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800025a:	bf18      	it	ne
 800025c:	4249      	negne	r1, r1
 800025e:	ea92 0f03 	teq	r2, r3
 8000262:	d03f      	beq.n	80002e4 <__addsf3+0xd8>
 8000264:	f1a2 0201 	sub.w	r2, r2, #1
 8000268:	fa41 fc03 	asr.w	ip, r1, r3
 800026c:	eb10 000c 	adds.w	r0, r0, ip
 8000270:	f1c3 0320 	rsb	r3, r3, #32
 8000274:	fa01 f103 	lsl.w	r1, r1, r3
 8000278:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800027c:	d502      	bpl.n	8000284 <__addsf3+0x78>
 800027e:	4249      	negs	r1, r1
 8000280:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000284:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000288:	d313      	bcc.n	80002b2 <__addsf3+0xa6>
 800028a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800028e:	d306      	bcc.n	800029e <__addsf3+0x92>
 8000290:	0840      	lsrs	r0, r0, #1
 8000292:	ea4f 0131 	mov.w	r1, r1, rrx
 8000296:	f102 0201 	add.w	r2, r2, #1
 800029a:	2afe      	cmp	r2, #254	; 0xfe
 800029c:	d251      	bcs.n	8000342 <__addsf3+0x136>
 800029e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002a2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002a6:	bf08      	it	eq
 80002a8:	f020 0001 	biceq.w	r0, r0, #1
 80002ac:	ea40 0003 	orr.w	r0, r0, r3
 80002b0:	4770      	bx	lr
 80002b2:	0049      	lsls	r1, r1, #1
 80002b4:	eb40 0000 	adc.w	r0, r0, r0
 80002b8:	3a01      	subs	r2, #1
 80002ba:	bf28      	it	cs
 80002bc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002c0:	d2ed      	bcs.n	800029e <__addsf3+0x92>
 80002c2:	fab0 fc80 	clz	ip, r0
 80002c6:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ca:	ebb2 020c 	subs.w	r2, r2, ip
 80002ce:	fa00 f00c 	lsl.w	r0, r0, ip
 80002d2:	bfaa      	itet	ge
 80002d4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002d8:	4252      	neglt	r2, r2
 80002da:	4318      	orrge	r0, r3
 80002dc:	bfbc      	itt	lt
 80002de:	40d0      	lsrlt	r0, r2
 80002e0:	4318      	orrlt	r0, r3
 80002e2:	4770      	bx	lr
 80002e4:	f092 0f00 	teq	r2, #0
 80002e8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002ec:	bf06      	itte	eq
 80002ee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80002f2:	3201      	addeq	r2, #1
 80002f4:	3b01      	subne	r3, #1
 80002f6:	e7b5      	b.n	8000264 <__addsf3+0x58>
 80002f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000300:	bf18      	it	ne
 8000302:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000306:	d021      	beq.n	800034c <__addsf3+0x140>
 8000308:	ea92 0f03 	teq	r2, r3
 800030c:	d004      	beq.n	8000318 <__addsf3+0x10c>
 800030e:	f092 0f00 	teq	r2, #0
 8000312:	bf08      	it	eq
 8000314:	4608      	moveq	r0, r1
 8000316:	4770      	bx	lr
 8000318:	ea90 0f01 	teq	r0, r1
 800031c:	bf1c      	itt	ne
 800031e:	2000      	movne	r0, #0
 8000320:	4770      	bxne	lr
 8000322:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000326:	d104      	bne.n	8000332 <__addsf3+0x126>
 8000328:	0040      	lsls	r0, r0, #1
 800032a:	bf28      	it	cs
 800032c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000330:	4770      	bx	lr
 8000332:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000336:	bf3c      	itt	cc
 8000338:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800033c:	4770      	bxcc	lr
 800033e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000342:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000346:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800034a:	4770      	bx	lr
 800034c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000350:	bf16      	itet	ne
 8000352:	4608      	movne	r0, r1
 8000354:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000358:	4601      	movne	r1, r0
 800035a:	0242      	lsls	r2, r0, #9
 800035c:	bf06      	itte	eq
 800035e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000362:	ea90 0f01 	teqeq	r0, r1
 8000366:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800036a:	4770      	bx	lr

0800036c <__aeabi_ui2f>:
 800036c:	f04f 0300 	mov.w	r3, #0
 8000370:	e004      	b.n	800037c <__aeabi_i2f+0x8>
 8000372:	bf00      	nop

08000374 <__aeabi_i2f>:
 8000374:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000378:	bf48      	it	mi
 800037a:	4240      	negmi	r0, r0
 800037c:	ea5f 0c00 	movs.w	ip, r0
 8000380:	bf08      	it	eq
 8000382:	4770      	bxeq	lr
 8000384:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000388:	4601      	mov	r1, r0
 800038a:	f04f 0000 	mov.w	r0, #0
 800038e:	e01c      	b.n	80003ca <__aeabi_l2f+0x2a>

08000390 <__aeabi_ul2f>:
 8000390:	ea50 0201 	orrs.w	r2, r0, r1
 8000394:	bf08      	it	eq
 8000396:	4770      	bxeq	lr
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	e00a      	b.n	80003b4 <__aeabi_l2f+0x14>
 800039e:	bf00      	nop

080003a0 <__aeabi_l2f>:
 80003a0:	ea50 0201 	orrs.w	r2, r0, r1
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003ac:	d502      	bpl.n	80003b4 <__aeabi_l2f+0x14>
 80003ae:	4240      	negs	r0, r0
 80003b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003b4:	ea5f 0c01 	movs.w	ip, r1
 80003b8:	bf02      	ittt	eq
 80003ba:	4684      	moveq	ip, r0
 80003bc:	4601      	moveq	r1, r0
 80003be:	2000      	moveq	r0, #0
 80003c0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003c4:	bf08      	it	eq
 80003c6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003ca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003ce:	fabc f28c 	clz	r2, ip
 80003d2:	3a08      	subs	r2, #8
 80003d4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003d8:	db10      	blt.n	80003fc <__aeabi_l2f+0x5c>
 80003da:	fa01 fc02 	lsl.w	ip, r1, r2
 80003de:	4463      	add	r3, ip
 80003e0:	fa00 fc02 	lsl.w	ip, r0, r2
 80003e4:	f1c2 0220 	rsb	r2, r2, #32
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	fa20 f202 	lsr.w	r2, r0, r2
 80003f0:	eb43 0002 	adc.w	r0, r3, r2
 80003f4:	bf08      	it	eq
 80003f6:	f020 0001 	biceq.w	r0, r0, #1
 80003fa:	4770      	bx	lr
 80003fc:	f102 0220 	add.w	r2, r2, #32
 8000400:	fa01 fc02 	lsl.w	ip, r1, r2
 8000404:	f1c2 0220 	rsb	r2, r2, #32
 8000408:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800040c:	fa21 f202 	lsr.w	r2, r1, r2
 8000410:	eb43 0002 	adc.w	r0, r3, r2
 8000414:	bf08      	it	eq
 8000416:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800041a:	4770      	bx	lr

0800041c <__aeabi_fmul>:
 800041c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000420:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000424:	bf1e      	ittt	ne
 8000426:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800042a:	ea92 0f0c 	teqne	r2, ip
 800042e:	ea93 0f0c 	teqne	r3, ip
 8000432:	d06f      	beq.n	8000514 <__aeabi_fmul+0xf8>
 8000434:	441a      	add	r2, r3
 8000436:	ea80 0c01 	eor.w	ip, r0, r1
 800043a:	0240      	lsls	r0, r0, #9
 800043c:	bf18      	it	ne
 800043e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000442:	d01e      	beq.n	8000482 <__aeabi_fmul+0x66>
 8000444:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000448:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800044c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000450:	fba0 3101 	umull	r3, r1, r0, r1
 8000454:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000458:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800045c:	bf3e      	ittt	cc
 800045e:	0049      	lslcc	r1, r1, #1
 8000460:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000464:	005b      	lslcc	r3, r3, #1
 8000466:	ea40 0001 	orr.w	r0, r0, r1
 800046a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800046e:	2afd      	cmp	r2, #253	; 0xfd
 8000470:	d81d      	bhi.n	80004ae <__aeabi_fmul+0x92>
 8000472:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000476:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800047a:	bf08      	it	eq
 800047c:	f020 0001 	biceq.w	r0, r0, #1
 8000480:	4770      	bx	lr
 8000482:	f090 0f00 	teq	r0, #0
 8000486:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800048a:	bf08      	it	eq
 800048c:	0249      	lsleq	r1, r1, #9
 800048e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000492:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000496:	3a7f      	subs	r2, #127	; 0x7f
 8000498:	bfc2      	ittt	gt
 800049a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800049e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004a2:	4770      	bxgt	lr
 80004a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004a8:	f04f 0300 	mov.w	r3, #0
 80004ac:	3a01      	subs	r2, #1
 80004ae:	dc5d      	bgt.n	800056c <__aeabi_fmul+0x150>
 80004b0:	f112 0f19 	cmn.w	r2, #25
 80004b4:	bfdc      	itt	le
 80004b6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004ba:	4770      	bxle	lr
 80004bc:	f1c2 0200 	rsb	r2, r2, #0
 80004c0:	0041      	lsls	r1, r0, #1
 80004c2:	fa21 f102 	lsr.w	r1, r1, r2
 80004c6:	f1c2 0220 	rsb	r2, r2, #32
 80004ca:	fa00 fc02 	lsl.w	ip, r0, r2
 80004ce:	ea5f 0031 	movs.w	r0, r1, rrx
 80004d2:	f140 0000 	adc.w	r0, r0, #0
 80004d6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004da:	bf08      	it	eq
 80004dc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004e0:	4770      	bx	lr
 80004e2:	f092 0f00 	teq	r2, #0
 80004e6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80004ea:	bf02      	ittt	eq
 80004ec:	0040      	lsleq	r0, r0, #1
 80004ee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80004f2:	3a01      	subeq	r2, #1
 80004f4:	d0f9      	beq.n	80004ea <__aeabi_fmul+0xce>
 80004f6:	ea40 000c 	orr.w	r0, r0, ip
 80004fa:	f093 0f00 	teq	r3, #0
 80004fe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000502:	bf02      	ittt	eq
 8000504:	0049      	lsleq	r1, r1, #1
 8000506:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800050a:	3b01      	subeq	r3, #1
 800050c:	d0f9      	beq.n	8000502 <__aeabi_fmul+0xe6>
 800050e:	ea41 010c 	orr.w	r1, r1, ip
 8000512:	e78f      	b.n	8000434 <__aeabi_fmul+0x18>
 8000514:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000518:	ea92 0f0c 	teq	r2, ip
 800051c:	bf18      	it	ne
 800051e:	ea93 0f0c 	teqne	r3, ip
 8000522:	d00a      	beq.n	800053a <__aeabi_fmul+0x11e>
 8000524:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000528:	bf18      	it	ne
 800052a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800052e:	d1d8      	bne.n	80004e2 <__aeabi_fmul+0xc6>
 8000530:	ea80 0001 	eor.w	r0, r0, r1
 8000534:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000538:	4770      	bx	lr
 800053a:	f090 0f00 	teq	r0, #0
 800053e:	bf17      	itett	ne
 8000540:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000544:	4608      	moveq	r0, r1
 8000546:	f091 0f00 	teqne	r1, #0
 800054a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800054e:	d014      	beq.n	800057a <__aeabi_fmul+0x15e>
 8000550:	ea92 0f0c 	teq	r2, ip
 8000554:	d101      	bne.n	800055a <__aeabi_fmul+0x13e>
 8000556:	0242      	lsls	r2, r0, #9
 8000558:	d10f      	bne.n	800057a <__aeabi_fmul+0x15e>
 800055a:	ea93 0f0c 	teq	r3, ip
 800055e:	d103      	bne.n	8000568 <__aeabi_fmul+0x14c>
 8000560:	024b      	lsls	r3, r1, #9
 8000562:	bf18      	it	ne
 8000564:	4608      	movne	r0, r1
 8000566:	d108      	bne.n	800057a <__aeabi_fmul+0x15e>
 8000568:	ea80 0001 	eor.w	r0, r0, r1
 800056c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000570:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000574:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000578:	4770      	bx	lr
 800057a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800057e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000582:	4770      	bx	lr

08000584 <__aeabi_fdiv>:
 8000584:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000588:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800058c:	bf1e      	ittt	ne
 800058e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000592:	ea92 0f0c 	teqne	r2, ip
 8000596:	ea93 0f0c 	teqne	r3, ip
 800059a:	d069      	beq.n	8000670 <__aeabi_fdiv+0xec>
 800059c:	eba2 0203 	sub.w	r2, r2, r3
 80005a0:	ea80 0c01 	eor.w	ip, r0, r1
 80005a4:	0249      	lsls	r1, r1, #9
 80005a6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005aa:	d037      	beq.n	800061c <__aeabi_fdiv+0x98>
 80005ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005b0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005b4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005bc:	428b      	cmp	r3, r1
 80005be:	bf38      	it	cc
 80005c0:	005b      	lslcc	r3, r3, #1
 80005c2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005c6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005ca:	428b      	cmp	r3, r1
 80005cc:	bf24      	itt	cs
 80005ce:	1a5b      	subcs	r3, r3, r1
 80005d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80005d4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005d8:	bf24      	itt	cs
 80005da:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005de:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005e2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005e6:	bf24      	itt	cs
 80005e8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80005f0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80005f4:	bf24      	itt	cs
 80005f6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80005fa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80005fe:	011b      	lsls	r3, r3, #4
 8000600:	bf18      	it	ne
 8000602:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000606:	d1e0      	bne.n	80005ca <__aeabi_fdiv+0x46>
 8000608:	2afd      	cmp	r2, #253	; 0xfd
 800060a:	f63f af50 	bhi.w	80004ae <__aeabi_fmul+0x92>
 800060e:	428b      	cmp	r3, r1
 8000610:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000614:	bf08      	it	eq
 8000616:	f020 0001 	biceq.w	r0, r0, #1
 800061a:	4770      	bx	lr
 800061c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000620:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000624:	327f      	adds	r2, #127	; 0x7f
 8000626:	bfc2      	ittt	gt
 8000628:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800062c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000630:	4770      	bxgt	lr
 8000632:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000636:	f04f 0300 	mov.w	r3, #0
 800063a:	3a01      	subs	r2, #1
 800063c:	e737      	b.n	80004ae <__aeabi_fmul+0x92>
 800063e:	f092 0f00 	teq	r2, #0
 8000642:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000646:	bf02      	ittt	eq
 8000648:	0040      	lsleq	r0, r0, #1
 800064a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800064e:	3a01      	subeq	r2, #1
 8000650:	d0f9      	beq.n	8000646 <__aeabi_fdiv+0xc2>
 8000652:	ea40 000c 	orr.w	r0, r0, ip
 8000656:	f093 0f00 	teq	r3, #0
 800065a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800065e:	bf02      	ittt	eq
 8000660:	0049      	lsleq	r1, r1, #1
 8000662:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000666:	3b01      	subeq	r3, #1
 8000668:	d0f9      	beq.n	800065e <__aeabi_fdiv+0xda>
 800066a:	ea41 010c 	orr.w	r1, r1, ip
 800066e:	e795      	b.n	800059c <__aeabi_fdiv+0x18>
 8000670:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000674:	ea92 0f0c 	teq	r2, ip
 8000678:	d108      	bne.n	800068c <__aeabi_fdiv+0x108>
 800067a:	0242      	lsls	r2, r0, #9
 800067c:	f47f af7d 	bne.w	800057a <__aeabi_fmul+0x15e>
 8000680:	ea93 0f0c 	teq	r3, ip
 8000684:	f47f af70 	bne.w	8000568 <__aeabi_fmul+0x14c>
 8000688:	4608      	mov	r0, r1
 800068a:	e776      	b.n	800057a <__aeabi_fmul+0x15e>
 800068c:	ea93 0f0c 	teq	r3, ip
 8000690:	d104      	bne.n	800069c <__aeabi_fdiv+0x118>
 8000692:	024b      	lsls	r3, r1, #9
 8000694:	f43f af4c 	beq.w	8000530 <__aeabi_fmul+0x114>
 8000698:	4608      	mov	r0, r1
 800069a:	e76e      	b.n	800057a <__aeabi_fmul+0x15e>
 800069c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006a0:	bf18      	it	ne
 80006a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006a6:	d1ca      	bne.n	800063e <__aeabi_fdiv+0xba>
 80006a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006ac:	f47f af5c 	bne.w	8000568 <__aeabi_fmul+0x14c>
 80006b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006b4:	f47f af3c 	bne.w	8000530 <__aeabi_fmul+0x114>
 80006b8:	e75f      	b.n	800057a <__aeabi_fmul+0x15e>
 80006ba:	bf00      	nop

080006bc <__gesf2>:
 80006bc:	f04f 3cff 	mov.w	ip, #4294967295
 80006c0:	e006      	b.n	80006d0 <__cmpsf2+0x4>
 80006c2:	bf00      	nop

080006c4 <__lesf2>:
 80006c4:	f04f 0c01 	mov.w	ip, #1
 80006c8:	e002      	b.n	80006d0 <__cmpsf2+0x4>
 80006ca:	bf00      	nop

080006cc <__cmpsf2>:
 80006cc:	f04f 0c01 	mov.w	ip, #1
 80006d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006e0:	bf18      	it	ne
 80006e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006e6:	d011      	beq.n	800070c <__cmpsf2+0x40>
 80006e8:	b001      	add	sp, #4
 80006ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80006ee:	bf18      	it	ne
 80006f0:	ea90 0f01 	teqne	r0, r1
 80006f4:	bf58      	it	pl
 80006f6:	ebb2 0003 	subspl.w	r0, r2, r3
 80006fa:	bf88      	it	hi
 80006fc:	17c8      	asrhi	r0, r1, #31
 80006fe:	bf38      	it	cc
 8000700:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000704:	bf18      	it	ne
 8000706:	f040 0001 	orrne.w	r0, r0, #1
 800070a:	4770      	bx	lr
 800070c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000710:	d102      	bne.n	8000718 <__cmpsf2+0x4c>
 8000712:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000716:	d105      	bne.n	8000724 <__cmpsf2+0x58>
 8000718:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800071c:	d1e4      	bne.n	80006e8 <__cmpsf2+0x1c>
 800071e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000722:	d0e1      	beq.n	80006e8 <__cmpsf2+0x1c>
 8000724:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop

0800072c <__aeabi_cfrcmple>:
 800072c:	4684      	mov	ip, r0
 800072e:	4608      	mov	r0, r1
 8000730:	4661      	mov	r1, ip
 8000732:	e7ff      	b.n	8000734 <__aeabi_cfcmpeq>

08000734 <__aeabi_cfcmpeq>:
 8000734:	b50f      	push	{r0, r1, r2, r3, lr}
 8000736:	f7ff ffc9 	bl	80006cc <__cmpsf2>
 800073a:	2800      	cmp	r0, #0
 800073c:	bf48      	it	mi
 800073e:	f110 0f00 	cmnmi.w	r0, #0
 8000742:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000744 <__aeabi_fcmpeq>:
 8000744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000748:	f7ff fff4 	bl	8000734 <__aeabi_cfcmpeq>
 800074c:	bf0c      	ite	eq
 800074e:	2001      	moveq	r0, #1
 8000750:	2000      	movne	r0, #0
 8000752:	f85d fb08 	ldr.w	pc, [sp], #8
 8000756:	bf00      	nop

08000758 <__aeabi_fcmplt>:
 8000758:	f84d ed08 	str.w	lr, [sp, #-8]!
 800075c:	f7ff ffea 	bl	8000734 <__aeabi_cfcmpeq>
 8000760:	bf34      	ite	cc
 8000762:	2001      	movcc	r0, #1
 8000764:	2000      	movcs	r0, #0
 8000766:	f85d fb08 	ldr.w	pc, [sp], #8
 800076a:	bf00      	nop

0800076c <__aeabi_fcmple>:
 800076c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000770:	f7ff ffe0 	bl	8000734 <__aeabi_cfcmpeq>
 8000774:	bf94      	ite	ls
 8000776:	2001      	movls	r0, #1
 8000778:	2000      	movhi	r0, #0
 800077a:	f85d fb08 	ldr.w	pc, [sp], #8
 800077e:	bf00      	nop

08000780 <__aeabi_fcmpge>:
 8000780:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000784:	f7ff ffd2 	bl	800072c <__aeabi_cfrcmple>
 8000788:	bf94      	ite	ls
 800078a:	2001      	movls	r0, #1
 800078c:	2000      	movhi	r0, #0
 800078e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000792:	bf00      	nop

08000794 <__aeabi_fcmpgt>:
 8000794:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000798:	f7ff ffc8 	bl	800072c <__aeabi_cfrcmple>
 800079c:	bf34      	ite	cc
 800079e:	2001      	movcc	r0, #1
 80007a0:	2000      	movcs	r0, #0
 80007a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a6:	bf00      	nop

080007a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007e0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80007ac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80007ae:	e003      	b.n	80007b8 <LoopCopyDataInit>

080007b0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80007b0:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80007b2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80007b4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80007b6:	3104      	adds	r1, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80007b8:	480b      	ldr	r0, [pc, #44]	; (80007e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80007ba:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80007bc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80007be:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80007c0:	d3f6      	bcc.n	80007b0 <CopyDataInit>
	ldr	r2, =_sbss
 80007c2:	4a0b      	ldr	r2, [pc, #44]	; (80007f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80007c4:	e002      	b.n	80007cc <LoopFillZerobss>

080007c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80007c6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80007c8:	f842 3b04 	str.w	r3, [r2], #4

080007cc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80007cc:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <LoopForever+0x16>)
	cmp	r2, r3
 80007ce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80007d0:	d3f9      	bcc.n	80007c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007d2:	f001 ff69 	bl	80026a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007d6:	f00c fc07 	bl	800cfe8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007da:	f000 fa23 	bl	8000c24 <main>

080007de <LoopForever>:

LoopForever:
    b LoopForever
 80007de:	e7fe      	b.n	80007de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007e0:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80007e4:	080202c8 	.word	0x080202c8
	ldr	r0, =_sdata
 80007e8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80007ec:	20000108 	.word	0x20000108
	ldr	r2, =_sbss
 80007f0:	20000108 	.word	0x20000108
	ldr	r3, = _ebss
 80007f4:	20002e5c 	.word	0x20002e5c

080007f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007f8:	e7fe      	b.n	80007f8 <ADC1_IRQHandler>
	...

080007fc <_sbrk>:
  }
  return len;
}

caddr_t _sbrk(int incr)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  extern char end asm("end");
  static char *heap_end;
  char *prev_heap_end;

  if (heap_end == 0)
 8000804:	4b11      	ldr	r3, [pc, #68]	; (800084c <_sbrk+0x50>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d102      	bne.n	8000812 <_sbrk+0x16>
  {
    heap_end = &end;
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <_sbrk+0x50>)
 800080e:	4a10      	ldr	r2, [pc, #64]	; (8000850 <_sbrk+0x54>)
 8000810:	601a      	str	r2, [r3, #0]
  }

  prev_heap_end = heap_end;
 8000812:	4b0e      	ldr	r3, [pc, #56]	; (800084c <_sbrk+0x50>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	60fb      	str	r3, [r7, #12]
  if (heap_end + incr > stack_ptr)
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <_sbrk+0x50>)
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4413      	add	r3, r2
 8000820:	466a      	mov	r2, sp
 8000822:	4293      	cmp	r3, r2
 8000824:	d907      	bls.n	8000836 <_sbrk+0x3a>
  {
//    write(1, "Heap and stack collision\n", 25);
//    abort();
    errno = ENOMEM;
 8000826:	f00c fbd9 	bl	800cfdc <__errno>
 800082a:	4603      	mov	r3, r0
 800082c:	220c      	movs	r2, #12
 800082e:	601a      	str	r2, [r3, #0]
    return (caddr_t) -1;
 8000830:	f04f 33ff 	mov.w	r3, #4294967295
 8000834:	e006      	b.n	8000844 <_sbrk+0x48>
  }

  heap_end += incr;
 8000836:	4b05      	ldr	r3, [pc, #20]	; (800084c <_sbrk+0x50>)
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4413      	add	r3, r2
 800083e:	4a03      	ldr	r2, [pc, #12]	; (800084c <_sbrk+0x50>)
 8000840:	6013      	str	r3, [r2, #0]

  return (caddr_t) prev_heap_end;
 8000842:	68fb      	ldr	r3, [r7, #12]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000128 	.word	0x20000128
 8000850:	20002e60 	.word	0x20002e60

08000854 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
  */



void BSP_AUDIO_IN_HalfTransfer_CallBack(uint32_t Instance)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);
//  AudioProcess();
  BSP_LED_Off(LED1);
 800085c:	2000      	movs	r0, #0
 800085e:	f000 ff1f 	bl	80016a0 <BSP_LED_Off>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <BSP_AUDIO_IN_TransferComplete_CallBack>:
  * @brief  Transfer Complete user callback, called by BSP functions.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_TransferComplete_CallBack(uint32_t Instance)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);
  AudioProcess();
 8000872:	f000 f807 	bl	8000884 <AudioProcess>
  BSP_LED_On(LED1);
 8000876:	2000      	movs	r0, #0
 8000878:	f000 fef8 	bl	800166c <BSP_LED_On>
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <AudioProcess>:
  * @param  none
  * @retval None
  */

void AudioProcess(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
    // Send the processed FFT data to USB (you can remove this if not needed)
     Send_Audio_to_USB((int16_t *)PCM_Buffer, (AUDIO_IN_SAMPLING_FREQUENCY / 1000) * AUDIO_IN_CHANNELS * N_MS_PER_INTERRUPT);
 8000888:	2160      	movs	r1, #96	; 0x60
 800088a:	4802      	ldr	r0, [pc, #8]	; (8000894 <AudioProcess+0x10>)
 800088c:	f000 fafe 	bl	8000e8c <Send_Audio_to_USB>
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20001a5c 	.word	0x20001a5c

08000898 <Perform_FFT>:

void Perform_FFT(void){
 8000898:	b580      	push	{r7, lr}
 800089a:	b090      	sub	sp, #64	; 0x40
 800089c:	af00      	add	r7, sp, #0
//	    }
//	}
//
//    // Perform the FFT on the fftInput buffer
    arm_rfft_fast_instance_f32 fft;
    arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2140      	movs	r1, #64	; 0x40
 80008a2:	4618      	mov	r0, r3
 80008a4:	f00a fe4a 	bl	800b53c <arm_rfft_fast_init_f32>
    arm_rfft_fast_f32(&fft, fftInput, fftOutput, 0);
 80008a8:	1d38      	adds	r0, r7, #4
 80008aa:	2300      	movs	r3, #0
 80008ac:	4a47      	ldr	r2, [pc, #284]	; (80009cc <Perform_FFT+0x134>)
 80008ae:	4948      	ldr	r1, [pc, #288]	; (80009d0 <Perform_FFT+0x138>)
 80008b0:	f00a ff9a 	bl	800b7e8 <arm_rfft_fast_f32>

    // Compute the magnitude spectrum (only the first half since it's symmetric)
    arm_cmplx_mag_f32(fftOutput, fftMagnitude, FFT_SIZE / 2);
 80008b4:	2220      	movs	r2, #32
 80008b6:	4947      	ldr	r1, [pc, #284]	; (80009d4 <Perform_FFT+0x13c>)
 80008b8:	4844      	ldr	r0, [pc, #272]	; (80009cc <Perform_FFT+0x134>)
 80008ba:	f00b fd3f 	bl	800c33c <arm_cmplx_mag_f32>

    float32_t sampling_rate = 48000.0f; // Replace 48000.0f with the actual sampling rate if needed
 80008be:	4b46      	ldr	r3, [pc, #280]	; (80009d8 <Perform_FFT+0x140>)
 80008c0:	623b      	str	r3, [r7, #32]
    float32_t bin_width = sampling_rate / FFT_SIZE;
 80008c2:	ed97 7a08 	vldr	s14, [r7, #32]
 80008c6:	eddf 6a45 	vldr	s13, [pc, #276]	; 80009dc <Perform_FFT+0x144>
 80008ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008ce:	edc7 7a07 	vstr	s15, [r7, #28]

    // Fill the strength_buffer with frequency data and corresponding strengths
    for (int i = 0; i < FFT_SIZE / 2; i++)
 80008d2:	2300      	movs	r3, #0
 80008d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80008d6:	e01c      	b.n	8000912 <Perform_FFT+0x7a>
    {
        strength_buffer[i].bin_width = i * bin_width;
 80008d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80008da:	ee07 3a90 	vmov	s15, r3
 80008de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80008e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008ea:	4a3d      	ldr	r2, [pc, #244]	; (80009e0 <Perform_FFT+0x148>)
 80008ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80008ee:	00db      	lsls	r3, r3, #3
 80008f0:	4413      	add	r3, r2
 80008f2:	edc3 7a00 	vstr	s15, [r3]
        strength_buffer[i].strength = fftMagnitude[i];
 80008f6:	4a37      	ldr	r2, [pc, #220]	; (80009d4 <Perform_FFT+0x13c>)
 80008f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	4413      	add	r3, r2
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	4937      	ldr	r1, [pc, #220]	; (80009e0 <Perform_FFT+0x148>)
 8000902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	440b      	add	r3, r1
 8000908:	3304      	adds	r3, #4
 800090a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < FFT_SIZE / 2; i++)
 800090c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800090e:	3301      	adds	r3, #1
 8000910:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000914:	2b1f      	cmp	r3, #31
 8000916:	dddf      	ble.n	80008d8 <Perform_FFT+0x40>
    }

    // Find the indices of the largest peaks
    for (int i = 0; i < NUM_PEAKS; i++)
 8000918:	2300      	movs	r3, #0
 800091a:	63bb      	str	r3, [r7, #56]	; 0x38
 800091c:	e04e      	b.n	80009bc <Perform_FFT+0x124>
    {
        float32_t max_magnitude = -1.0f;
 800091e:	4b31      	ldr	r3, [pc, #196]	; (80009e4 <Perform_FFT+0x14c>)
 8000920:	637b      	str	r3, [r7, #52]	; 0x34
        uint32_t max_index = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	633b      	str	r3, [r7, #48]	; 0x30

        for (int j = 0; j < FFT_SIZE / 2; j++)
 8000926:	2300      	movs	r3, #0
 8000928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800092a:	e032      	b.n	8000992 <Perform_FFT+0xfa>
        {
            if (strength_buffer[j].strength > max_magnitude)
 800092c:	4a2c      	ldr	r2, [pc, #176]	; (80009e0 <Perform_FFT+0x148>)
 800092e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	4413      	add	r3, r2
 8000934:	3304      	adds	r3, #4
 8000936:	edd3 7a00 	vldr	s15, [r3]
 800093a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800093e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000946:	d521      	bpl.n	800098c <Perform_FFT+0xf4>
            {
                // Check if the index is already selected
                int found = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	; 0x28
                for (int k = 0; k < i; k++)
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	; 0x24
 8000950:	e00c      	b.n	800096c <Perform_FFT+0xd4>
                {
                    if (peak_indices[k] == j)
 8000952:	4a25      	ldr	r2, [pc, #148]	; (80009e8 <Perform_FFT+0x150>)
 8000954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000956:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800095a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800095c:	429a      	cmp	r2, r3
 800095e:	d102      	bne.n	8000966 <Perform_FFT+0xce>
                    {
                        found = 1;
 8000960:	2301      	movs	r3, #1
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
                        break;
 8000964:	e006      	b.n	8000974 <Perform_FFT+0xdc>
                for (int k = 0; k < i; k++)
 8000966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000968:	3301      	adds	r3, #1
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
 800096c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800096e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000970:	429a      	cmp	r2, r3
 8000972:	dbee      	blt.n	8000952 <Perform_FFT+0xba>
                    }
                }

                if (!found)
 8000974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000976:	2b00      	cmp	r3, #0
 8000978:	d108      	bne.n	800098c <Perform_FFT+0xf4>
                {
                    max_magnitude = strength_buffer[j].strength;
 800097a:	4a19      	ldr	r2, [pc, #100]	; (80009e0 <Perform_FFT+0x148>)
 800097c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800097e:	00db      	lsls	r3, r3, #3
 8000980:	4413      	add	r3, r2
 8000982:	3304      	adds	r3, #4
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	637b      	str	r3, [r7, #52]	; 0x34
                    max_index = j;
 8000988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800098a:	633b      	str	r3, [r7, #48]	; 0x30
        for (int j = 0; j < FFT_SIZE / 2; j++)
 800098c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800098e:	3301      	adds	r3, #1
 8000990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000994:	2b1f      	cmp	r3, #31
 8000996:	ddc9      	ble.n	800092c <Perform_FFT+0x94>
                }
            }
        }

        peak_indices[i] = max_index;
 8000998:	4913      	ldr	r1, [pc, #76]	; (80009e8 <Perform_FFT+0x150>)
 800099a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800099c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800099e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        peak_frequencies[i] = strength_buffer[max_index].bin_width;
 80009a2:	4a0f      	ldr	r2, [pc, #60]	; (80009e0 <Perform_FFT+0x148>)
 80009a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009a6:	00db      	lsls	r3, r3, #3
 80009a8:	4413      	add	r3, r2
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	490f      	ldr	r1, [pc, #60]	; (80009ec <Perform_FFT+0x154>)
 80009ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	440b      	add	r3, r1
 80009b4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < NUM_PEAKS; i++)
 80009b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009b8:	3301      	adds	r3, #1
 80009ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80009bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009be:	2b02      	cmp	r3, #2
 80009c0:	ddad      	ble.n	800091e <Perform_FFT+0x86>
    }

}
 80009c2:	bf00      	nop
 80009c4:	bf00      	nop
 80009c6:	3740      	adds	r7, #64	; 0x40
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	2000092c 	.word	0x2000092c
 80009d0:	2000012c 	.word	0x2000012c
 80009d4:	2000112c 	.word	0x2000112c
 80009d8:	473b8000 	.word	0x473b8000
 80009dc:	42800000 	.word	0x42800000
 80009e0:	20001930 	.word	0x20001930
 80009e4:	bf800000 	.word	0xbf800000
 80009e8:	20001a30 	.word	0x20001a30
 80009ec:	20001a3c 	.word	0x20001a3c

080009f0 <Init_Acquisition_Peripherals>:
  *       User can add his own code here to perform some DSP or audio analysis.
  * @param  none
  * @retval None
  */
void Init_Acquisition_Peripherals(uint32_t AudioFreq, uint32_t Device, uint32_t ChnlNbr)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
  MicParams.BitsPerSample = 16;
 80009fc:	4b0d      	ldr	r3, [pc, #52]	; (8000a34 <Init_Acquisition_Peripherals+0x44>)
 80009fe:	2210      	movs	r2, #16
 8000a00:	609a      	str	r2, [r3, #8]
  MicParams.ChannelsNbr = ChnlNbr;
 8000a02:	4a0c      	ldr	r2, [pc, #48]	; (8000a34 <Init_Acquisition_Peripherals+0x44>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	60d3      	str	r3, [r2, #12]
  MicParams.Device = Device;
 8000a08:	4a0a      	ldr	r2, [pc, #40]	; (8000a34 <Init_Acquisition_Peripherals+0x44>)
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	6013      	str	r3, [r2, #0]
  MicParams.SampleRate = AudioFreq;
 8000a0e:	4a09      	ldr	r2, [pc, #36]	; (8000a34 <Init_Acquisition_Peripherals+0x44>)
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	6053      	str	r3, [r2, #4]
  MicParams.Volume = AUDIO_VOLUME_INPUT;
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <Init_Acquisition_Peripherals+0x44>)
 8000a16:	2240      	movs	r2, #64	; 0x40
 8000a18:	611a      	str	r2, [r3, #16]

  if (BSP_AUDIO_IN_Init(BSP_AUDIO_IN_INSTANCE, &MicParams) != BSP_ERROR_NONE)
 8000a1a:	4906      	ldr	r1, [pc, #24]	; (8000a34 <Init_Acquisition_Peripherals+0x44>)
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f000 fe59 	bl	80016d4 <BSP_AUDIO_IN_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <Init_Acquisition_Peripherals+0x3c>
  {
    Error_Handler();
 8000a28:	f000 f860 	bl	8000aec <Error_Handler>
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20001a48 	.word	0x20001a48

08000a38 <Start_Acquisition>:
  *       User can add his own code here to perform some DSP or audio analysis.
  * @param  none
  * @retval None
  */
void Start_Acquisition(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
  if (BSP_AUDIO_IN_Record(BSP_AUDIO_IN_INSTANCE, (uint8_t *) PCM_Buffer, DEFAULT_AUDIO_IN_BUFFER_SIZE) != BSP_ERROR_NONE)
 8000a3e:	2260      	movs	r2, #96	; 0x60
 8000a40:	4927      	ldr	r1, [pc, #156]	; (8000ae0 <Start_Acquisition+0xa8>)
 8000a42:	2001      	movs	r0, #1
 8000a44:	f001 f882 	bl	8001b4c <BSP_AUDIO_IN_Record>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <Start_Acquisition+0x1a>
  {
    Error_Handler();
 8000a4e:	f000 f84d 	bl	8000aec <Error_Handler>
  }
  // Accumulate PCM data into the FFT buffer
    for (int i = 0; i < DEFAULT_AUDIO_IN_BUFFER_SIZE / 2; i++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	e031      	b.n	8000abc <Start_Acquisition+0x84>
    {
      if (fftBufferIndex < FFT_BUFFER_SIZE)
 8000a58:	4b22      	ldr	r3, [pc, #136]	; (8000ae4 <Start_Acquisition+0xac>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000a60:	d229      	bcs.n	8000ab6 <Start_Acquisition+0x7e>
      {
        float32_t left_sample = (float32_t)PCM_Buffer[i * 2] * 1.0f;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	4a1e      	ldr	r2, [pc, #120]	; (8000ae0 <Start_Acquisition+0xa8>)
 8000a68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a6c:	ee07 3a90 	vmov	s15, r3
 8000a70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a74:	edc7 7a02 	vstr	s15, [r7, #8]
        float32_t right_sample = (float32_t)PCM_Buffer[i * 2 + 1] * 1.0f;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	4a18      	ldr	r2, [pc, #96]	; (8000ae0 <Start_Acquisition+0xa8>)
 8000a80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a84:	ee07 3a90 	vmov	s15, r3
 8000a88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a8c:	edc7 7a01 	vstr	s15, [r7, #4]
        fftInput[fftBufferIndex] = left_sample + right_sample; // Sum left and right samples
 8000a90:	4b14      	ldr	r3, [pc, #80]	; (8000ae4 <Start_Acquisition+0xac>)
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000aa0:	4a11      	ldr	r2, [pc, #68]	; (8000ae8 <Start_Acquisition+0xb0>)
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	4413      	add	r3, r2
 8000aa6:	edc3 7a00 	vstr	s15, [r3]
        fftBufferIndex++;
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <Start_Acquisition+0xac>)
 8000aac:	881b      	ldrh	r3, [r3, #0]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	4b0c      	ldr	r3, [pc, #48]	; (8000ae4 <Start_Acquisition+0xac>)
 8000ab4:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < DEFAULT_AUDIO_IN_BUFFER_SIZE / 2; i++)
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	2b2f      	cmp	r3, #47	; 0x2f
 8000ac0:	d9ca      	bls.n	8000a58 <Start_Acquisition+0x20>
      }
    }

    // If the FFT buffer is filled, perform the FFT
    if (fftBufferIndex >= FFT_BUFFER_SIZE)
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <Start_Acquisition+0xac>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000aca:	d304      	bcc.n	8000ad6 <Start_Acquisition+0x9e>
    {
      Perform_FFT(); // Call a function to perform the FFT on the fftInput buffer
 8000acc:	f7ff fee4 	bl	8000898 <Perform_FFT>
      fftBufferIndex = 0; // Reset the index for the next iteration
 8000ad0:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <Start_Acquisition+0xac>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	801a      	strh	r2, [r3, #0]
    }
  }
 8000ad6:	bf00      	nop
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20001a5c 	.word	0x20001a5c
 8000ae4:	2000192c 	.word	0x2000192c
 8000ae8:	2000012c 	.word	0x2000012c

08000aec <Error_Handler>:




void Error_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  while (1);
 8000af0:	e7fe      	b.n	8000af0 <Error_Handler+0x4>
	...

08000af4 <SystemClock_Config>:
  * @brief  System Clock Configuration
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b0be      	sub	sp, #248	; 0xf8
 8000af8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  /**Configure the main internal regulator output voltage
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000afa:	2000      	movs	r0, #0
 8000afc:	f005 fb1a 	bl	8006134 <HAL_PWREx_ControlVoltageScaling>
  {
//    _Error_Handler(__FILE__, __LINE__);
  }
  /**Configure LSE Drive Capability
    */
  HAL_PWR_EnableBkUpAccess();
 8000b00:	f005 fae8 	bl	80060d4 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000b04:	4b44      	ldr	r3, [pc, #272]	; (8000c18 <SystemClock_Config+0x124>)
 8000b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000b0a:	4a43      	ldr	r2, [pc, #268]	; (8000c18 <SystemClock_Config+0x124>)
 8000b0c:	f023 0318 	bic.w	r3, r3, #24
 8000b10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE
 8000b14:	2335      	movs	r3, #53	; 0x35
 8000b16:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                                     | RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b1e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b22:	2301      	movs	r3, #1
 8000b24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000b34:	23b0      	movs	r3, #176	; 0xb0
 8000b36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b40:	2303      	movs	r3, #3
 8000b42:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b46:	2304      	movs	r3, #4
 8000b48:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000b52:	233c      	movs	r3, #60	; 0x3c
 8000b54:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b64:	2302      	movs	r3, #2
 8000b66:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f005 fb94 	bl	800629c <HAL_RCC_OscConfig>
//    _Error_Handler(__FILE__, __LINE__);
  }

  /**Initializes the CPU, AHB and APB buses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b74:	230f      	movs	r3, #15
 8000b76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b86:	2300      	movs	r3, #0
 8000b88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b92:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000b96:	2105      	movs	r1, #5
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f005 ffa9 	bl	8006af0 <HAL_RCC_ClockConfig>
  {
//    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_DFSDM1
 8000b9e:	f44f 33b4 	mov.w	r3, #92160	; 0x16800
 8000ba2:	607b      	str	r3, [r7, #4]
                                       | RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000ba8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000bac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK2;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8000bbe:	2305      	movs	r3, #5
 8000bc0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 96;
 8000bc2:	2360      	movs	r3, #96	; 0x60
 8000bc4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV25;
 8000bc6:	2319      	movs	r3, #25
 8000bc8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK | RCC_PLLSAI1_SAI1CLK;
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <SystemClock_Config+0x128>)
 8000bd4:	623b      	str	r3, [r7, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bd6:	1d3b      	adds	r3, r7, #4
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f006 fa3f 	bl	800705c <HAL_RCCEx_PeriphCLKConfig>
  {
//    _Error_Handler(__FILE__, __LINE__);
  }

  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 8000bde:	2200      	movs	r2, #0
 8000be0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8000be4:	2000      	movs	r0, #0
 8000be6:	f006 f8af 	bl	8006d48 <HAL_RCC_MCOConfig>

  /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8000bea:	f006 f96b 	bl	8006ec4 <HAL_RCC_GetHCLKFreq>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <SystemClock_Config+0x12c>)
 8000bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf6:	099b      	lsrs	r3, r3, #6
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f002 fffa 	bl	8003bf2 <HAL_SYSTICK_Config>

  /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000bfe:	2004      	movs	r0, #4
 8000c00:	f003 f804 	bl	8003c0c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f002 ffc7 	bl	8003b9e <HAL_NVIC_SetPriority>
}
 8000c10:	bf00      	nop
 8000c12:	37f8      	adds	r7, #248	; 0xf8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	01010000 	.word	0x01010000
 8000c20:	10624dd3 	.word	0x10624dd3

08000c24 <main>:
  * @param  None
  * @retval None
  */

int main(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  /* STM32F4xx HAL library initialization:
  - Configure the Flash prefetch, instruction and Data caches
  - Configure the Systick to generate an interrupt each 1 msec
  - Global MSP (MCU Support Package) initialization
  */
  HAL_Init();
 8000c2a:	f001 fd4f 	bl	80026cc <HAL_Init>
//  USBD_LL_Start(&fftOut);
//  USBD_LL_OpenEP(&fftOut, 0x80U, USBD_EP_TYPE_BULK, 64);


  /* Enable Power Clock*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2e:	4b1d      	ldr	r3, [pc, #116]	; (8000ca4 <main+0x80>)
 8000c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c32:	4a1c      	ldr	r2, [pc, #112]	; (8000ca4 <main+0x80>)
 8000c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c38:	6593      	str	r3, [r2, #88]	; 0x58
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ca4 <main+0x80>)
 8000c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
  /* enable USB power on Pwrctrl CR2 register */
  HAL_PWREx_EnableVddUSB();
 8000c46:	f005 fb19 	bl	800627c <HAL_PWREx_EnableVddUSB>

  /* Configure the system clock */
  SystemClock_Config();
 8000c4a:	f7ff ff53 	bl	8000af4 <SystemClock_Config>

  BSP_LED_Init(LED2);
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f000 fcca 	bl	80015e8 <BSP_LED_Init>
  BSP_LED_Off(LED2);
 8000c54:	2001      	movs	r0, #1
 8000c56:	f000 fd23 	bl	80016a0 <BSP_LED_Off>
  BSP_LED_Init(LED1);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f000 fcc4 	bl	80015e8 <BSP_LED_Init>
  BSP_LED_Off(LED1);
 8000c60:	2000      	movs	r0, #0
 8000c62:	f000 fd1d 	bl	80016a0 <BSP_LED_Off>

  /* Initialize USB descriptor basing on channels number and sampling frequency */
  USBD_AUDIO_Init_Microphone_Descriptor(&hUSBDDevice, AUDIO_IN_SAMPLING_FREQUENCY, AUDIO_IN_CHANNELS);
 8000c66:	2202      	movs	r2, #2
 8000c68:	f64b 3180 	movw	r1, #48000	; 0xbb80
 8000c6c:	480e      	ldr	r0, [pc, #56]	; (8000ca8 <main+0x84>)
 8000c6e:	f008 fddd 	bl	800982c <USBD_AUDIO_Init_Microphone_Descriptor>
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &AUDIO_Desc, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	490d      	ldr	r1, [pc, #52]	; (8000cac <main+0x88>)
 8000c76:	480c      	ldr	r0, [pc, #48]	; (8000ca8 <main+0x84>)
 8000c78:	f009 f8fc 	bl	8009e74 <USBD_Init>
  /* Add Supported Class */
  USBD_RegisterClass(&hUSBDDevice, &USBD_AUDIO);
 8000c7c:	490c      	ldr	r1, [pc, #48]	; (8000cb0 <main+0x8c>)
 8000c7e:	480a      	ldr	r0, [pc, #40]	; (8000ca8 <main+0x84>)
 8000c80:	f009 f928 	bl	8009ed4 <USBD_RegisterClass>
  /* Add Interface callbacks for AUDIO Class */
  USBD_AUDIO_RegisterInterface(&hUSBDDevice, &USBD_AUDIO_fops);
 8000c84:	490b      	ldr	r1, [pc, #44]	; (8000cb4 <main+0x90>)
 8000c86:	4808      	ldr	r0, [pc, #32]	; (8000ca8 <main+0x84>)
 8000c88:	f008 fdbc 	bl	8009804 <USBD_AUDIO_RegisterInterface>
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000c8c:	4806      	ldr	r0, [pc, #24]	; (8000ca8 <main+0x84>)
 8000c8e:	f009 f957 	bl	8009f40 <USBD_Start>

  /* Start audio acquisition and streaming */

#ifdef DISABLE_USB_DRIVEN_ACQUISITION
  Init_Acquisition_Peripherals(AUDIO_IN_SAMPLING_FREQUENCY, ACTIVE_MICROPHONES_MASK, AUDIO_IN_CHANNELS);
 8000c92:	2202      	movs	r2, #2
 8000c94:	2103      	movs	r1, #3
 8000c96:	f64b 3080 	movw	r0, #48000	; 0xbb80
 8000c9a:	f7ff fea9 	bl	80009f0 <Init_Acquisition_Peripherals>
  Start_Acquisition();
 8000c9e:	f7ff fecb 	bl	8000a38 <Start_Acquisition>
#endif

  while (1)
 8000ca2:	e7fe      	b.n	8000ca2 <main+0x7e>
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	20001b1c 	.word	0x20001b1c
 8000cac:	20000024 	.word	0x20000024
 8000cb0:	20000074 	.word	0x20000074
 8000cb4:	20000000 	.word	0x20000000

08000cb8 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
}
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr

08000cc6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000cca:	e7fe      	b.n	8000cca <HardFault_Handler+0x4>

08000ccc <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000cfa:	f001 fd4b 	bl	8002794 <HAL_IncTick>
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <OTG_FS_IRQHandler>:
  * @brief  This function handles USB Handler.
  * @param  None
  * @retval None
  */
void USB_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd);
 8000d08:	4802      	ldr	r0, [pc, #8]	; (8000d14 <OTG_FS_IRQHandler+0x10>)
 8000d0a:	f004 fa80 	bl	800520e <HAL_PCD_IRQHandler>
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20001eec 	.word	0x20001eec

08000d18 <DMA1_Channel1_IRQHandler>:

void DMA1_Channel1_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(ADC1_Handle.DMA_Handle);
 8000d1c:	4b03      	ldr	r3, [pc, #12]	; (8000d2c <DMA1_Channel1_IRQHandler+0x14>)
 8000d1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d20:	4618      	mov	r0, r3
 8000d22:	f003 fe28 	bl	8004976 <HAL_DMA_IRQHandler>
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	2000244c 	.word	0x2000244c

08000d30 <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(AMic_OnBoard_DfsdmFilter.hdmaReg);
 8000d34:	4b03      	ldr	r3, [pc, #12]	; (8000d44 <DMA1_Channel4_IRQHandler+0x14>)
 8000d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f003 fe1c 	bl	8004976 <HAL_DMA_IRQHandler>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20002550 	.word	0x20002550

08000d48 <DMA1_Channel7_IRQHandler>:

void DMA1_Channel7_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&DMic_OnBoard_Dma);
 8000d4c:	4802      	ldr	r0, [pc, #8]	; (8000d58 <DMA1_Channel7_IRQHandler+0x10>)
 8000d4e:	f003 fe12 	bl	8004976 <HAL_DMA_IRQHandler>

}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20002848 	.word	0x20002848

08000d5c <DFSDM1_FLT0_IRQHandler>:

void DFSDM1_FLT0_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  HAL_DFSDM_IRQHandler(&DMic_OnBoard_DfsdmFilter);
 8000d60:	4802      	ldr	r0, [pc, #8]	; (8000d6c <DFSDM1_FLT0_IRQHandler+0x10>)
 8000d62:	f003 f9f9 	bl	8004158 <HAL_DFSDM_IRQHandler>
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200027bc 	.word	0x200027bc

08000d70 <DFSDM1_FLT1_IRQHandler>:

void DFSDM1_FLT1_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  HAL_DFSDM_IRQHandler(&AMic_OnBoard_DfsdmFilter);
 8000d74:	4802      	ldr	r0, [pc, #8]	; (8000d80 <DFSDM1_FLT1_IRQHandler+0x10>)
 8000d76:	f003 f9ef 	bl	8004158 <HAL_DFSDM_IRQHandler>
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20002550 	.word	0x20002550

08000d84 <Audio_Init>:
  * @param  BitRes: desired bit resolution
  * @param  ChnlNbr: number of channel to be configured
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  MicParams.SampleRate = AudioFreq;
  MicParams.Volume = AUDIO_VOLUME_INPUT;

  return BSP_AUDIO_IN_Init(BSP_AUDIO_IN_INSTANCE, &MicParams);
#else
  return BSP_ERROR_NONE;
 8000d90:	2300      	movs	r3, #0
#endif  /* DISABLE_USB_DRIVEN_ACQUISITION */
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3714      	adds	r7, #20
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <Audio_DeInit>:
  * @brief  De-Initializes the AUDIO media low layer.
  * @param  options: Reserved for future use
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_DeInit(uint32_t options)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b083      	sub	sp, #12
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
#ifndef DISABLE_USB_DRIVEN_ACQUISITION
  return BSP_AUDIO_IN_DeInit(BSP_AUDIO_IN_INSTANCE);
#else
  return BSP_ERROR_NONE;
 8000da6:	2300      	movs	r3, #0
#endif  /* DISABLE_USB_DRIVEN_ACQUISITION */
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <Audio_Record>:
/**
  * @brief  Start audio recording engine
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_Record(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
#ifndef DISABLE_USB_DRIVEN_ACQUISITION
  return BSP_AUDIO_IN_Record(BSP_AUDIO_IN_INSTANCE, (uint8_t *) PCM_Buffer, DEFAULT_AUDIO_IN_BUFFER_SIZE);
#else
  return BSP_ERROR_NONE;
 8000db8:	2300      	movs	r3, #0
#endif  /* DISABLE_USB_DRIVEN_ACQUISITION */
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <Audio_VolumeCtl>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: Volume level
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_VolumeCtl(int16_t Volume)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	80fb      	strh	r3, [r7, #6]
  /* Call low layer volume setting function */
  uint32_t j = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
  uint32_t mic_instance;

  /* Find the setting nearest to the desired setting */
  while (j < 64 && abs(Volume - vol_table[j]) > abs(Volume - vol_table[j + 1]))
 8000dd2:	e002      	b.n	8000dda <Audio_VolumeCtl+0x16>
  {
    j++;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	60fb      	str	r3, [r7, #12]
  while (j < 64 && abs(Volume - vol_table[j]) > abs(Volume - vol_table[j + 1]))
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	2b3f      	cmp	r3, #63	; 0x3f
 8000dde:	d817      	bhi.n	8000e10 <Audio_VolumeCtl+0x4c>
 8000de0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000de4:	4910      	ldr	r1, [pc, #64]	; (8000e28 <Audio_VolumeCtl+0x64>)
 8000de6:	68fa      	ldr	r2, [r7, #12]
 8000de8:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8000dec:	1a9b      	subs	r3, r3, r2
 8000dee:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000df2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000df6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dfa:	68f9      	ldr	r1, [r7, #12]
 8000dfc:	3101      	adds	r1, #1
 8000dfe:	480a      	ldr	r0, [pc, #40]	; (8000e28 <Audio_VolumeCtl+0x64>)
 8000e00:	f930 1011 	ldrsh.w	r1, [r0, r1, lsl #1]
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	bfb8      	it	lt
 8000e0a:	425b      	neglt	r3, r3
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	dce1      	bgt.n	8000dd4 <Audio_VolumeCtl+0x10>
  }
  mic_instance = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60bb      	str	r3, [r7, #8]
  /* Now do the volume adjustment */
  return BSP_AUDIO_IN_SetVolume(mic_instance, j);
 8000e14:	68f9      	ldr	r1, [r7, #12]
 8000e16:	68b8      	ldr	r0, [r7, #8]
 8000e18:	f000 ff00 	bl	8001c1c <BSP_AUDIO_IN_SetVolume>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	b25b      	sxtb	r3, r3


}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	0800d158 	.word	0x0800d158

08000e2c <Audio_MuteCtl>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: Command opcode
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_MuteCtl(uint8_t cmd)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
  return BSP_ERROR_NONE;
 8000e36:	2300      	movs	r3, #0
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <Audio_Stop>:
  * @brief  Stops audio acquisition
  * @param  none
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_Stop(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
#ifndef DISABLE_USB_DRIVEN_ACQUISITION
  return BSP_AUDIO_IN_Stop(1U);
#else
  return BSP_ERROR_NONE;
 8000e48:	2300      	movs	r3, #0
#endif  /* DISABLE_USB_DRIVEN_ACQUISITION */
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <Audio_Pause>:
  * @param  none
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */

static int8_t Audio_Pause(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return 0;
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <Audio_Resume>:
  * @brief  Resumes audio acquisition
  * @param  none
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */
static int8_t Audio_Resume(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return BSP_ERROR_NONE;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <Audio_CommandMgr>:
  * @param  None
  * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
  */

static int8_t Audio_CommandMgr(uint8_t cmd)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	71fb      	strb	r3, [r7, #7]
  return BSP_ERROR_NONE;
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <Send_Audio_to_USB>:
  *       the function. E.g.: assuming a Sampling frequency of 16 KHz and 1 channel,
  *       you can pass 16 PCM samples if the function is called each millisecond,
  *       32 samples if called every 2 milliseconds and so on.
  */
void Send_Audio_to_USB(int16_t *audioData, uint16_t PCMSamples)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	807b      	strh	r3, [r7, #2]
  USBD_AUDIO_Data_Transfer(&hUSBDDevice, (int16_t *)audioData, PCMSamples);
 8000e98:	887b      	ldrh	r3, [r7, #2]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	6879      	ldr	r1, [r7, #4]
 8000e9e:	4803      	ldr	r0, [pc, #12]	; (8000eac <Send_Audio_to_USB+0x20>)
 8000ea0:	f008 fbdc 	bl	800965c <USBD_AUDIO_Data_Transfer>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20001b1c 	.word	0x20001b1c

08000eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	6039      	str	r1, [r7, #0]
 8000eba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	db0a      	blt.n	8000eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	490c      	ldr	r1, [pc, #48]	; (8000efc <__NVIC_SetPriority+0x4c>)
 8000eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ece:	0112      	lsls	r2, r2, #4
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	440b      	add	r3, r1
 8000ed4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed8:	e00a      	b.n	8000ef0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	4908      	ldr	r1, [pc, #32]	; (8000f00 <__NVIC_SetPriority+0x50>)
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	f003 030f 	and.w	r3, r3, #15
 8000ee6:	3b04      	subs	r3, #4
 8000ee8:	0112      	lsls	r2, r2, #4
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	440b      	add	r3, r1
 8000eee:	761a      	strb	r2, [r3, #24]
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000e100 	.word	0xe000e100
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	; 0x28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Note: On STM32F401-Discovery board only USB OTG FS core is supported. */
  GPIO_InitTypeDef  GPIO_InitStruct;

  if (hpcd->Instance == USB_OTG_FS)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f14:	d131      	bne.n	8000f7a <HAL_PCD_MspInit+0x76>
  {
    /* Configure USB FS GPIOs */
    __GPIOA_CLK_ENABLE();
 8000f16:	4b1b      	ldr	r3, [pc, #108]	; (8000f84 <HAL_PCD_MspInit+0x80>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1a:	4a1a      	ldr	r2, [pc, #104]	; (8000f84 <HAL_PCD_MspInit+0x80>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f22:	4b18      	ldr	r3, [pc, #96]	; (8000f84 <HAL_PCD_MspInit+0x80>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]

    /* Configure DM DP Pins */
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8000f2e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000f34:	2303      	movs	r3, #3
 8000f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f40:	230a      	movs	r3, #10
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4e:	f003 fe61 	bl	8004c14 <HAL_GPIO_Init>

    /* Enable USB FS Clocks */
    __USB_OTG_FS_CLK_ENABLE();
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <HAL_PCD_MspInit+0x80>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f56:	4a0b      	ldr	r2, [pc, #44]	; (8000f84 <HAL_PCD_MspInit+0x80>)
 8000f58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <HAL_PCD_MspInit+0x80>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]

    /* Set USBFS Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 4, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2104      	movs	r1, #4
 8000f6e:	2043      	movs	r0, #67	; 0x43
 8000f70:	f002 fe15 	bl	8003b9e <HAL_NVIC_SetPriority>

    /* Enable USBFS Interrupt */
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000f74:	2043      	movs	r0, #67	; 0x43
 8000f76:	f002 fe2e 	bl	8003bd6 <HAL_NVIC_EnableIRQ>
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	3728      	adds	r7, #40	; 0x28
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40021000 	.word	0x40021000

08000f88 <HAL_PCD_SetupStageCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4610      	mov	r0, r2
 8000fa0:	f009 f81b 	bl	8009fda <USBD_LL_SetupStage>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <HAL_PCD_DataOutStageCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8000fbe:	78fa      	ldrb	r2, [r7, #3]
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	1a9b      	subs	r3, r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	440b      	add	r3, r1
 8000fcc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	78fb      	ldrb	r3, [r7, #3]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f009 f855 	bl	800a084 <USBD_LL_DataOutStage>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_PCD_DataInStageCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	460b      	mov	r3, r1
 8000fec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8000ff4:	78fa      	ldrb	r2, [r7, #3]
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	1a9b      	subs	r3, r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	440b      	add	r3, r1
 8001002:	3348      	adds	r3, #72	; 0x48
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	4619      	mov	r1, r3
 800100a:	f009 f8ee 	bl	800a1ea <USBD_LL_DataInStage>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001024:	4618      	mov	r0, r3
 8001026:	f009 fa22 	bl	800a46e <USBD_LL_SOF>
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_PCD_ResetCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001040:	4618      	mov	r0, r3
 8001042:	f009 f984 	bl	800a34e <USBD_LL_Reset>

  /* Set USB Current Speed */
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800104c:	2101      	movs	r1, #1
 800104e:	4618      	mov	r0, r3
 8001050:	f009 f9cf 	bl	800a3f2 <USBD_LL_SetSpeed>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <HAL_PCD_SuspendCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  USBD_LL_Suspend(hpcd->pData);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800106a:	4618      	mov	r0, r3
 800106c:	f009 f9d1 	bl	800a412 <USBD_LL_Suspend>
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <HAL_PCD_ResumeCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  USBD_LL_Resume(hpcd->pData);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001086:	4618      	mov	r0, r3
 8001088:	f009 f9d9 	bl	800a43e <USBD_LL_Resume>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80010a6:	78fa      	ldrb	r2, [r7, #3]
 80010a8:	4611      	mov	r1, r2
 80010aa:	4618      	mov	r0, r3
 80010ac:	f009 fa31 	bl	800a512 <USBD_LL_IsoOUTIncomplete>
}
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <HAL_PCD_ISOINIncompleteCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80010ca:	78fa      	ldrb	r2, [r7, #3]
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f009 f9ed 	bl	800a4ae <USBD_LL_IsoINIncomplete>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <HAL_PCD_ConnectCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80010ea:	4618      	mov	r0, r3
 80010ec:	f009 fa43 	bl	800a576 <USBD_LL_DevConnected>
}
 80010f0:	bf00      	nop
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <HAL_PCD_DisconnectCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001106:	4618      	mov	r0, r3
 8001108:	f009 fa40 	bl	800a58c <USBD_LL_DevDisconnected>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <USBD_LL_Init>:
  *         Initialize the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* Change Systick prioity */
  NVIC_SetPriority(SysTick_IRQn, 0);
 800111c:	2100      	movs	r1, #0
 800111e:	f04f 30ff 	mov.w	r0, #4294967295
 8001122:	f7ff fec5 	bl	8000eb0 <__NVIC_SetPriority>

  /*Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 8001126:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001128:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800112c:	601a      	str	r2, [r3, #0]
  hpcd.Init.dev_endpoints = 8;
 800112e:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001130:	2208      	movs	r2, #8
 8001132:	605a      	str	r2, [r3, #4]
  hpcd.Init.use_dedicated_ep1 = 0;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001136:	2200      	movs	r2, #0
 8001138:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd.Init.ep0_mps = 0x40;
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <USBD_LL_Init+0x8c>)
 800113c:	2240      	movs	r2, #64	; 0x40
 800113e:	615a      	str	r2, [r3, #20]
  hpcd.Init.dma_enable = 0;
 8001140:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  hpcd.Init.low_power_enable = 0;
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	621a      	str	r2, [r3, #32]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <USBD_LL_Init+0x8c>)
 800114e:	2202      	movs	r2, #2
 8001150:	619a      	str	r2, [r3, #24]
  hpcd.Init.Sof_enable = 0;
 8001152:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001154:	2200      	movs	r2, #0
 8001156:	61da      	str	r2, [r3, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <USBD_LL_Init+0x8c>)
 800115a:	2202      	movs	r2, #2
 800115c:	60da      	str	r2, [r3, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001160:	2200      	movs	r2, #0
 8001162:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 8001164:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a0c      	ldr	r2, [pc, #48]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001170:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
  /*Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 8001174:	480a      	ldr	r0, [pc, #40]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001176:	f003 fef7 	bl	8004f68 <HAL_PCD_Init>

  HAL_PCD_SetRxFiFo(&hpcd, 0x36);
 800117a:	2136      	movs	r1, #54	; 0x36
 800117c:	4808      	ldr	r0, [pc, #32]	; (80011a0 <USBD_LL_Init+0x8c>)
 800117e:	f004 ff68 	bl	8006052 <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x32);
 8001182:	2232      	movs	r2, #50	; 0x32
 8001184:	2100      	movs	r1, #0
 8001186:	4806      	ldr	r0, [pc, #24]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001188:	f004 ff1c 	bl	8005fc4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0xC8);
 800118c:	22c8      	movs	r2, #200	; 0xc8
 800118e:	2101      	movs	r1, #1
 8001190:	4803      	ldr	r0, [pc, #12]	; (80011a0 <USBD_LL_Init+0x8c>)
 8001192:	f004 ff17 	bl	8005fc4 <HAL_PCDEx_SetTxFiFo>


  return USBD_OK;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20001eec 	.word	0x20001eec

080011a4 <USBD_LL_Start>:
  *         Start the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  HAL_PCD_Start(pdev->pData);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80011b2:	4618      	mov	r0, r3
 80011b4:	f003 fffc 	bl	80051b0 <HAL_PCD_Start>
  return USBD_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint Type
  * @param  ep_mps: Endpoint Max Packet Size
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	4608      	mov	r0, r1
 80011cc:	4611      	mov	r1, r2
 80011ce:	461a      	mov	r2, r3
 80011d0:	4603      	mov	r3, r0
 80011d2:	70fb      	strb	r3, [r7, #3]
 80011d4:	460b      	mov	r3, r1
 80011d6:	70bb      	strb	r3, [r7, #2]
 80011d8:	4613      	mov	r3, r2
 80011da:	803b      	strh	r3, [r7, #0]
  HAL_PCD_EP_Open(pdev->pData,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80011e2:	78bb      	ldrb	r3, [r7, #2]
 80011e4:	883a      	ldrh	r2, [r7, #0]
 80011e6:	78f9      	ldrb	r1, [r7, #3]
 80011e8:	f004 fbcf 	bl	800598a <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);

  return USBD_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <USBD_LL_CloseEP>:
  * @param  pdev: device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	460b      	mov	r3, r1
 8001200:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8001208:	78fa      	ldrb	r2, [r7, #3]
 800120a:	4611      	mov	r1, r2
 800120c:	4618      	mov	r0, r3
 800120e:	f004 fc24 	bl	8005a5a <HAL_PCD_EP_Close>
  return USBD_OK;
 8001212:	2300      	movs	r3, #0
}
 8001214:	4618      	mov	r0, r3
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <USBD_LL_FlushEP>:
  * @param  pdev: device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800122e:	78fa      	ldrb	r2, [r7, #3]
 8001230:	4611      	mov	r1, r2
 8001232:	4618      	mov	r0, r3
 8001234:	f004 fd8e 	bl	8005d54 <HAL_PCD_EP_Flush>
  return USBD_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <USBD_LL_StallEP>:
  * @param  pdev: device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	460b      	mov	r3, r1
 800124c:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8001254:	78fa      	ldrb	r2, [r7, #3]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f004 fcc3 	bl	8005be4 <HAL_PCD_EP_SetStall>
  return USBD_OK;
 800125e:	2300      	movs	r3, #0
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <USBD_LL_ClearStallEP>:
  * @param  pdev: device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800127a:	78fa      	ldrb	r2, [r7, #3]
 800127c:	4611      	mov	r1, r2
 800127e:	4618      	mov	r0, r3
 8001280:	f004 fd12 	bl	8005ca8 <HAL_PCD_EP_ClrStall>
  return USBD_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <USBD_LL_IsStallEP>:
  * @param  pdev: device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800128e:	b480      	push	{r7}
 8001290:	b085      	sub	sp, #20
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	460b      	mov	r3, r1
 8001298:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80012a0:	60fb      	str	r3, [r7, #12]

  if ((ep_addr & 0x80) == 0x80)
 80012a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	da0b      	bge.n	80012c2 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80012aa:	78fb      	ldrb	r3, [r7, #3]
 80012ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80012b0:	68f9      	ldr	r1, [r7, #12]
 80012b2:	4613      	mov	r3, r2
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	1a9b      	subs	r3, r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	440b      	add	r3, r1
 80012bc:	333e      	adds	r3, #62	; 0x3e
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	e00b      	b.n	80012da <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80012c2:	78fb      	ldrb	r3, [r7, #3]
 80012c4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80012c8:	68f9      	ldr	r1, [r7, #12]
 80012ca:	4613      	mov	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	1a9b      	subs	r3, r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80012d8:	781b      	ldrb	r3, [r3, #0]
  }
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
 80012ee:	460b      	mov	r3, r1
 80012f0:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80012f8:	78fa      	ldrb	r2, [r7, #3]
 80012fa:	4611      	mov	r1, r2
 80012fc:	4618      	mov	r0, r3
 80012fe:	f004 fb1f 	bl	8005940 <HAL_PCD_SetAddress>
  return USBD_OK;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <USBD_LL_Transmit>:
  * @param  pbuf:pointer to data to be sent
  * @param  size: data size
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	607a      	str	r2, [r7, #4]
 8001316:	603b      	str	r3, [r7, #0]
 8001318:	460b      	mov	r3, r1
 800131a:	72fb      	strb	r3, [r7, #11]
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8001322:	7af9      	ldrb	r1, [r7, #11]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	f004 fc1f 	bl	8005b6a <HAL_PCD_EP_Transmit>
  return USBD_OK;
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <USBD_LL_PrepareReceive>:
  * @param  pbuf:pointer to data to be received
  * @param  size: data size
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b084      	sub	sp, #16
 800133a:	af00      	add	r7, sp, #0
 800133c:	60f8      	str	r0, [r7, #12]
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	603b      	str	r3, [r7, #0]
 8001342:	460b      	mov	r3, r1
 8001344:	72fb      	strb	r3, [r7, #11]
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800134c:	7af9      	ldrb	r1, [r7, #11]
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	f004 fbcc 	bl	8005aee <HAL_PCD_EP_Receive>
  return USBD_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <USBD_AUDIO_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	6039      	str	r1, [r7, #0]
 800136a:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(hUSBDDeviceDesc);
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	2212      	movs	r2, #18
 8001370:	801a      	strh	r2, [r3, #0]
  return hUSBDDeviceDesc;
 8001372:	4b03      	ldr	r3, [pc, #12]	; (8001380 <USBD_AUDIO_DeviceDescriptor+0x20>)
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	20000040 	.word	0x20000040

08001384 <USBD_AUDIO_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	6039      	str	r1, [r7, #0]
 800138e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	2204      	movs	r2, #4
 8001394:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8001396:	4b03      	ldr	r3, [pc, #12]	; (80013a4 <USBD_AUDIO_LangIDStrDescriptor+0x20>)
}
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	20000054 	.word	0x20000054

080013a8 <USBD_AUDIO_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	71fb      	strb	r3, [r7, #7]
  if (speed == 0)
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d105      	bne.n	80013c6 <USBD_AUDIO_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	4907      	ldr	r1, [pc, #28]	; (80013dc <USBD_AUDIO_ProductStrDescriptor+0x34>)
 80013be:	4808      	ldr	r0, [pc, #32]	; (80013e0 <USBD_AUDIO_ProductStrDescriptor+0x38>)
 80013c0:	f009 ff14 	bl	800b1ec <USBD_GetString>
 80013c4:	e004      	b.n	80013d0 <USBD_AUDIO_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	4904      	ldr	r1, [pc, #16]	; (80013dc <USBD_AUDIO_ProductStrDescriptor+0x34>)
 80013ca:	4806      	ldr	r0, [pc, #24]	; (80013e4 <USBD_AUDIO_ProductStrDescriptor+0x3c>)
 80013cc:	f009 ff0e 	bl	800b1ec <USBD_GetString>
  }
  return USBD_StrDesc;
 80013d0:	4b02      	ldr	r3, [pc, #8]	; (80013dc <USBD_AUDIO_ProductStrDescriptor+0x34>)
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200022f4 	.word	0x200022f4
 80013e0:	0800d1dc 	.word	0x0800d1dc
 80013e4:	0800d200 	.word	0x0800d200

080013e8 <USBD_AUDIO_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	6039      	str	r1, [r7, #0]
 80013f2:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	4904      	ldr	r1, [pc, #16]	; (8001408 <USBD_AUDIO_ManufacturerStrDescriptor+0x20>)
 80013f8:	4804      	ldr	r0, [pc, #16]	; (800140c <USBD_AUDIO_ManufacturerStrDescriptor+0x24>)
 80013fa:	f009 fef7 	bl	800b1ec <USBD_GetString>
  return USBD_StrDesc;
 80013fe:	4b02      	ldr	r3, [pc, #8]	; (8001408 <USBD_AUDIO_ManufacturerStrDescriptor+0x20>)
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200022f4 	.word	0x200022f4
 800140c:	0800d224 	.word	0x0800d224

08001410 <USBD_AUDIO_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	6039      	str	r1, [r7, #0]
 800141a:	71fb      	strb	r3, [r7, #7]
  if (speed == USBD_SPEED_HIGH)
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d105      	bne.n	800142e <USBD_AUDIO_SerialStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_HS_STRING, USBD_StrDesc, length);
 8001422:	683a      	ldr	r2, [r7, #0]
 8001424:	4907      	ldr	r1, [pc, #28]	; (8001444 <USBD_AUDIO_SerialStrDescriptor+0x34>)
 8001426:	4808      	ldr	r0, [pc, #32]	; (8001448 <USBD_AUDIO_SerialStrDescriptor+0x38>)
 8001428:	f009 fee0 	bl	800b1ec <USBD_GetString>
 800142c:	e004      	b.n	8001438 <USBD_AUDIO_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	4904      	ldr	r1, [pc, #16]	; (8001444 <USBD_AUDIO_SerialStrDescriptor+0x34>)
 8001432:	4806      	ldr	r0, [pc, #24]	; (800144c <USBD_AUDIO_SerialStrDescriptor+0x3c>)
 8001434:	f009 feda 	bl	800b1ec <USBD_GetString>
  }
  return USBD_StrDesc;
 8001438:	4b02      	ldr	r3, [pc, #8]	; (8001444 <USBD_AUDIO_SerialStrDescriptor+0x34>)
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200022f4 	.word	0x200022f4
 8001448:	0800d238 	.word	0x0800d238
 800144c:	0800d248 	.word	0x0800d248

08001450 <USBD_AUDIO_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	6039      	str	r1, [r7, #0]
 800145a:	71fb      	strb	r3, [r7, #7]
  if (speed == USBD_SPEED_HIGH)
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d105      	bne.n	800146e <USBD_AUDIO_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	4907      	ldr	r1, [pc, #28]	; (8001484 <USBD_AUDIO_ConfigStrDescriptor+0x34>)
 8001466:	4808      	ldr	r0, [pc, #32]	; (8001488 <USBD_AUDIO_ConfigStrDescriptor+0x38>)
 8001468:	f009 fec0 	bl	800b1ec <USBD_GetString>
 800146c:	e004      	b.n	8001478 <USBD_AUDIO_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	4904      	ldr	r1, [pc, #16]	; (8001484 <USBD_AUDIO_ConfigStrDescriptor+0x34>)
 8001472:	4805      	ldr	r0, [pc, #20]	; (8001488 <USBD_AUDIO_ConfigStrDescriptor+0x38>)
 8001474:	f009 feba 	bl	800b1ec <USBD_GetString>
  }
  return USBD_StrDesc;
 8001478:	4b02      	ldr	r3, [pc, #8]	; (8001484 <USBD_AUDIO_ConfigStrDescriptor+0x34>)
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200022f4 	.word	0x200022f4
 8001488:	0800d258 	.word	0x0800d258

0800148c <USBD_AUDIO_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	71fb      	strb	r3, [r7, #7]
  if (speed == 0)
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d105      	bne.n	80014aa <USBD_AUDIO_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	4907      	ldr	r1, [pc, #28]	; (80014c0 <USBD_AUDIO_InterfaceStrDescriptor+0x34>)
 80014a2:	4808      	ldr	r0, [pc, #32]	; (80014c4 <USBD_AUDIO_InterfaceStrDescriptor+0x38>)
 80014a4:	f009 fea2 	bl	800b1ec <USBD_GetString>
 80014a8:	e004      	b.n	80014b4 <USBD_AUDIO_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	4904      	ldr	r1, [pc, #16]	; (80014c0 <USBD_AUDIO_InterfaceStrDescriptor+0x34>)
 80014ae:	4805      	ldr	r0, [pc, #20]	; (80014c4 <USBD_AUDIO_InterfaceStrDescriptor+0x38>)
 80014b0:	f009 fe9c 	bl	800b1ec <USBD_GetString>
  }
  return USBD_StrDesc;
 80014b4:	4b02      	ldr	r3, [pc, #8]	; (80014c0 <USBD_AUDIO_InterfaceStrDescriptor+0x34>)
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200022f4 	.word	0x200022f4
 80014c4:	0800d268 	.word	0x0800d268

080014c8 <BSP_ADC1_Initialization>:
  * @param  ADC_InitFor who wants to Init the ADC: Audio or Battery Charger
  * @retval BSP_ERROR_NONE in case of success
  * @retval BSP_ERROR_PERIPH_FAILURE in case of failures
  */
int32_t BSP_ADC1_Initialization(ADC_InitUsedDef ADC_InitFor)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
  /* If the ADC is not yet initialized */
  if (ADC_UsedFor == ADC1_NOT_USED)
 80014d2:	4b31      	ldr	r3, [pc, #196]	; (8001598 <BSP_ADC1_Initialization+0xd0>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d152      	bne.n	8001580 <BSP_ADC1_Initialization+0xb8>
  {

    /**Common config */
    ADC1_Handle.Instance = ADC1;
 80014da:	4b30      	ldr	r3, [pc, #192]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 80014dc:	4a30      	ldr	r2, [pc, #192]	; (80015a0 <BSP_ADC1_Initialization+0xd8>)
 80014de:	601a      	str	r2, [r3, #0]
    ADC1_Handle.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014e0:	4b2e      	ldr	r3, [pc, #184]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]
    ADC1_Handle.Init.Resolution = ADC_RESOLUTION_12B;
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
    ADC1_Handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ec:	4b2b      	ldr	r3, [pc, #172]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
    ADC1_Handle.Init.ScanConvMode = (uint32_t)DISABLE;
 80014f2:	4b2a      	ldr	r3, [pc, #168]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
    ADC1_Handle.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014f8:	4b28      	ldr	r3, [pc, #160]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 80014fa:	2204      	movs	r2, #4
 80014fc:	615a      	str	r2, [r3, #20]
    ADC1_Handle.Init.LowPowerAutoWait = DISABLE;
 80014fe:	4b27      	ldr	r3, [pc, #156]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001500:	2200      	movs	r2, #0
 8001502:	761a      	strb	r2, [r3, #24]
    ADC1_Handle.Init.ContinuousConvMode = ENABLE;
 8001504:	4b25      	ldr	r3, [pc, #148]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001506:	2201      	movs	r2, #1
 8001508:	765a      	strb	r2, [r3, #25]
    ADC1_Handle.Init.NbrOfConversion = 1;
 800150a:	4b24      	ldr	r3, [pc, #144]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 800150c:	2201      	movs	r2, #1
 800150e:	61da      	str	r2, [r3, #28]
    ADC1_Handle.Init.NbrOfDiscConversion      = 1;
 8001510:	4b22      	ldr	r3, [pc, #136]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001512:	2201      	movs	r2, #1
 8001514:	625a      	str	r2, [r3, #36]	; 0x24
    ADC1_Handle.Init.DiscontinuousConvMode = DISABLE;
 8001516:	4b21      	ldr	r3, [pc, #132]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2020 	strb.w	r2, [r3, #32]
    ADC1_Handle.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800151e:	4b1f      	ldr	r3, [pc, #124]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001520:	2200      	movs	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1_Handle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001524:	4b1d      	ldr	r3, [pc, #116]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001526:	2200      	movs	r2, #0
 8001528:	62da      	str	r2, [r3, #44]	; 0x2c

    ADC1_Handle.Init.DMAContinuousRequests = DISABLE;
 800152a:	4b1c      	ldr	r3, [pc, #112]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    ADC1_Handle.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001532:	4b1a      	ldr	r3, [pc, #104]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001534:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001538:	635a      	str	r2, [r3, #52]	; 0x34

    /* Oversampling enabled */
    ADC1_Handle.Init.OversamplingMode = DISABLE;
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38


    ADC1_Handle.Init.Oversampling.RightBitShift         = ADC_RIGHTBITSHIFT_NONE;         /* Right shift of the oversampled summation */
 8001542:	4b16      	ldr	r3, [pc, #88]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001544:	2200      	movs	r2, #0
 8001546:	641a      	str	r2, [r3, #64]	; 0x40
    ADC1_Handle.Init.Oversampling.TriggeredMode         = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;         /* Specifies whether or not a trigger is needed for each sample */
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 800154a:	2200      	movs	r2, #0
 800154c:	645a      	str	r2, [r3, #68]	; 0x44
    ADC1_Handle.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE; /* Specifies whether or not the oversampling buffer is maintained during injection sequence */
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001550:	2201      	movs	r2, #1
 8001552:	649a      	str	r2, [r3, #72]	; 0x48
    ADC1_Handle.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001556:	2204      	movs	r2, #4
 8001558:	64da      	str	r2, [r3, #76]	; 0x4c

    if (HAL_ADC_Init(&ADC1_Handle) != HAL_OK)
 800155a:	4810      	ldr	r0, [pc, #64]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 800155c:	f001 fb4c 	bl	8002bf8 <HAL_ADC_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d002      	beq.n	800156c <BSP_ADC1_Initialization+0xa4>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8001566:	f06f 0303 	mvn.w	r3, #3
 800156a:	e011      	b.n	8001590 <BSP_ADC1_Initialization+0xc8>
    }

    /* ### Start calibration ############################################ */
    if (HAL_ADCEx_Calibration_Start(&ADC1_Handle, ADC_SINGLE_ENDED) != HAL_OK)
 800156c:	217f      	movs	r1, #127	; 0x7f
 800156e:	480b      	ldr	r0, [pc, #44]	; (800159c <BSP_ADC1_Initialization+0xd4>)
 8001570:	f002 f9da 	bl	8003928 <HAL_ADCEx_Calibration_Start>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d002      	beq.n	8001580 <BSP_ADC1_Initialization+0xb8>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800157a:	f06f 0303 	mvn.w	r3, #3
 800157e:	e007      	b.n	8001590 <BSP_ADC1_Initialization+0xc8>
    }
  }

  /* Set that we had Initiliazed the ADC for Audio or For Battery Charger */
  ADC_UsedFor |= ADC_InitFor;
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <BSP_ADC1_Initialization+0xd0>)
 8001582:	781a      	ldrb	r2, [r3, #0]
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	4313      	orrs	r3, r2
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4b03      	ldr	r3, [pc, #12]	; (8001598 <BSP_ADC1_Initialization+0xd0>)
 800158c:	701a      	strb	r2, [r3, #0]

  return BSP_ERROR_NONE;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200024b4 	.word	0x200024b4
 800159c:	2000244c 	.word	0x2000244c
 80015a0:	50040000 	.word	0x50040000

080015a4 <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param  hDfsdmFilter ADC handle
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  /*##-1- Enable peripherals  ################################################*/
  /* ADC Periph clock enable */
  __HAL_RCC_ADC_CLK_ENABLE();
 80015ac:	4b0d      	ldr	r3, [pc, #52]	; (80015e4 <HAL_ADC_MspInit+0x40>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b0:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <HAL_ADC_MspInit+0x40>)
 80015b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <HAL_ADC_MspInit+0x40>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
  /* ADC Periph interface clock configuration */
  __HAL_RCC_ADC_CONFIG(RCC_ADCCLKSOURCE_PLLSAI1);
 80015c4:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <HAL_ADC_MspInit+0x40>)
 80015c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ca:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80015ce:	4a05      	ldr	r2, [pc, #20]	; (80015e4 <HAL_ADC_MspInit+0x40>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	40021000 	.word	0x40021000

080015e8 <BSP_LED_Init>:
  *          This parameter can be one of the following values:
  *            @arg  LED1
  * @retval None
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	; 0x28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE((int8_t)Led);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d10c      	bne.n	8001612 <BSP_LED_Init+0x2a>
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <BSP_LED_Init+0x78>)
 80015fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fc:	4a18      	ldr	r2, [pc, #96]	; (8001660 <BSP_LED_Init+0x78>)
 80015fe:	f043 0310 	orr.w	r3, r3, #16
 8001602:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001604:	4b16      	ldr	r3, [pc, #88]	; (8001660 <BSP_LED_Init+0x78>)
 8001606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001608:	f003 0310 	and.w	r3, r3, #16
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	e00b      	b.n	800162a <BSP_LED_Init+0x42>
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <BSP_LED_Init+0x78>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	4a12      	ldr	r2, [pc, #72]	; (8001660 <BSP_LED_Init+0x78>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <BSP_LED_Init+0x78>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	4a0d      	ldr	r2, [pc, #52]	; (8001664 <BSP_LED_Init+0x7c>)
 800162e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800163c:	2302      	movs	r3, #2
 800163e:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <BSP_LED_Init+0x80>)
 8001644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001648:	f107 0214 	add.w	r2, r7, #20
 800164c:	4611      	mov	r1, r2
 800164e:	4618      	mov	r0, r3
 8001650:	f003 fae0 	bl	8004c14 <HAL_GPIO_Init>

  return BSP_ERROR_NONE;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3728      	adds	r7, #40	; 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40021000 	.word	0x40021000
 8001664:	0800d280 	.word	0x0800d280
 8001668:	2000005c 	.word	0x2000005c

0800166c <BSP_LED_On>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval None
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	4a07      	ldr	r2, [pc, #28]	; (8001698 <BSP_LED_On+0x2c>)
 800167a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	4a06      	ldr	r2, [pc, #24]	; (800169c <BSP_LED_On+0x30>)
 8001682:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001686:	2201      	movs	r2, #1
 8001688:	4619      	mov	r1, r3
 800168a:	f003 fc55 	bl	8004f38 <HAL_GPIO_WritePin>
  return BSP_ERROR_NONE;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	2000005c 	.word	0x2000005c
 800169c:	0800d280 	.word	0x0800d280

080016a0 <BSP_LED_Off>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval None
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	4a07      	ldr	r2, [pc, #28]	; (80016cc <BSP_LED_Off+0x2c>)
 80016ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	4a06      	ldr	r2, [pc, #24]	; (80016d0 <BSP_LED_Off+0x30>)
 80016b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016ba:	2200      	movs	r2, #0
 80016bc:	4619      	mov	r1, r3
 80016be:	f003 fc3b 	bl	8004f38 <HAL_GPIO_WritePin>
  return BSP_ERROR_NONE;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000005c 	.word	0x2000005c
 80016d0:	0800d280 	.word	0x0800d280

080016d4 <BSP_AUDIO_IN_Init>:
/** @defgroup STWIN_AUDIO_IN_Exported_Functions
  * @{
  */

__weak int32_t BSP_AUDIO_IN_Init(uint32_t Instance, BSP_AUDIO_Init_t *AudioInit)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b090      	sub	sp, #64	; 0x40
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  if (Instance >= AUDIO_IN_INSTANCES_NBR)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d902      	bls.n	80016ea <BSP_AUDIO_IN_Init+0x16>
  {
    return BSP_ERROR_WRONG_PARAM;
 80016e4:	f06f 0301 	mvn.w	r3, #1
 80016e8:	e21e      	b.n	8001b28 <BSP_AUDIO_IN_Init+0x454>
  }
  else
  {
    /* Store the audio record context */
    AudioInCtx[Instance].Device          = AudioInit->Device;
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	49a7      	ldr	r1, [pc, #668]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	204c      	movs	r0, #76	; 0x4c
 80016f4:	fb00 f303 	mul.w	r3, r0, r3
 80016f8:	440b      	add	r3, r1
 80016fa:	3304      	adds	r3, #4
 80016fc:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].ChannelsNbr     = AudioInit->ChannelsNbr;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	68da      	ldr	r2, [r3, #12]
 8001702:	49a2      	ldr	r1, [pc, #648]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	204c      	movs	r0, #76	; 0x4c
 8001708:	fb00 f303 	mul.w	r3, r0, r3
 800170c:	440b      	add	r3, r1
 800170e:	3310      	adds	r3, #16
 8001710:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].SampleRate      = AudioInit->SampleRate;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	499d      	ldr	r1, [pc, #628]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	204c      	movs	r0, #76	; 0x4c
 800171c:	fb00 f303 	mul.w	r3, r0, r3
 8001720:	440b      	add	r3, r1
 8001722:	3308      	adds	r3, #8
 8001724:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].BitsPerSample   = AudioInit->BitsPerSample;
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	4998      	ldr	r1, [pc, #608]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	204c      	movs	r0, #76	; 0x4c
 8001730:	fb00 f303 	mul.w	r3, r0, r3
 8001734:	440b      	add	r3, r1
 8001736:	330c      	adds	r3, #12
 8001738:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].Volume          = AudioInit->Volume;
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	691a      	ldr	r2, [r3, #16]
 800173e:	4993      	ldr	r1, [pc, #588]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	204c      	movs	r0, #76	; 0x4c
 8001744:	fb00 f303 	mul.w	r3, r0, r3
 8001748:	440b      	add	r3, r1
 800174a:	3320      	adds	r3, #32
 800174c:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].State           = AUDIO_IN_STATE_RESET;
 800174e:	4a8f      	ldr	r2, [pc, #572]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	214c      	movs	r1, #76	; 0x4c
 8001754:	fb01 f303 	mul.w	r3, r1, r3
 8001758:	4413      	add	r3, r2
 800175a:	3324      	adds	r3, #36	; 0x24
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]

    if (Instance == 0U)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d102      	bne.n	800176c <BSP_AUDIO_IN_Init+0x98>
    {
      return BSP_ERROR_WRONG_PARAM;
 8001766:	f06f 0301 	mvn.w	r3, #1
 800176a:	e1dd      	b.n	8001b28 <BSP_AUDIO_IN_Init+0x454>
    }
    else
    {
      if ((AudioInCtx[Instance].Device & ONBOARD_DIGITAL_MIC_MASK) != 0U)
 800176c:	4a87      	ldr	r2, [pc, #540]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	214c      	movs	r1, #76	; 0x4c
 8001772:	fb01 f303 	mul.w	r3, r1, r3
 8001776:	4413      	add	r3, r2
 8001778:	3304      	adds	r3, #4
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 8181 	beq.w	8001a88 <BSP_AUDIO_IN_Init+0x3b4>
      {
        MX_DFSDM_Config dfsdm_config;

        DMic_OnBoard_DfsdmChannel.Instance = DMIC_ONBOARD_CHANNEL;
 8001786:	4b82      	ldr	r3, [pc, #520]	; (8001990 <BSP_AUDIO_IN_Init+0x2bc>)
 8001788:	4a82      	ldr	r2, [pc, #520]	; (8001994 <BSP_AUDIO_IN_Init+0x2c0>)
 800178a:	601a      	str	r2, [r3, #0]
        DMic_OnBoard_DfsdmFilter.Instance  = DMIC_ONBOARD_FILTER;
 800178c:	4b82      	ldr	r3, [pc, #520]	; (8001998 <BSP_AUDIO_IN_Init+0x2c4>)
 800178e:	4a83      	ldr	r2, [pc, #524]	; (800199c <BSP_AUDIO_IN_Init+0x2c8>)
 8001790:	601a      	str	r2, [r3, #0]

        DFSDM_FilterMspInit(&DMic_OnBoard_DfsdmFilter);
 8001792:	4881      	ldr	r0, [pc, #516]	; (8001998 <BSP_AUDIO_IN_Init+0x2c4>)
 8001794:	f000 fe7e 	bl	8002494 <DFSDM_FilterMspInit>
        DFSDM_ChannelMspInit(&DMic_OnBoard_DfsdmChannel);
 8001798:	487d      	ldr	r0, [pc, #500]	; (8001990 <BSP_AUDIO_IN_Init+0x2bc>)
 800179a:	f000 fe1f 	bl	80023dc <DFSDM_ChannelMspInit>

        dfsdm_config.FilterInstance  = DMIC_ONBOARD_FILTER;
 800179e:	4b7f      	ldr	r3, [pc, #508]	; (800199c <BSP_AUDIO_IN_Init+0x2c8>)
 80017a0:	60fb      	str	r3, [r7, #12]
        dfsdm_config.ChannelInstance = DMIC_ONBOARD_CHANNEL;
 80017a2:	4b7c      	ldr	r3, [pc, #496]	; (8001994 <BSP_AUDIO_IN_Init+0x2c0>)
 80017a4:	61fb      	str	r3, [r7, #28]
        dfsdm_config.DigitalMicPins  = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80017a6:	2300      	movs	r3, #0
 80017a8:	623b      	str	r3, [r7, #32]
        dfsdm_config.DigitalMicType  = DFSDM_CHANNEL_SPI_FALLING;
 80017aa:	2301      	movs	r3, #1
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
        dfsdm_config.Channel4Filter  = DFSDM_CHANNEL_5;
 80017ae:	4b7c      	ldr	r3, [pc, #496]	; (80019a0 <BSP_AUDIO_IN_Init+0x2cc>)
 80017b0:	62bb      	str	r3, [r7, #40]	; 0x28
        dfsdm_config.RegularTrigger  = DFSDM_FILTER_SW_TRIGGER;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
        dfsdm_config.DmaMode         = DISABLE;
 80017b6:	2300      	movs	r3, #0
 80017b8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        dfsdm_config.Activation      = ENABLE;
 80017bc:	2301      	movs	r3, #1
 80017be:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        dfsdm_config.Multiplexer     = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80017c2:	2300      	movs	r3, #0
 80017c4:	63bb      	str	r3, [r7, #56]	; 0x38
        dfsdm_config.SincOrder       = DFSDM_FILTER_ORDER(AudioInCtx[Instance].SampleRate);
 80017c6:	4a71      	ldr	r2, [pc, #452]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	214c      	movs	r1, #76	; 0x4c
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	3308      	adds	r3, #8
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80017da:	d02e      	beq.n	800183a <BSP_AUDIO_IN_Init+0x166>
 80017dc:	4a6b      	ldr	r2, [pc, #428]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	214c      	movs	r1, #76	; 0x4c
 80017e2:	fb01 f303 	mul.w	r3, r1, r3
 80017e6:	4413      	add	r3, r2
 80017e8:	3308      	adds	r3, #8
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f642 3211 	movw	r2, #11025	; 0x2b11
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d01f      	beq.n	8001834 <BSP_AUDIO_IN_Init+0x160>
 80017f4:	4a65      	ldr	r2, [pc, #404]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	214c      	movs	r1, #76	; 0x4c
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	4413      	add	r3, r2
 8001800:	3308      	adds	r3, #8
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001808:	d011      	beq.n	800182e <BSP_AUDIO_IN_Init+0x15a>
 800180a:	4a60      	ldr	r2, [pc, #384]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	214c      	movs	r1, #76	; 0x4c
 8001810:	fb01 f303 	mul.w	r3, r1, r3
 8001814:	4413      	add	r3, r2
 8001816:	3308      	adds	r3, #8
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f245 6222 	movw	r2, #22050	; 0x5622
 800181e:	4293      	cmp	r3, r2
 8001820:	d102      	bne.n	8001828 <BSP_AUDIO_IN_Init+0x154>
 8001822:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001826:	e00a      	b.n	800183e <BSP_AUDIO_IN_Init+0x16a>
 8001828:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800182c:	e007      	b.n	800183e <BSP_AUDIO_IN_Init+0x16a>
 800182e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001832:	e004      	b.n	800183e <BSP_AUDIO_IN_Init+0x16a>
 8001834:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8001838:	e001      	b.n	800183e <BSP_AUDIO_IN_Init+0x16a>
 800183a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800183e:	617b      	str	r3, [r7, #20]
        dfsdm_config.Oversampling    = DFSDM_OVER_SAMPLING(AudioInCtx[Instance].SampleRate);
 8001840:	4a52      	ldr	r2, [pc, #328]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	214c      	movs	r1, #76	; 0x4c
 8001846:	fb01 f303 	mul.w	r3, r1, r3
 800184a:	4413      	add	r3, r2
 800184c:	3308      	adds	r3, #8
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001854:	d054      	beq.n	8001900 <BSP_AUDIO_IN_Init+0x22c>
 8001856:	4a4d      	ldr	r2, [pc, #308]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	214c      	movs	r1, #76	; 0x4c
 800185c:	fb01 f303 	mul.w	r3, r1, r3
 8001860:	4413      	add	r3, r2
 8001862:	3308      	adds	r3, #8
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f642 3211 	movw	r2, #11025	; 0x2b11
 800186a:	4293      	cmp	r3, r2
 800186c:	d045      	beq.n	80018fa <BSP_AUDIO_IN_Init+0x226>
 800186e:	4a47      	ldr	r2, [pc, #284]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	214c      	movs	r1, #76	; 0x4c
 8001874:	fb01 f303 	mul.w	r3, r1, r3
 8001878:	4413      	add	r3, r2
 800187a:	3308      	adds	r3, #8
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001882:	d038      	beq.n	80018f6 <BSP_AUDIO_IN_Init+0x222>
 8001884:	4a41      	ldr	r2, [pc, #260]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	214c      	movs	r1, #76	; 0x4c
 800188a:	fb01 f303 	mul.w	r3, r1, r3
 800188e:	4413      	add	r3, r2
 8001890:	3308      	adds	r3, #8
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f245 6222 	movw	r2, #22050	; 0x5622
 8001898:	4293      	cmp	r3, r2
 800189a:	d02a      	beq.n	80018f2 <BSP_AUDIO_IN_Init+0x21e>
 800189c:	4a3b      	ldr	r2, [pc, #236]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	214c      	movs	r1, #76	; 0x4c
 80018a2:	fb01 f303 	mul.w	r3, r1, r3
 80018a6:	4413      	add	r3, r2
 80018a8:	3308      	adds	r3, #8
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80018b0:	d01d      	beq.n	80018ee <BSP_AUDIO_IN_Init+0x21a>
 80018b2:	4a36      	ldr	r2, [pc, #216]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	214c      	movs	r1, #76	; 0x4c
 80018b8:	fb01 f303 	mul.w	r3, r1, r3
 80018bc:	4413      	add	r3, r2
 80018be:	3308      	adds	r3, #8
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f64a 4244 	movw	r2, #44100	; 0xac44
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d00f      	beq.n	80018ea <BSP_AUDIO_IN_Init+0x216>
 80018ca:	4a30      	ldr	r2, [pc, #192]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	214c      	movs	r1, #76	; 0x4c
 80018d0:	fb01 f303 	mul.w	r3, r1, r3
 80018d4:	4413      	add	r3, r2
 80018d6:	3308      	adds	r3, #8
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80018de:	4293      	cmp	r3, r2
 80018e0:	d101      	bne.n	80018e6 <BSP_AUDIO_IN_Init+0x212>
 80018e2:	2340      	movs	r3, #64	; 0x40
 80018e4:	e00e      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 80018e6:	2320      	movs	r3, #32
 80018e8:	e00c      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 80018ea:	2340      	movs	r3, #64	; 0x40
 80018ec:	e00a      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 80018ee:	2340      	movs	r3, #64	; 0x40
 80018f0:	e008      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	e006      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 80018f6:	2380      	movs	r3, #128	; 0x80
 80018f8:	e004      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 80018fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018fe:	e001      	b.n	8001904 <BSP_AUDIO_IN_Init+0x230>
 8001900:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001904:	61bb      	str	r3, [r7, #24]
        dfsdm_config.ClockDivider    = DFSDM_CLOCK_DIVIDER(AudioInCtx[Instance].SampleRate);
 8001906:	4a21      	ldr	r2, [pc, #132]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	214c      	movs	r1, #76	; 0x4c
 800190c:	fb01 f303 	mul.w	r3, r1, r3
 8001910:	4413      	add	r3, r2
 8001912:	3308      	adds	r3, #8
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800191a:	d045      	beq.n	80019a8 <BSP_AUDIO_IN_Init+0x2d4>
 800191c:	4a1b      	ldr	r2, [pc, #108]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	214c      	movs	r1, #76	; 0x4c
 8001922:	fb01 f303 	mul.w	r3, r1, r3
 8001926:	4413      	add	r3, r2
 8001928:	3308      	adds	r3, #8
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001930:	d029      	beq.n	8001986 <BSP_AUDIO_IN_Init+0x2b2>
 8001932:	4a16      	ldr	r2, [pc, #88]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	214c      	movs	r1, #76	; 0x4c
 8001938:	fb01 f303 	mul.w	r3, r1, r3
 800193c:	4413      	add	r3, r2
 800193e:	3308      	adds	r3, #8
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001946:	d01c      	beq.n	8001982 <BSP_AUDIO_IN_Init+0x2ae>
 8001948:	4a10      	ldr	r2, [pc, #64]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	214c      	movs	r1, #76	; 0x4c
 800194e:	fb01 f303 	mul.w	r3, r1, r3
 8001952:	4413      	add	r3, r2
 8001954:	3308      	adds	r3, #8
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800195c:	4293      	cmp	r3, r2
 800195e:	d00e      	beq.n	800197e <BSP_AUDIO_IN_Init+0x2aa>
 8001960:	4a0a      	ldr	r2, [pc, #40]	; (800198c <BSP_AUDIO_IN_Init+0x2b8>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	214c      	movs	r1, #76	; 0x4c
 8001966:	fb01 f303 	mul.w	r3, r1, r3
 800196a:	4413      	add	r3, r2
 800196c:	3308      	adds	r3, #8
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0c      	ldr	r2, [pc, #48]	; (80019a4 <BSP_AUDIO_IN_Init+0x2d0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d101      	bne.n	800197a <BSP_AUDIO_IN_Init+0x2a6>
 8001976:	2304      	movs	r3, #4
 8001978:	e017      	b.n	80019aa <BSP_AUDIO_IN_Init+0x2d6>
 800197a:	2302      	movs	r3, #2
 800197c:	e015      	b.n	80019aa <BSP_AUDIO_IN_Init+0x2d6>
 800197e:	2304      	movs	r3, #4
 8001980:	e013      	b.n	80019aa <BSP_AUDIO_IN_Init+0x2d6>
 8001982:	2306      	movs	r3, #6
 8001984:	e011      	b.n	80019aa <BSP_AUDIO_IN_Init+0x2d6>
 8001986:	2306      	movs	r3, #6
 8001988:	e00f      	b.n	80019aa <BSP_AUDIO_IN_Init+0x2d6>
 800198a:	bf00      	nop
 800198c:	200024b8 	.word	0x200024b8
 8001990:	20002810 	.word	0x20002810
 8001994:	400160a0 	.word	0x400160a0
 8001998:	200027bc 	.word	0x200027bc
 800199c:	40016100 	.word	0x40016100
 80019a0:	00050020 	.word	0x00050020
 80019a4:	00017700 	.word	0x00017700
 80019a8:	2306      	movs	r3, #6
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        dfsdm_config.RightBitShift   = DFSDM_MIC_BIT_SHIFT(AudioInCtx[Instance].SampleRate);
 80019ac:	4a60      	ldr	r2, [pc, #384]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	214c      	movs	r1, #76	; 0x4c
 80019b2:	fb01 f303 	mul.w	r3, r1, r3
 80019b6:	4413      	add	r3, r2
 80019b8:	3308      	adds	r3, #8
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80019c0:	d053      	beq.n	8001a6a <BSP_AUDIO_IN_Init+0x396>
 80019c2:	4a5b      	ldr	r2, [pc, #364]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	214c      	movs	r1, #76	; 0x4c
 80019c8:	fb01 f303 	mul.w	r3, r1, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	3308      	adds	r3, #8
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f642 3211 	movw	r2, #11025	; 0x2b11
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d045      	beq.n	8001a66 <BSP_AUDIO_IN_Init+0x392>
 80019da:	4a55      	ldr	r2, [pc, #340]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	214c      	movs	r1, #76	; 0x4c
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	4413      	add	r3, r2
 80019e6:	3308      	adds	r3, #8
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80019ee:	d038      	beq.n	8001a62 <BSP_AUDIO_IN_Init+0x38e>
 80019f0:	4a4f      	ldr	r2, [pc, #316]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	214c      	movs	r1, #76	; 0x4c
 80019f6:	fb01 f303 	mul.w	r3, r1, r3
 80019fa:	4413      	add	r3, r2
 80019fc:	3308      	adds	r3, #8
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f245 6222 	movw	r2, #22050	; 0x5622
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d02a      	beq.n	8001a5e <BSP_AUDIO_IN_Init+0x38a>
 8001a08:	4a49      	ldr	r2, [pc, #292]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	214c      	movs	r1, #76	; 0x4c
 8001a0e:	fb01 f303 	mul.w	r3, r1, r3
 8001a12:	4413      	add	r3, r2
 8001a14:	3308      	adds	r3, #8
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001a1c:	d01d      	beq.n	8001a5a <BSP_AUDIO_IN_Init+0x386>
 8001a1e:	4a44      	ldr	r2, [pc, #272]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	214c      	movs	r1, #76	; 0x4c
 8001a24:	fb01 f303 	mul.w	r3, r1, r3
 8001a28:	4413      	add	r3, r2
 8001a2a:	3308      	adds	r3, #8
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d00f      	beq.n	8001a56 <BSP_AUDIO_IN_Init+0x382>
 8001a36:	4a3e      	ldr	r2, [pc, #248]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	214c      	movs	r1, #76	; 0x4c
 8001a3c:	fb01 f303 	mul.w	r3, r1, r3
 8001a40:	4413      	add	r3, r2
 8001a42:	3308      	adds	r3, #8
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d101      	bne.n	8001a52 <BSP_AUDIO_IN_Init+0x37e>
 8001a4e:	230a      	movs	r3, #10
 8001a50:	e00c      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a52:	2305      	movs	r3, #5
 8001a54:	e00a      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a56:	230a      	movs	r3, #10
 8001a58:	e008      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a5a:	230a      	movs	r3, #10
 8001a5c:	e006      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a5e:	2308      	movs	r3, #8
 8001a60:	e004      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a62:	2308      	movs	r3, #8
 8001a64:	e002      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a66:	2305      	movs	r3, #5
 8001a68:	e000      	b.n	8001a6c <BSP_AUDIO_IN_Init+0x398>
 8001a6a:	230c      	movs	r3, #12
 8001a6c:	633b      	str	r3, [r7, #48]	; 0x30

        /* Default configuration of DFSDM filters and channels */
        if (MX_DFSDM_Init(&DMic_OnBoard_DfsdmFilter, &DMic_OnBoard_DfsdmChannel, &dfsdm_config) != HAL_OK)
 8001a6e:	f107 030c 	add.w	r3, r7, #12
 8001a72:	461a      	mov	r2, r3
 8001a74:	492f      	ldr	r1, [pc, #188]	; (8001b34 <BSP_AUDIO_IN_Init+0x460>)
 8001a76:	4830      	ldr	r0, [pc, #192]	; (8001b38 <BSP_AUDIO_IN_Init+0x464>)
 8001a78:	f000 fb8c 	bl	8002194 <MX_DFSDM_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <BSP_AUDIO_IN_Init+0x3b4>
        {
          /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
          return BSP_ERROR_PERIPH_FAILURE;
 8001a82:	f06f 0303 	mvn.w	r3, #3
 8001a86:	e04f      	b.n	8001b28 <BSP_AUDIO_IN_Init+0x454>
        }

      }
      if ((AudioInCtx[Instance].Device & ONBOARD_ANALOG_MIC_MASK) != 0U)
 8001a88:	4a29      	ldr	r2, [pc, #164]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	214c      	movs	r1, #76	; 0x4c
 8001a8e:	fb01 f303 	mul.w	r3, r1, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	3304      	adds	r3, #4
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d039      	beq.n	8001b14 <BSP_AUDIO_IN_Init+0x440>
      {
        MX_DFSDM_Config dfsdm_config;

        dfsdm_config.FilterInstance  = AMIC_ONBOARD_FILTER;
 8001aa0:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <BSP_AUDIO_IN_Init+0x468>)
 8001aa2:	60fb      	str	r3, [r7, #12]
        dfsdm_config.ChannelInstance = AMIC_ONBOARD_CHANNEL;
 8001aa4:	4b26      	ldr	r3, [pc, #152]	; (8001b40 <BSP_AUDIO_IN_Init+0x46c>)
 8001aa6:	61fb      	str	r3, [r7, #28]
        dfsdm_config.DigitalMicPins  = DFSDM_CHANNEL_SAME_CHANNEL_PINS; /*NU*/
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	623b      	str	r3, [r7, #32]
        dfsdm_config.DigitalMicType  = DFSDM_CHANNEL_SPI_FALLING;/*NU*/
 8001aac:	2301      	movs	r3, #1
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
        dfsdm_config.Channel4Filter  = DFSDM_CHANNEL_0;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
        if (AudioInCtx[Instance].ChannelsNbr == 1U)
 8001ab4:	4a1e      	ldr	r2, [pc, #120]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	214c      	movs	r1, #76	; 0x4c
 8001aba:	fb01 f303 	mul.w	r3, r1, r3
 8001abe:	4413      	add	r3, r2
 8001ac0:	3310      	adds	r3, #16
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d102      	bne.n	8001ace <BSP_AUDIO_IN_Init+0x3fa>
        {
          dfsdm_config.RegularTrigger = DFSDM_FILTER_SW_TRIGGER;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	e001      	b.n	8001ad2 <BSP_AUDIO_IN_Init+0x3fe>
        }
        else
        {
          dfsdm_config.RegularTrigger = DFSDM_FILTER_SYNC_TRIGGER;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	613b      	str	r3, [r7, #16]
        }
        dfsdm_config.DmaMode       = DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        dfsdm_config.Activation      = DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        dfsdm_config.Multiplexer     = DFSDM_CHANNEL_ADC_OUTPUT;
 8001ade:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae2:	63bb      	str	r3, [r7, #56]	; 0x38
        dfsdm_config.SincOrder       = SINC_ORDER;
 8001ae4:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001ae8:	617b      	str	r3, [r7, #20]
        dfsdm_config.Oversampling    = DECIMATION_RATIO_DFSDM;
 8001aea:	2340      	movs	r3, #64	; 0x40
 8001aec:	61bb      	str	r3, [r7, #24]
        dfsdm_config.ClockDivider    = 1;/*NU*/
 8001aee:	2301      	movs	r3, #1
 8001af0:	62fb      	str	r3, [r7, #44]	; 0x2c
        dfsdm_config.RightBitShift   = RBITSHIFT;
 8001af2:	230a      	movs	r3, #10
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30

        /* Default configuration of DFSDM filters and channels */
        if (MX_DFSDM_Init(&AMic_OnBoard_DfsdmFilter, &AMic_OnBoard_DfsdmChannel, &dfsdm_config) != HAL_OK)
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	461a      	mov	r2, r3
 8001afc:	4911      	ldr	r1, [pc, #68]	; (8001b44 <BSP_AUDIO_IN_Init+0x470>)
 8001afe:	4812      	ldr	r0, [pc, #72]	; (8001b48 <BSP_AUDIO_IN_Init+0x474>)
 8001b00:	f000 fb48 	bl	8002194 <MX_DFSDM_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <BSP_AUDIO_IN_Init+0x43c>
        {
          /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
          return BSP_ERROR_PERIPH_FAILURE;
 8001b0a:	f06f 0303 	mvn.w	r3, #3
 8001b0e:	e00b      	b.n	8001b28 <BSP_AUDIO_IN_Init+0x454>
        }

        /*adc init*/
        MX_ADC1_Init();
 8001b10:	f000 fc38 	bl	8002384 <MX_ADC1_Init>
      }
    }
  }

  /* Update BSP AUDIO IN state */
  AudioInCtx[Instance].State = AUDIO_IN_STATE_STOP;
 8001b14:	4a06      	ldr	r2, [pc, #24]	; (8001b30 <BSP_AUDIO_IN_Init+0x45c>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	214c      	movs	r1, #76	; 0x4c
 8001b1a:	fb01 f303 	mul.w	r3, r1, r3
 8001b1e:	4413      	add	r3, r2
 8001b20:	3324      	adds	r3, #36	; 0x24
 8001b22:	2202      	movs	r2, #2
 8001b24:	601a      	str	r2, [r3, #0]
  /* Return BSP status */
  return BSP_ERROR_NONE;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3740      	adds	r7, #64	; 0x40
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	200024b8 	.word	0x200024b8
 8001b34:	20002810 	.word	0x20002810
 8001b38:	200027bc 	.word	0x200027bc
 8001b3c:	40016180 	.word	0x40016180
 8001b40:	40016000 	.word	0x40016000
 8001b44:	200025a4 	.word	0x200025a4
 8001b48:	20002550 	.word	0x20002550

08001b4c <BSP_AUDIO_IN_Record>:
  * @param  pbuf     Main buffer pointer for the recorded data storing
  * @param  Size     Size of the record buffer
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_Record(uint32_t Instance, uint8_t *pBuf, uint32_t NbrOfBytes)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  AudioInCtx[Instance].pBuff = (uint16_t *)pBuf;
 8001b5c:	4a29      	ldr	r2, [pc, #164]	; (8001c04 <BSP_AUDIO_IN_Record+0xb8>)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	214c      	movs	r1, #76	; 0x4c
 8001b62:	fb01 f303 	mul.w	r3, r1, r3
 8001b66:	4413      	add	r3, r2
 8001b68:	3314      	adds	r3, #20
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	601a      	str	r2, [r3, #0]

  if (Instance >= AUDIO_IN_INSTANCES_NBR)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d902      	bls.n	8001b7a <BSP_AUDIO_IN_Record+0x2e>
  {
    return BSP_ERROR_WRONG_PARAM;
 8001b74:	f06f 0301 	mvn.w	r3, #1
 8001b78:	e040      	b.n	8001bfc <BSP_AUDIO_IN_Record+0xb0>
  }
  else if (Instance == 0U)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <BSP_AUDIO_IN_Record+0x3a>
  {
    return BSP_ERROR_WRONG_PARAM;
 8001b80:	f06f 0301 	mvn.w	r3, #1
 8001b84:	e03a      	b.n	8001bfc <BSP_AUDIO_IN_Record+0xb0>
  }
  else
  {
    if ((AudioInCtx[Instance].Device & ONBOARD_ANALOG_MIC_MASK) != 0U)
 8001b86:	4a1f      	ldr	r2, [pc, #124]	; (8001c04 <BSP_AUDIO_IN_Record+0xb8>)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	214c      	movs	r1, #76	; 0x4c
 8001b8c:	fb01 f303 	mul.w	r3, r1, r3
 8001b90:	4413      	add	r3, r2
 8001b92:	3304      	adds	r3, #4
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00d      	beq.n	8001bba <BSP_AUDIO_IN_Record+0x6e>
    {
      if (HAL_ADC_Start(&ADC1_Handle) != HAL_OK)
 8001b9e:	481a      	ldr	r0, [pc, #104]	; (8001c08 <BSP_AUDIO_IN_Record+0xbc>)
 8001ba0:	f001 f976 	bl	8002e90 <HAL_ADC_Start>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d002      	beq.n	8001bb0 <BSP_AUDIO_IN_Record+0x64>
      {
        ret =  BSP_ERROR_PERIPH_FAILURE;
 8001baa:	f06f 0303 	mvn.w	r3, #3
 8001bae:	617b      	str	r3, [r7, #20]
      }
      (void)HAL_DFSDM_FilterRegularStart_DMA(&AMic_OnBoard_DfsdmFilter, DFSDM_OUT, NbrOfBytes);
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	4916      	ldr	r1, [pc, #88]	; (8001c0c <BSP_AUDIO_IN_Record+0xc0>)
 8001bb4:	4816      	ldr	r0, [pc, #88]	; (8001c10 <BSP_AUDIO_IN_Record+0xc4>)
 8001bb6:	f002 fa4d 	bl	8004054 <HAL_DFSDM_FilterRegularStart_DMA>
    }

    if ((AudioInCtx[Instance].Device & ONBOARD_DIGITAL_MIC_MASK) != 0U)
 8001bba:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <BSP_AUDIO_IN_Record+0xb8>)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	214c      	movs	r1, #76	; 0x4c
 8001bc0:	fb01 f303 	mul.w	r3, r1, r3
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3304      	adds	r3, #4
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d00a      	beq.n	8001be8 <BSP_AUDIO_IN_Record+0x9c>
    {
      if (HAL_OK != HAL_DFSDM_FilterRegularStart_DMA(&DMic_OnBoard_DfsdmFilter,
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	490f      	ldr	r1, [pc, #60]	; (8001c14 <BSP_AUDIO_IN_Record+0xc8>)
 8001bd6:	4810      	ldr	r0, [pc, #64]	; (8001c18 <BSP_AUDIO_IN_Record+0xcc>)
 8001bd8:	f002 fa3c 	bl	8004054 <HAL_DFSDM_FilterRegularStart_DMA>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d002      	beq.n	8001be8 <BSP_AUDIO_IN_Record+0x9c>
                                                     (int32_t *) RecBuff,
                                                     NbrOfBytes))
      {
        ret =  BSP_ERROR_PERIPH_FAILURE;
 8001be2:	f06f 0303 	mvn.w	r3, #3
 8001be6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Update BSP AUDIO IN state */
  AudioInCtx[Instance].State = AUDIO_IN_STATE_RECORDING;
 8001be8:	4a06      	ldr	r2, [pc, #24]	; (8001c04 <BSP_AUDIO_IN_Record+0xb8>)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	214c      	movs	r1, #76	; 0x4c
 8001bee:	fb01 f303 	mul.w	r3, r1, r3
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3324      	adds	r3, #36	; 0x24
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	601a      	str	r2, [r3, #0]
  return ret;
 8001bfa:	697b      	ldr	r3, [r7, #20]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200024b8 	.word	0x200024b8
 8001c08:	2000244c 	.word	0x2000244c
 8001c0c:	2000263c 	.word	0x2000263c
 8001c10:	20002550 	.word	0x20002550
 8001c14:	200028a8 	.word	0x200028a8
 8001c18:	200027bc 	.word	0x200027bc

08001c1c <BSP_AUDIO_IN_SetVolume>:
  * @param  Instance  AUDIO IN Instance. It can be 0 when I2S / SPI is used or 1 if DFSDM is used
  * @param  Volume    Volume level to be returnd
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_SetVolume(uint32_t Instance, uint32_t Volume)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]

  if (Instance >= AUDIO_IN_INSTANCES_NBR)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d902      	bls.n	8001c36 <BSP_AUDIO_IN_SetVolume+0x1a>
  {
    return BSP_ERROR_WRONG_PARAM;
 8001c30:	f06f 0301 	mvn.w	r3, #1
 8001c34:	e00f      	b.n	8001c56 <BSP_AUDIO_IN_SetVolume+0x3a>
  }
  else if (Instance == 0U)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <BSP_AUDIO_IN_SetVolume+0x26>
  {
    return BSP_ERROR_WRONG_PARAM;
 8001c3c:	f06f 0301 	mvn.w	r3, #1
 8001c40:	e009      	b.n	8001c56 <BSP_AUDIO_IN_SetVolume+0x3a>
  }
  else
  {
    /* Update AudioIn Context */
    AudioInCtx[Instance].Volume = Volume;
 8001c42:	4a08      	ldr	r2, [pc, #32]	; (8001c64 <BSP_AUDIO_IN_SetVolume+0x48>)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	214c      	movs	r1, #76	; 0x4c
 8001c48:	fb01 f303 	mul.w	r3, r1, r3
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3320      	adds	r3, #32
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	601a      	str	r2, [r3, #0]
    /* Return BSP status */
    return ret;
 8001c54:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	200024b8 	.word	0x200024b8

08001c68 <HAL_DFSDM_FilterRegConvCpltCallback>:
using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter   DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);
  uint32_t j;

  if (AudioInCtx[1].IsMultiBuff == 1U)
 8001c70:	4ba3      	ldr	r3, [pc, #652]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d103      	bne.n	8001c80 <HAL_DFSDM_FilterRegConvCpltCallback+0x18>
  {
    /* Call the record update function to get the second half */
    BSP_AUDIO_IN_TransferComplete_CallBack(1);
 8001c78:	2001      	movs	r0, #1
 8001c7a:	f7fe fdf6 	bl	800086a <BSP_AUDIO_IN_TransferComplete_CallBack>
        AudioInCtx[1].pBuff[AudioInCtx[1].ChannelsNbr * j] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[1].oldOut, -32760, 32760);
      }
    }
    BSP_AUDIO_IN_TransferComplete_CallBack(1);
  }
}
 8001c7e:	e13a      	b.n	8001ef6 <HAL_DFSDM_FilterRegConvCpltCallback+0x28e>
    if ((AudioInCtx[1].Device & ONBOARD_DIGITAL_MIC_MASK) != 0U)
 8001c80:	4b9f      	ldr	r3, [pc, #636]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 80c3 	beq.w	8001e14 <HAL_DFSDM_FilterRegConvCpltCallback+0x1ac>
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT); j++)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	e0b5      	b.n	8001e00 <HAL_DFSDM_FilterRegConvCpltCallback+0x198>
        AudioInCtx[1].HP_Filters[0].Z = ((RecBuff[j + ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT)] / 256) * (int32_t)(AudioInCtx[1].Volume)) / 128;
 8001c94:	4b9a      	ldr	r3, [pc, #616]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c98:	4a9a      	ldr	r2, [pc, #616]	; (8001f04 <HAL_DFSDM_FilterRegConvCpltCallback+0x29c>)
 8001c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9e:	099a      	lsrs	r2, r3, #6
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a98      	ldr	r2, [pc, #608]	; (8001f08 <HAL_DFSDM_FilterRegConvCpltCallback+0x2a0>)
 8001ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	da00      	bge.n	8001cb0 <HAL_DFSDM_FilterRegConvCpltCallback+0x48>
 8001cae:	33ff      	adds	r3, #255	; 0xff
 8001cb0:	121b      	asrs	r3, r3, #8
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	4b92      	ldr	r3, [pc, #584]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001cb8:	fb02 f303 	mul.w	r3, r2, r3
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	da00      	bge.n	8001cc2 <HAL_DFSDM_FilterRegConvCpltCallback+0x5a>
 8001cc0:	337f      	adds	r3, #127	; 0x7f
 8001cc2:	11db      	asrs	r3, r3, #7
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b8e      	ldr	r3, [pc, #568]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cc8:	67da      	str	r2, [r3, #124]	; 0x7c
        AudioInCtx[1].HP_Filters[0].oldOut = (0xFC * (AudioInCtx[1].HP_Filters[0].oldOut + AudioInCtx[1].HP_Filters[0].Z - AudioInCtx[1].HP_Filters[0].oldIn)) / 256;
 8001cca:	4b8d      	ldr	r3, [pc, #564]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001ccc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001cd0:	4b8b      	ldr	r3, [pc, #556]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001cd4:	441a      	add	r2, r3
 8001cd6:	4b8a      	ldr	r3, [pc, #552]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001cdc:	1ad2      	subs	r2, r2, r3
 8001cde:	4613      	mov	r3, r2
 8001ce0:	019b      	lsls	r3, r3, #6
 8001ce2:	1a9b      	subs	r3, r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	da00      	bge.n	8001cec <HAL_DFSDM_FilterRegConvCpltCallback+0x84>
 8001cea:	33ff      	adds	r3, #255	; 0xff
 8001cec:	121b      	asrs	r3, r3, #8
 8001cee:	461a      	mov	r2, r3
 8001cf0:	4b83      	ldr	r3, [pc, #524]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cf2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        AudioInCtx[1].HP_Filters[0].oldIn = AudioInCtx[1].HP_Filters[0].Z;
 8001cf6:	4b82      	ldr	r3, [pc, #520]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001cfa:	4a81      	ldr	r2, [pc, #516]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001cfc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        AudioInCtx[1].pBuff[AudioInCtx[1].ChannelsNbr * j] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[0].oldOut, -32760, 32760);
 8001d00:	4b7f      	ldr	r3, [pc, #508]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d06:	4a81      	ldr	r2, [pc, #516]	; (8001f0c <HAL_DFSDM_FilterRegConvCpltCallback+0x2a4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	db0e      	blt.n	8001d2a <HAL_DFSDM_FilterRegConvCpltCallback+0xc2>
 8001d0c:	4b7c      	ldr	r3, [pc, #496]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d12:	f647 72f8 	movw	r2, #32760	; 0x7ff8
 8001d16:	4293      	cmp	r3, r2
 8001d18:	dc04      	bgt.n	8001d24 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>
 8001d1a:	4b79      	ldr	r3, [pc, #484]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	e004      	b.n	8001d2e <HAL_DFSDM_FilterRegConvCpltCallback+0xc6>
 8001d24:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 8001d28:	e001      	b.n	8001d2e <HAL_DFSDM_FilterRegConvCpltCallback+0xc6>
 8001d2a:	f248 0308 	movw	r3, #32776	; 0x8008
 8001d2e:	4a74      	ldr	r2, [pc, #464]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d30:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001d32:	4a73      	ldr	r2, [pc, #460]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d34:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001d36:	68f8      	ldr	r0, [r7, #12]
 8001d38:	fb00 f202 	mul.w	r2, r0, r2
 8001d3c:	0052      	lsls	r2, r2, #1
 8001d3e:	440a      	add	r2, r1
 8001d40:	8013      	strh	r3, [r2, #0]
        AudioInCtx[1].HP_Filters[1].Z = ((DFSDM_OUT[j + ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT)] / 256) * (int32_t)(AudioInCtx[1].Volume)) / 512;
 8001d42:	4b6f      	ldr	r3, [pc, #444]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d46:	4a6f      	ldr	r2, [pc, #444]	; (8001f04 <HAL_DFSDM_FilterRegConvCpltCallback+0x29c>)
 8001d48:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4c:	099a      	lsrs	r2, r3, #6
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4413      	add	r3, r2
 8001d52:	4a6f      	ldr	r2, [pc, #444]	; (8001f10 <HAL_DFSDM_FilterRegConvCpltCallback+0x2a8>)
 8001d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	da00      	bge.n	8001d5e <HAL_DFSDM_FilterRegConvCpltCallback+0xf6>
 8001d5c:	33ff      	adds	r3, #255	; 0xff
 8001d5e:	121b      	asrs	r3, r3, #8
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b67      	ldr	r3, [pc, #412]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	da01      	bge.n	8001d72 <HAL_DFSDM_FilterRegConvCpltCallback+0x10a>
 8001d6e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001d72:	125b      	asrs	r3, r3, #9
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b62      	ldr	r3, [pc, #392]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        AudioInCtx[1].HP_Filters[1].oldOut = (0xFC * (AudioInCtx[1].HP_Filters[1].oldOut + AudioInCtx[1].HP_Filters[1].Z - AudioInCtx[1].HP_Filters[1].oldIn)) / 256;
 8001d7c:	4b60      	ldr	r3, [pc, #384]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d7e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001d82:	4b5f      	ldr	r3, [pc, #380]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d88:	441a      	add	r2, r3
 8001d8a:	4b5d      	ldr	r3, [pc, #372]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d90:	1ad2      	subs	r2, r2, r3
 8001d92:	4613      	mov	r3, r2
 8001d94:	019b      	lsls	r3, r3, #6
 8001d96:	1a9b      	subs	r3, r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	da00      	bge.n	8001da0 <HAL_DFSDM_FilterRegConvCpltCallback+0x138>
 8001d9e:	33ff      	adds	r3, #255	; 0xff
 8001da0:	121b      	asrs	r3, r3, #8
 8001da2:	461a      	mov	r2, r3
 8001da4:	4b56      	ldr	r3, [pc, #344]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001da6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        AudioInCtx[1].HP_Filters[1].oldIn = AudioInCtx[1].HP_Filters[1].Z;
 8001daa:	4b55      	ldr	r3, [pc, #340]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db0:	4a53      	ldr	r2, [pc, #332]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001db2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        AudioInCtx[1].pBuff[(AudioInCtx[1].ChannelsNbr * j) + 1U] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[1].oldOut, -32760, 32760);
 8001db6:	4b52      	ldr	r3, [pc, #328]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dbc:	4a53      	ldr	r2, [pc, #332]	; (8001f0c <HAL_DFSDM_FilterRegConvCpltCallback+0x2a4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	db0e      	blt.n	8001de0 <HAL_DFSDM_FilterRegConvCpltCallback+0x178>
 8001dc2:	4b4f      	ldr	r3, [pc, #316]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dc8:	f647 72f8 	movw	r2, #32760	; 0x7ff8
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	dc04      	bgt.n	8001dda <HAL_DFSDM_FilterRegConvCpltCallback+0x172>
 8001dd0:	4b4b      	ldr	r3, [pc, #300]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001dd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	e004      	b.n	8001de4 <HAL_DFSDM_FilterRegConvCpltCallback+0x17c>
 8001dda:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 8001dde:	e001      	b.n	8001de4 <HAL_DFSDM_FilterRegConvCpltCallback+0x17c>
 8001de0:	f248 0308 	movw	r3, #32776	; 0x8008
 8001de4:	4a46      	ldr	r2, [pc, #280]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001de6:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001de8:	4a45      	ldr	r2, [pc, #276]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001dea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	fb00 f202 	mul.w	r2, r0, r2
 8001df2:	3201      	adds	r2, #1
 8001df4:	0052      	lsls	r2, r2, #1
 8001df6:	440a      	add	r2, r1
 8001df8:	8013      	strh	r3, [r2, #0]
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT); j++)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	4b3f      	ldr	r3, [pc, #252]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e04:	4a3f      	ldr	r2, [pc, #252]	; (8001f04 <HAL_DFSDM_FilterRegConvCpltCallback+0x29c>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	099b      	lsrs	r3, r3, #6
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	f4ff af40 	bcc.w	8001c94 <HAL_DFSDM_FilterRegConvCpltCallback+0x2c>
    if (AudioInCtx[1].Device == ONBOARD_ANALOG_MIC_MASK)
 8001e14:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d169      	bne.n	8001ef0 <HAL_DFSDM_FilterRegConvCpltCallback+0x288>
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT); j++)
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	e05d      	b.n	8001ede <HAL_DFSDM_FilterRegConvCpltCallback+0x276>
        AudioInCtx[1].HP_Filters[1].Z = ((DFSDM_OUT[j + ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT)] / 256) * (int32_t)(AudioInCtx[1].Volume)) / 512;
 8001e22:	4b37      	ldr	r3, [pc, #220]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e26:	4a37      	ldr	r2, [pc, #220]	; (8001f04 <HAL_DFSDM_FilterRegConvCpltCallback+0x29c>)
 8001e28:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2c:	099a      	lsrs	r2, r3, #6
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	4413      	add	r3, r2
 8001e32:	4a37      	ldr	r2, [pc, #220]	; (8001f10 <HAL_DFSDM_FilterRegConvCpltCallback+0x2a8>)
 8001e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da00      	bge.n	8001e3e <HAL_DFSDM_FilterRegConvCpltCallback+0x1d6>
 8001e3c:	33ff      	adds	r3, #255	; 0xff
 8001e3e:	121b      	asrs	r3, r3, #8
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b2f      	ldr	r3, [pc, #188]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001e46:	fb02 f303 	mul.w	r3, r2, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	da01      	bge.n	8001e52 <HAL_DFSDM_FilterRegConvCpltCallback+0x1ea>
 8001e4e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001e52:	125b      	asrs	r3, r3, #9
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b2a      	ldr	r3, [pc, #168]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        AudioInCtx[1].HP_Filters[1].oldOut = (0xFC * (AudioInCtx[1].HP_Filters[1].oldOut + AudioInCtx[1].HP_Filters[1].Z - AudioInCtx[1].HP_Filters[1].oldIn)) / 256;
 8001e5c:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e5e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001e62:	4b27      	ldr	r3, [pc, #156]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e68:	441a      	add	r2, r3
 8001e6a:	4b25      	ldr	r3, [pc, #148]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e70:	1ad2      	subs	r2, r2, r3
 8001e72:	4613      	mov	r3, r2
 8001e74:	019b      	lsls	r3, r3, #6
 8001e76:	1a9b      	subs	r3, r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	da00      	bge.n	8001e80 <HAL_DFSDM_FilterRegConvCpltCallback+0x218>
 8001e7e:	33ff      	adds	r3, #255	; 0xff
 8001e80:	121b      	asrs	r3, r3, #8
 8001e82:	461a      	mov	r2, r3
 8001e84:	4b1e      	ldr	r3, [pc, #120]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        AudioInCtx[1].HP_Filters[1].oldIn = AudioInCtx[1].HP_Filters[1].Z;
 8001e8a:	4b1d      	ldr	r3, [pc, #116]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e90:	4a1b      	ldr	r2, [pc, #108]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        AudioInCtx[1].pBuff[AudioInCtx[1].ChannelsNbr * j] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[1].oldOut, -32760, 32760);
 8001e96:	4b1a      	ldr	r3, [pc, #104]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e9c:	4a1b      	ldr	r2, [pc, #108]	; (8001f0c <HAL_DFSDM_FilterRegConvCpltCallback+0x2a4>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	db0e      	blt.n	8001ec0 <HAL_DFSDM_FilterRegConvCpltCallback+0x258>
 8001ea2:	4b17      	ldr	r3, [pc, #92]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ea8:	f647 72f8 	movw	r2, #32760	; 0x7ff8
 8001eac:	4293      	cmp	r3, r2
 8001eae:	dc04      	bgt.n	8001eba <HAL_DFSDM_FilterRegConvCpltCallback+0x252>
 8001eb0:	4b13      	ldr	r3, [pc, #76]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001eb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	e004      	b.n	8001ec4 <HAL_DFSDM_FilterRegConvCpltCallback+0x25c>
 8001eba:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 8001ebe:	e001      	b.n	8001ec4 <HAL_DFSDM_FilterRegConvCpltCallback+0x25c>
 8001ec0:	f248 0308 	movw	r3, #32776	; 0x8008
 8001ec4:	4a0e      	ldr	r2, [pc, #56]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001ec6:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001ec8:	4a0d      	ldr	r2, [pc, #52]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001eca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	fb00 f202 	mul.w	r2, r0, r2
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	440a      	add	r2, r1
 8001ed6:	8013      	strh	r3, [r2, #0]
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U) * N_MS_PER_INTERRUPT); j++)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	3301      	adds	r3, #1
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <HAL_DFSDM_FilterRegConvCpltCallback+0x298>)
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee2:	4a08      	ldr	r2, [pc, #32]	; (8001f04 <HAL_DFSDM_FilterRegConvCpltCallback+0x29c>)
 8001ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee8:	099b      	lsrs	r3, r3, #6
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d398      	bcc.n	8001e22 <HAL_DFSDM_FilterRegConvCpltCallback+0x1ba>
    BSP_AUDIO_IN_TransferComplete_CallBack(1);
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	f7fe fcba 	bl	800086a <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	200024b8 	.word	0x200024b8
 8001f04:	10624dd3 	.word	0x10624dd3
 8001f08:	200028a8 	.word	0x200028a8
 8001f0c:	ffff8008 	.word	0xffff8008
 8001f10:	2000263c 	.word	0x2000263c

08001f14 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter   DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);
  uint32_t j;

  if (AudioInCtx[1].IsMultiBuff == 1U)
 8001f1c:	4b98      	ldr	r3, [pc, #608]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d103      	bne.n	8001f2c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18>
  {
    /* Call the record update function to get the second half */
    BSP_AUDIO_IN_HalfTransfer_CallBack(1);
 8001f24:	2001      	movs	r0, #1
 8001f26:	f7fe fc95 	bl	8000854 <BSP_AUDIO_IN_HalfTransfer_CallBack>
      }
    }
    BSP_AUDIO_IN_HalfTransfer_CallBack(1);
  }

}
 8001f2a:	e125      	b.n	8002178 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x264>
    if ((AudioInCtx[1].Device & ONBOARD_DIGITAL_MIC_MASK) != 0U)
 8001f2c:	4b94      	ldr	r3, [pc, #592]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 80b5 	beq.w	80020a4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x190>
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U)* N_MS_PER_INTERRUPT); j++)
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	e0a7      	b.n	8002090 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x17c>
        AudioInCtx[1].HP_Filters[0].Z = ((RecBuff[j] / 256) * (int32_t)(AudioInCtx[1].Volume)) / 128;
 8001f40:	4a90      	ldr	r2, [pc, #576]	; (8002184 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x270>)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	da00      	bge.n	8001f4e <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x3a>
 8001f4c:	33ff      	adds	r3, #255	; 0xff
 8001f4e:	121b      	asrs	r3, r3, #8
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b8b      	ldr	r3, [pc, #556]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f56:	fb02 f303 	mul.w	r3, r2, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	da00      	bge.n	8001f60 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x4c>
 8001f5e:	337f      	adds	r3, #127	; 0x7f
 8001f60:	11db      	asrs	r3, r3, #7
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b86      	ldr	r3, [pc, #536]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f66:	67da      	str	r2, [r3, #124]	; 0x7c
        AudioInCtx[1].HP_Filters[0].oldOut = (0xFC * (AudioInCtx[1].HP_Filters[0].oldOut + AudioInCtx[1].HP_Filters[0].Z - AudioInCtx[1].HP_Filters[0].oldIn)) / 256;
 8001f68:	4b85      	ldr	r3, [pc, #532]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f6a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001f6e:	4b84      	ldr	r3, [pc, #528]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001f72:	441a      	add	r2, r3
 8001f74:	4b82      	ldr	r3, [pc, #520]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f7a:	1ad2      	subs	r2, r2, r3
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	019b      	lsls	r3, r3, #6
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	da00      	bge.n	8001f8a <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x76>
 8001f88:	33ff      	adds	r3, #255	; 0xff
 8001f8a:	121b      	asrs	r3, r3, #8
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b7c      	ldr	r3, [pc, #496]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        AudioInCtx[1].HP_Filters[0].oldIn = AudioInCtx[1].HP_Filters[0].Z;
 8001f94:	4b7a      	ldr	r3, [pc, #488]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001f98:	4a79      	ldr	r2, [pc, #484]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001f9a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        AudioInCtx[1].pBuff[AudioInCtx[1].ChannelsNbr * (j)] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[0].oldOut, -32760, 32760);
 8001f9e:	4b78      	ldr	r3, [pc, #480]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fa4:	4a78      	ldr	r2, [pc, #480]	; (8002188 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x274>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	db0e      	blt.n	8001fc8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xb4>
 8001faa:	4b75      	ldr	r3, [pc, #468]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fb0:	f647 72f8 	movw	r2, #32760	; 0x7ff8
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	dc04      	bgt.n	8001fc2 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xae>
 8001fb8:	4b71      	ldr	r3, [pc, #452]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	e004      	b.n	8001fcc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xb8>
 8001fc2:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 8001fc6:	e001      	b.n	8001fcc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xb8>
 8001fc8:	f248 0308 	movw	r3, #32776	; 0x8008
 8001fcc:	4a6c      	ldr	r2, [pc, #432]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001fce:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001fd0:	4a6b      	ldr	r2, [pc, #428]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001fd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	fb00 f202 	mul.w	r2, r0, r2
 8001fda:	0052      	lsls	r2, r2, #1
 8001fdc:	440a      	add	r2, r1
 8001fde:	8013      	strh	r3, [r2, #0]
        AudioInCtx[1].HP_Filters[1].Z = ((DFSDM_OUT[j]  / 256) * (int32_t)(AudioInCtx[1].Volume)) / 512;
 8001fe0:	4a6a      	ldr	r2, [pc, #424]	; (800218c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x278>)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	da00      	bge.n	8001fee <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xda>
 8001fec:	33ff      	adds	r3, #255	; 0xff
 8001fee:	121b      	asrs	r3, r3, #8
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4b63      	ldr	r3, [pc, #396]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8001ff4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ff6:	fb02 f303 	mul.w	r3, r2, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	da01      	bge.n	8002002 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xee>
 8001ffe:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002002:	125b      	asrs	r3, r3, #9
 8002004:	461a      	mov	r2, r3
 8002006:	4b5e      	ldr	r3, [pc, #376]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002008:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        AudioInCtx[1].HP_Filters[1].oldOut = (0xFC * (AudioInCtx[1].HP_Filters[1].oldOut + AudioInCtx[1].HP_Filters[1].Z - AudioInCtx[1].HP_Filters[1].oldIn)) / 256;
 800200c:	4b5c      	ldr	r3, [pc, #368]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800200e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002012:	4b5b      	ldr	r3, [pc, #364]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002018:	441a      	add	r2, r3
 800201a:	4b59      	ldr	r3, [pc, #356]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800201c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002020:	1ad2      	subs	r2, r2, r3
 8002022:	4613      	mov	r3, r2
 8002024:	019b      	lsls	r3, r3, #6
 8002026:	1a9b      	subs	r3, r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	da00      	bge.n	8002030 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x11c>
 800202e:	33ff      	adds	r3, #255	; 0xff
 8002030:	121b      	asrs	r3, r3, #8
 8002032:	461a      	mov	r2, r3
 8002034:	4b52      	ldr	r3, [pc, #328]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002036:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        AudioInCtx[1].HP_Filters[1].oldIn = AudioInCtx[1].HP_Filters[1].Z;
 800203a:	4b51      	ldr	r3, [pc, #324]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800203c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002040:	4a4f      	ldr	r2, [pc, #316]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        AudioInCtx[1].pBuff[(AudioInCtx[1].ChannelsNbr * j) + 1U] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[1].oldOut, -32760, 32760);
 8002046:	4b4e      	ldr	r3, [pc, #312]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800204c:	4a4e      	ldr	r2, [pc, #312]	; (8002188 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x274>)
 800204e:	4293      	cmp	r3, r2
 8002050:	db0e      	blt.n	8002070 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x15c>
 8002052:	4b4b      	ldr	r3, [pc, #300]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002054:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002058:	f647 72f8 	movw	r2, #32760	; 0x7ff8
 800205c:	4293      	cmp	r3, r2
 800205e:	dc04      	bgt.n	800206a <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x156>
 8002060:	4b47      	ldr	r3, [pc, #284]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002062:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002066:	b29b      	uxth	r3, r3
 8002068:	e004      	b.n	8002074 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x160>
 800206a:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 800206e:	e001      	b.n	8002074 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x160>
 8002070:	f248 0308 	movw	r3, #32776	; 0x8008
 8002074:	4a42      	ldr	r2, [pc, #264]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002076:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8002078:	4a41      	ldr	r2, [pc, #260]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800207a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	fb00 f202 	mul.w	r2, r0, r2
 8002082:	3201      	adds	r2, #1
 8002084:	0052      	lsls	r2, r2, #1
 8002086:	440a      	add	r2, r1
 8002088:	8013      	strh	r3, [r2, #0]
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U)* N_MS_PER_INTERRUPT); j++)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	3301      	adds	r3, #1
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	4b3b      	ldr	r3, [pc, #236]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002094:	4a3e      	ldr	r2, [pc, #248]	; (8002190 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x27c>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	099b      	lsrs	r3, r3, #6
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	429a      	cmp	r2, r3
 80020a0:	f4ff af4e 	bcc.w	8001f40 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x2c>
    if (AudioInCtx[1].Device == ONBOARD_ANALOG_MIC_MASK)
 80020a4:	4b36      	ldr	r3, [pc, #216]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 80020a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d162      	bne.n	8002172 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x25e>
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U)* N_MS_PER_INTERRUPT); j++)
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	e056      	b.n	8002160 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x24c>
        AudioInCtx[1].HP_Filters[1].Z = ((DFSDM_OUT[j]  / 256) * (int32_t)(AudioInCtx[1].Volume)) / 512;
 80020b2:	4a36      	ldr	r2, [pc, #216]	; (800218c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x278>)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	da00      	bge.n	80020c0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1ac>
 80020be:	33ff      	adds	r3, #255	; 0xff
 80020c0:	121b      	asrs	r3, r3, #8
 80020c2:	461a      	mov	r2, r3
 80020c4:	4b2e      	ldr	r3, [pc, #184]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 80020c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020c8:	fb02 f303 	mul.w	r3, r2, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	da01      	bge.n	80020d4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1c0>
 80020d0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80020d4:	125b      	asrs	r3, r3, #9
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b29      	ldr	r3, [pc, #164]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 80020da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        AudioInCtx[1].HP_Filters[1].oldOut = (0xFC * (AudioInCtx[1].HP_Filters[1].oldOut + AudioInCtx[1].HP_Filters[1].Z - AudioInCtx[1].HP_Filters[1].oldIn)) / 256;
 80020de:	4b28      	ldr	r3, [pc, #160]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 80020e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80020e4:	4b26      	ldr	r3, [pc, #152]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 80020e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ea:	441a      	add	r2, r3
 80020ec:	4b24      	ldr	r3, [pc, #144]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 80020ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f2:	1ad2      	subs	r2, r2, r3
 80020f4:	4613      	mov	r3, r2
 80020f6:	019b      	lsls	r3, r3, #6
 80020f8:	1a9b      	subs	r3, r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	da00      	bge.n	8002102 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1ee>
 8002100:	33ff      	adds	r3, #255	; 0xff
 8002102:	121b      	asrs	r3, r3, #8
 8002104:	461a      	mov	r2, r3
 8002106:	4b1e      	ldr	r3, [pc, #120]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002108:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        AudioInCtx[1].HP_Filters[1].oldIn = AudioInCtx[1].HP_Filters[1].Z;
 800210c:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800210e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002112:	4a1b      	ldr	r2, [pc, #108]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002114:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        AudioInCtx[1].pBuff[AudioInCtx[1].ChannelsNbr * j] = (uint16_t) SaturaLH(AudioInCtx[1].HP_Filters[1].oldOut, -32760, 32760);
 8002118:	4b19      	ldr	r3, [pc, #100]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800211a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800211e:	4a1a      	ldr	r2, [pc, #104]	; (8002188 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x274>)
 8002120:	4293      	cmp	r3, r2
 8002122:	db0e      	blt.n	8002142 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x22e>
 8002124:	4b16      	ldr	r3, [pc, #88]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002126:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800212a:	f647 72f8 	movw	r2, #32760	; 0x7ff8
 800212e:	4293      	cmp	r3, r2
 8002130:	dc04      	bgt.n	800213c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x228>
 8002132:	4b13      	ldr	r3, [pc, #76]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002134:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002138:	b29b      	uxth	r3, r3
 800213a:	e004      	b.n	8002146 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x232>
 800213c:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 8002140:	e001      	b.n	8002146 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x232>
 8002142:	f248 0308 	movw	r3, #32776	; 0x8008
 8002146:	4a0e      	ldr	r2, [pc, #56]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002148:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800214a:	4a0d      	ldr	r2, [pc, #52]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 800214c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	fb00 f202 	mul.w	r2, r0, r2
 8002154:	0052      	lsls	r2, r2, #1
 8002156:	440a      	add	r2, r1
 8002158:	8013      	strh	r3, [r2, #0]
      for (j = 0U; j < ((AudioInCtx[1].SampleRate / 1000U)* N_MS_PER_INTERRUPT); j++)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	3301      	adds	r3, #1
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	4b07      	ldr	r3, [pc, #28]	; (8002180 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26c>)
 8002162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002164:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x27c>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	099b      	lsrs	r3, r3, #6
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	429a      	cmp	r2, r3
 8002170:	d39f      	bcc.n	80020b2 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x19e>
    BSP_AUDIO_IN_HalfTransfer_CallBack(1);
 8002172:	2001      	movs	r0, #1
 8002174:	f7fe fb6e 	bl	8000854 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200024b8 	.word	0x200024b8
 8002184:	200028a8 	.word	0x200028a8
 8002188:	ffff8008 	.word	0xffff8008
 800218c:	2000263c 	.word	0x2000263c
 8002190:	10624dd3 	.word	0x10624dd3

08002194 <MX_DFSDM_Init>:
  *         - Oversampling = CLK(input DFSDM)/(Clock_Divider * AudioFreq)
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_DFSDM_Init(DFSDM_Filter_HandleTypeDef *hDfsdmFilter,
                                       DFSDM_Channel_HandleTypeDef *hDfsdmChannel, MX_DFSDM_Config *MXConfig)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80021a0:	4b73      	ldr	r3, [pc, #460]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021a4:	4a72      	ldr	r2, [pc, #456]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021a6:	f043 0304 	orr.w	r3, r3, #4
 80021aa:	6493      	str	r3, [r2, #72]	; 0x48
 80021ac:	4b70      	ldr	r3, [pc, #448]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_DFSDM_CLK_ENABLE();
 80021b8:	4b6d      	ldr	r3, [pc, #436]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021bc:	4a6c      	ldr	r2, [pc, #432]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021c2:	6613      	str	r3, [r2, #96]	; 0x60
 80021c4:	4b6a      	ldr	r3, [pc, #424]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021cc:	61bb      	str	r3, [r7, #24]
 80021ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021d0:	4b67      	ldr	r3, [pc, #412]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021d4:	4a66      	ldr	r2, [pc, #408]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	6493      	str	r3, [r2, #72]	; 0x48
 80021dc:	4b64      	ldr	r3, [pc, #400]	; (8002370 <MX_DFSDM_Init+0x1dc>)
 80021de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697b      	ldr	r3, [r7, #20]

  /* MIC channels initialization */
  __HAL_DFSDM_CHANNEL_RESET_HANDLE_STATE(hDfsdmChannel);
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hDfsdmChannel->Instance                      = MXConfig->ChannelInstance;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	601a      	str	r2, [r3, #0]
  hDfsdmChannel->Init.OutputClock.Activation   = MXConfig->Activation;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	711a      	strb	r2, [r3, #4]
  hDfsdmChannel->Init.OutputClock.Selection    = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002208:	609a      	str	r2, [r3, #8]
  hDfsdmChannel->Init.OutputClock.Divider      = (uint32_t)(MXConfig->ClockDivider);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1a      	ldr	r2, [r3, #32]
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	60da      	str	r2, [r3, #12]
  hDfsdmChannel->Init.Input.Multiplexer        = MXConfig->Multiplexer;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	611a      	str	r2, [r3, #16]
  hDfsdmChannel->Init.Input.DataPacking        = DFSDM_CHANNEL_STANDARD_MODE;
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	2200      	movs	r2, #0
 800221e:	615a      	str	r2, [r3, #20]
  hDfsdmChannel->Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	2204      	movs	r2, #4
 8002224:	621a      	str	r2, [r3, #32]
  hDfsdmChannel->Init.Awd.FilterOrder          = DFSDM_CHANNEL_FASTSINC_ORDER;
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	2200      	movs	r2, #0
 800222a:	625a      	str	r2, [r3, #36]	; 0x24
  hDfsdmChannel->Init.Awd.Oversampling         = 10;
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	220a      	movs	r2, #10
 8002230:	629a      	str	r2, [r3, #40]	; 0x28
  hDfsdmChannel->Init.Offset                   = 0;
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	2200      	movs	r2, #0
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c
  hDfsdmChannel->Init.RightBitShift            = MXConfig->RightBitShift;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	631a      	str	r2, [r3, #48]	; 0x30
  hDfsdmChannel->Init.Input.Pins               = MXConfig->DigitalMicPins;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	695a      	ldr	r2, [r3, #20]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	619a      	str	r2, [r3, #24]
  hDfsdmChannel->Init.SerialInterface.Type     = MXConfig->DigitalMicType;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699a      	ldr	r2, [r3, #24]
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	61da      	str	r2, [r3, #28]

  if (HAL_OK != HAL_DFSDM_ChannelInit(hDfsdmChannel))
 8002250:	68b8      	ldr	r0, [r7, #8]
 8002252:	f001 fcf7 	bl	8003c44 <HAL_DFSDM_ChannelInit>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_DFSDM_Init+0xcc>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e083      	b.n	8002368 <MX_DFSDM_Init+0x1d4>
  }

  /* MIC filters  initialization */
  __HAL_DFSDM_FILTER_RESET_HANDLE_STATE(hDfsdmFilter);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  hDfsdmFilter->Instance                          = MXConfig->FilterInstance;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	601a      	str	r2, [r3, #0]
  hDfsdmFilter->Init.RegularParam.Trigger         = MXConfig->RegularTrigger;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	605a      	str	r2, [r3, #4]
  hDfsdmFilter->Init.RegularParam.FastMode        = ENABLE;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2201      	movs	r2, #1
 800227c:	721a      	strb	r2, [r3, #8]
  hDfsdmFilter->Init.RegularParam.DmaMode         = ENABLE;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2201      	movs	r2, #1
 8002282:	725a      	strb	r2, [r3, #9]
  hDfsdmFilter->Init.InjectedParam.Trigger        = DFSDM_FILTER_SW_TRIGGER;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	60da      	str	r2, [r3, #12]
  hDfsdmFilter->Init.InjectedParam.ScanMode       = DISABLE;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	741a      	strb	r2, [r3, #16]
  hDfsdmFilter->Init.InjectedParam.DmaMode        = MXConfig->DmaMode;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	745a      	strb	r2, [r3, #17]
  hDfsdmFilter->Init.InjectedParam.ExtTrigger     = DFSDM_FILTER_EXT_TRIG_TIM1_TRGO;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	615a      	str	r2, [r3, #20]
  hDfsdmFilter->Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_RISING_EDGE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a6:	619a      	str	r2, [r3, #24]
  hDfsdmFilter->Init.FilterParam.SincOrder        = MXConfig->SincOrder;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	61da      	str	r2, [r3, #28]
  hDfsdmFilter->Init.FilterParam.Oversampling     = MXConfig->Oversampling;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	621a      	str	r2, [r3, #32]
  hDfsdmFilter->Init.FilterParam.IntOversampling  = 1;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2201      	movs	r2, #1
 80022bc:	625a      	str	r2, [r3, #36]	; 0x24

  if (HAL_DFSDM_FilterInit(hDfsdmFilter) != HAL_OK)
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f001 fd9e 	bl	8003e00 <HAL_DFSDM_FilterInit>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <MX_DFSDM_Init+0x13a>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e04c      	b.n	8002368 <MX_DFSDM_Init+0x1d4>
  }

  /* Configure injected channel */
  if (HAL_DFSDM_FilterConfigRegChannel(hDfsdmFilter, MXConfig->Channel4Filter, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	2201      	movs	r2, #1
 80022d4:	4619      	mov	r1, r3
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f001 fe76 	bl	8003fc8 <HAL_DFSDM_FilterConfigRegChannel>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_DFSDM_Init+0x152>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e040      	b.n	8002368 <MX_DFSDM_Init+0x1d4>
  }

  /* Configure DMA for AMic_Onboard */
  if (MXConfig->FilterInstance == AMIC_ONBOARD_FILTER)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a22      	ldr	r2, [pc, #136]	; (8002374 <MX_DFSDM_Init+0x1e0>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d13a      	bne.n	8002366 <MX_DFSDM_Init+0x1d2>
  {
    AMic_OnBoard_Dma.Init.Request = DMA_REQUEST_ANALOG;
 80022f0:	4b21      	ldr	r3, [pc, #132]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 80022f2:	2257      	movs	r2, #87	; 0x57
 80022f4:	605a      	str	r2, [r3, #4]
    AMic_OnBoard_Dma.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022f6:	4b20      	ldr	r3, [pc, #128]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
    AMic_OnBoard_Dma.Init.PeriphInc = DMA_PINC_DISABLE;
 80022fc:	4b1e      	ldr	r3, [pc, #120]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	60da      	str	r2, [r3, #12]
    AMic_OnBoard_Dma.Init.MemInc = DMA_MINC_ENABLE;
 8002302:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002304:	2280      	movs	r2, #128	; 0x80
 8002306:	611a      	str	r2, [r3, #16]
    AMic_OnBoard_Dma.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002308:	4b1b      	ldr	r3, [pc, #108]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 800230a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800230e:	615a      	str	r2, [r3, #20]
    AMic_OnBoard_Dma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002310:	4b19      	ldr	r3, [pc, #100]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002312:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002316:	619a      	str	r2, [r3, #24]
    AMic_OnBoard_Dma.Init.Mode = DMA_CIRCULAR;
 8002318:	4b17      	ldr	r3, [pc, #92]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 800231a:	2220      	movs	r2, #32
 800231c:	61da      	str	r2, [r3, #28]
    AMic_OnBoard_Dma.Init.Priority = DMA_PRIORITY_HIGH;
 800231e:	4b16      	ldr	r3, [pc, #88]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002320:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002324:	621a      	str	r2, [r3, #32]
    AMic_OnBoard_Dma.Instance = DFSDM_DMA_ANALOG;
 8002326:	4b14      	ldr	r3, [pc, #80]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002328:	4a14      	ldr	r2, [pc, #80]	; (800237c <MX_DFSDM_Init+0x1e8>)
 800232a:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hDfsdmFilter, hdmaReg, AMic_OnBoard_Dma);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4a12      	ldr	r2, [pc, #72]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002330:	629a      	str	r2, [r3, #40]	; 0x28
 8002332:	4a11      	ldr	r2, [pc, #68]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6293      	str	r3, [r2, #40]	; 0x28

    if (AudioInCtx[1].ChannelsNbr == 1U)
 8002338:	4b11      	ldr	r3, [pc, #68]	; (8002380 <MX_DFSDM_Init+0x1ec>)
 800233a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233c:	2b01      	cmp	r3, #1
 800233e:	d103      	bne.n	8002348 <MX_DFSDM_Init+0x1b4>
    {
      /* Reset DMA handle state */
      __HAL_DMA_RESET_HANDLE_STATE(&AMic_OnBoard_Dma);
 8002340:	4b0d      	ldr	r3, [pc, #52]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 8002342:	2200      	movs	r2, #0
 8002344:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }

    /* Configure the DMA Channel */
    (void)HAL_DMA_Init(&AMic_OnBoard_Dma);
 8002348:	480b      	ldr	r0, [pc, #44]	; (8002378 <MX_DFSDM_Init+0x1e4>)
 800234a:	f002 f95b 	bl	8004604 <HAL_DMA_Init>

    if (AudioInCtx[1].ChannelsNbr == 1U)
 800234e:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <MX_DFSDM_Init+0x1ec>)
 8002350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002352:	2b01      	cmp	r3, #1
 8002354:	d107      	bne.n	8002366 <MX_DFSDM_Init+0x1d2>
    {
      HAL_NVIC_SetPriority(DFSDM_DMA_ANALOG_IRQn, BSP_AUDIO_IN_IT_PRIORITY, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	2106      	movs	r1, #6
 800235a:	200e      	movs	r0, #14
 800235c:	f001 fc1f 	bl	8003b9e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DFSDM_DMA_ANALOG_IRQn);
 8002360:	200e      	movs	r0, #14
 8002362:	f001 fc38 	bl	8003bd6 <HAL_NVIC_EnableIRQ>
    }
  }

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3720      	adds	r7, #32
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40021000 	.word	0x40021000
 8002374:	40016180 	.word	0x40016180
 8002378:	200025dc 	.word	0x200025dc
 800237c:	40020044 	.word	0x40020044
 8002380:	200024b8 	.word	0x200024b8

08002384 <MX_ADC1_Init>:
  * @param  None
  * @retval None
  */
/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800238a:	463b      	mov	r3, r7
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]
 8002398:	615a      	str	r2, [r3, #20]

  /* Enable ADC1 if it's necessary */
  (void)BSP_ADC1_Initialization(ADC1_FOR_AUDIO);
 800239a:	2001      	movs	r0, #1
 800239c:	f7ff f894 	bl	80014c8 <BSP_ADC1_Initialization>
  HAL_ADC_Audio_MspInit(&ADC1_Handle);
 80023a0:	480c      	ldr	r0, [pc, #48]	; (80023d4 <MX_ADC1_Init+0x50>)
 80023a2:	f000 f8ed 	bl	8002580 <HAL_ADC_Audio_MspInit>

  /**Configure Regular Channel */
  sConfig.Channel = ADC_CHANNEL_2;
 80023a6:	4b0c      	ldr	r3, [pc, #48]	; (80023d8 <MX_ADC1_Init+0x54>)
 80023a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023aa:	2306      	movs	r3, #6
 80023ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLE_TIME;
 80023ae:	2302      	movs	r3, #2
 80023b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80023b2:	237f      	movs	r3, #127	; 0x7f
 80023b4:	60fb      	str	r3, [r7, #12]

#if (DECIMATION_RATIO_DFSDM != 1)
  sConfig.OffsetNumber = ADC_OFFSET_1;             /* Offset subtraction */
 80023b6:	2300      	movs	r3, #0
 80023b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0x800;                                 /* Parameter discarded because offset correction is disabled */
 80023ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023be:	617b      	str	r3, [r7, #20]
#endif

  (void)HAL_ADC_ConfigChannel(&ADC1_Handle, &sConfig);
 80023c0:	463b      	mov	r3, r7
 80023c2:	4619      	mov	r1, r3
 80023c4:	4803      	ldr	r0, [pc, #12]	; (80023d4 <MX_ADC1_Init+0x50>)
 80023c6:	f000 fdc7 	bl	8002f58 <HAL_ADC_ConfigChannel>
}
 80023ca:	bf00      	nop
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	2000244c 	.word	0x2000244c
 80023d8:	08600004 	.word	0x08600004

080023dc <DFSDM_ChannelMspInit>:
  * @brief  Initialize the DFSDM channel MSP.
  * @param  hDfsdmChannel DFSDM Channel handle
  * @retval None
  */
void DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef *hDfsdmChannel)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	; 0x28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable DFSDM clock */
  __HAL_RCC_DFSDM1_CLK_ENABLE();
 80023e4:	4b26      	ldr	r3, [pc, #152]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 80023e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023e8:	4a25      	ldr	r2, [pc, #148]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 80023ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ee:	6613      	str	r3, [r2, #96]	; 0x60
 80023f0:	4b23      	ldr	r3, [pc, #140]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 80023f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	693b      	ldr	r3, [r7, #16]

  if ((AudioInCtx[1].Device & ONBOARD_DIGITAL_MIC_MASK) != 0U)
 80023fc:	4b21      	ldr	r3, [pc, #132]	; (8002484 <DFSDM_ChannelMspInit+0xa8>)
 80023fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d037      	beq.n	8002478 <DFSDM_ChannelMspInit+0x9c>
  {
    if (hDfsdmChannel->Instance == DMIC_ONBOARD_CHANNEL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a1e      	ldr	r2, [pc, #120]	; (8002488 <DFSDM_ChannelMspInit+0xac>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d132      	bne.n	8002478 <DFSDM_ChannelMspInit+0x9c>
    {
      /* Enable GPIO clock */
      DMIC_ONBOARD_DATAIN_GPIO_CLK_ENABLE();
 8002412:	4b1b      	ldr	r3, [pc, #108]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 8002414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002416:	4a1a      	ldr	r2, [pc, #104]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 8002418:	f043 0302 	orr.w	r3, r3, #2
 800241c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800241e:	4b18      	ldr	r3, [pc, #96]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 8002420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
      DMIC_ONBOARD_CKOUT_GPIO_CLK_ENABLE();
 800242a:	4b15      	ldr	r3, [pc, #84]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 800242c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800242e:	4a14      	ldr	r2, [pc, #80]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 8002430:	f043 0310 	orr.w	r3, r3, #16
 8002434:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002436:	4b12      	ldr	r3, [pc, #72]	; (8002480 <DFSDM_ChannelMspInit+0xa4>)
 8002438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]

      /* DFSDM pins configuration: DFSDM_CKOUT, DMIC_DATIN1 pins ------------------*/
      GPIO_InitStruct.Pin = DMIC_ONBOARD_CKOUT_PIN;
 8002442:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002446:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002448:	2302      	movs	r3, #2
 800244a:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800244c:	2302      	movs	r3, #2
 800244e:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Alternate = DMIC_ONBOARD_CKOUT_DATIN_AF;
 8002454:	2306      	movs	r3, #6
 8002456:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(DMIC_ONBOARD_CKOUT_GPIO_PORT, &GPIO_InitStruct);
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	4619      	mov	r1, r3
 800245e:	480b      	ldr	r0, [pc, #44]	; (800248c <DFSDM_ChannelMspInit+0xb0>)
 8002460:	f002 fbd8 	bl	8004c14 <HAL_GPIO_Init>

      /* DFSDM pin configuration: DMIC_DATIN1 pin --------------------------------*/
      GPIO_InitStruct.Pin = DMIC_ONBOARD_DATIN_PIN;
 8002464:	2340      	movs	r3, #64	; 0x40
 8002466:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = DMIC_ONBOARD_DATAIN_DATIN_AF ;
 8002468:	2306      	movs	r3, #6
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(DMIC_ONBOARD_DATIN_GPIO_PORT, &GPIO_InitStruct);
 800246c:	f107 0314 	add.w	r3, r7, #20
 8002470:	4619      	mov	r1, r3
 8002472:	4807      	ldr	r0, [pc, #28]	; (8002490 <DFSDM_ChannelMspInit+0xb4>)
 8002474:	f002 fbce 	bl	8004c14 <HAL_GPIO_Init>
    }
  }
}
 8002478:	bf00      	nop
 800247a:	3728      	adds	r7, #40	; 0x28
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000
 8002484:	200024b8 	.word	0x200024b8
 8002488:	400160a0 	.word	0x400160a0
 800248c:	48001000 	.word	0x48001000
 8002490:	48000400 	.word	0x48000400

08002494 <DFSDM_FilterMspInit>:
  * @brief  Initialize the DFSDM filter MSP.
  * @param  hDfsdmFilter DFSDM Filter handle
  * @retval None
  */
void DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hDfsdmFilter)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Enable DFSDM clock */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800249c:	4b32      	ldr	r3, [pc, #200]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 800249e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024a0:	4a31      	ldr	r2, [pc, #196]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024a2:	f043 0304 	orr.w	r3, r3, #4
 80024a6:	6493      	str	r3, [r2, #72]	; 0x48
 80024a8:	4b2f      	ldr	r3, [pc, #188]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_DFSDM_CLK_ENABLE();
 80024b4:	4b2c      	ldr	r3, [pc, #176]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024b8:	4a2b      	ldr	r2, [pc, #172]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024be:	6613      	str	r3, [r2, #96]	; 0x60
 80024c0:	4b29      	ldr	r3, [pc, #164]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	693b      	ldr	r3, [r7, #16]

  /* Enable the DMA clock */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024cc:	4b26      	ldr	r3, [pc, #152]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d0:	4a25      	ldr	r2, [pc, #148]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	6493      	str	r3, [r2, #72]	; 0x48
 80024d8:	4b23      	ldr	r3, [pc, #140]	; (8002568 <DFSDM_FilterMspInit+0xd4>)
 80024da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	68fb      	ldr	r3, [r7, #12]

  if ((AudioInCtx[1].Device & ONBOARD_DIGITAL_MIC_MASK) != 0U)
 80024e4:	4b21      	ldr	r3, [pc, #132]	; (800256c <DFSDM_FilterMspInit+0xd8>)
 80024e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d037      	beq.n	8002560 <DFSDM_FilterMspInit+0xcc>
  {
    if (hDfsdmFilter->Instance == DMIC_ONBOARD_FILTER)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a1e      	ldr	r2, [pc, #120]	; (8002570 <DFSDM_FilterMspInit+0xdc>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d132      	bne.n	8002560 <DFSDM_FilterMspInit+0xcc>
    {
      /*********** Configure DMA stream for DIGITAL microphone *******************/
      DMic_OnBoard_Dma.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80024fa:	4b1e      	ldr	r3, [pc, #120]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	609a      	str	r2, [r3, #8]
      DMic_OnBoard_Dma.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002500:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
      DMic_OnBoard_Dma.Init.MemInc              = DMA_MINC_ENABLE;
 8002506:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 8002508:	2280      	movs	r2, #128	; 0x80
 800250a:	611a      	str	r2, [r3, #16]
      DMic_OnBoard_Dma.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800250c:	4b19      	ldr	r3, [pc, #100]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 800250e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002512:	615a      	str	r2, [r3, #20]
      DMic_OnBoard_Dma.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002514:	4b17      	ldr	r3, [pc, #92]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 8002516:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800251a:	619a      	str	r2, [r3, #24]
      DMic_OnBoard_Dma.Init.Mode                = DMA_CIRCULAR;
 800251c:	4b15      	ldr	r3, [pc, #84]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 800251e:	2220      	movs	r2, #32
 8002520:	61da      	str	r2, [r3, #28]
      DMic_OnBoard_Dma.Init.Priority            = DMA_PRIORITY_HIGH;
 8002522:	4b14      	ldr	r3, [pc, #80]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 8002524:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002528:	621a      	str	r2, [r3, #32]
      DMic_OnBoard_Dma.Init.Request             = DMA_REQUEST_DIGITAL;
 800252a:	4b12      	ldr	r3, [pc, #72]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 800252c:	2256      	movs	r2, #86	; 0x56
 800252e:	605a      	str	r2, [r3, #4]

      DMic_OnBoard_Dma.Instance                 = DFSDM_DMA_DIGITAL;
 8002530:	4b10      	ldr	r3, [pc, #64]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 8002532:	4a11      	ldr	r2, [pc, #68]	; (8002578 <DFSDM_FilterMspInit+0xe4>)
 8002534:	601a      	str	r2, [r3, #0]

      /* Associate the DMA handle */
      __HAL_LINKDMA(&DMic_OnBoard_DfsdmFilter, hdmaReg, DMic_OnBoard_Dma);
 8002536:	4b11      	ldr	r3, [pc, #68]	; (800257c <DFSDM_FilterMspInit+0xe8>)
 8002538:	4a0e      	ldr	r2, [pc, #56]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 800253a:	629a      	str	r2, [r3, #40]	; 0x28
 800253c:	4b0d      	ldr	r3, [pc, #52]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 800253e:	4a0f      	ldr	r2, [pc, #60]	; (800257c <DFSDM_FilterMspInit+0xe8>)
 8002540:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset DMA handle state */
      __HAL_DMA_RESET_HANDLE_STATE(&DMic_OnBoard_Dma);
 8002542:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

      /* Configure the DMA Channel */
      (void)HAL_DMA_Init(&DMic_OnBoard_Dma);
 800254a:	480a      	ldr	r0, [pc, #40]	; (8002574 <DFSDM_FilterMspInit+0xe0>)
 800254c:	f002 f85a 	bl	8004604 <HAL_DMA_Init>

      /* DMA IRQ Channel configuration */
      HAL_NVIC_SetPriority(DFSDM_DMA_DIGITAL_IRQn, BSP_AUDIO_IN_IT_PRIORITY, 0);
 8002550:	2200      	movs	r2, #0
 8002552:	2106      	movs	r1, #6
 8002554:	2011      	movs	r0, #17
 8002556:	f001 fb22 	bl	8003b9e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DFSDM_DMA_DIGITAL_IRQn);
 800255a:	2011      	movs	r0, #17
 800255c:	f001 fb3b 	bl	8003bd6 <HAL_NVIC_EnableIRQ>
    }
  }
}
 8002560:	bf00      	nop
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40021000 	.word	0x40021000
 800256c:	200024b8 	.word	0x200024b8
 8002570:	40016100 	.word	0x40016100
 8002574:	20002848 	.word	0x20002848
 8002578:	40020080 	.word	0x40020080
 800257c:	200027bc 	.word	0x200027bc

08002580 <HAL_ADC_Audio_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param  hDfsdmFilter ADC handle
  * @retval None
  */
void HAL_ADC_Audio_MspInit(ADC_HandleTypeDef *hadc)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08c      	sub	sp, #48	; 0x30
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  if (HAL_ADC_Counter == 0)
 8002588:	4b42      	ldr	r3, [pc, #264]	; (8002694 <HAL_ADC_Audio_MspInit+0x114>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d177      	bne.n	8002680 <HAL_ADC_Audio_MspInit+0x100>
    GPIO_InitTypeDef          GPIO_InitStruct;
    static DMA_HandleTypeDef         DmaHandle;

    /*##-1- Enable peripherals and GPIO Clocks #################################*/
    /* Enable GPIO clock ****************************************/
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002590:	4b41      	ldr	r3, [pc, #260]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 8002592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002594:	4a40      	ldr	r2, [pc, #256]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 8002596:	f043 0304 	orr.w	r3, r3, #4
 800259a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800259c:	4b3e      	ldr	r3, [pc, #248]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 800259e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	69bb      	ldr	r3, [r7, #24]
    /* ADC Periph clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80025a8:	4b3b      	ldr	r3, [pc, #236]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ac:	4a3a      	ldr	r2, [pc, #232]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80025b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025b4:	4b38      	ldr	r3, [pc, #224]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	697b      	ldr	r3, [r7, #20]
    /* ADC Periph interface clock configuration */
    __HAL_RCC_ADC_CONFIG(RCC_ADCCLKSOURCE_PLLSAI1);
 80025c0:	4b35      	ldr	r3, [pc, #212]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80025ca:	4a33      	ldr	r2, [pc, #204]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    /* Enable DMA clock */
    __HAL_RCC_DMA1_CLK_ENABLE();
 80025d4:	4b30      	ldr	r3, [pc, #192]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025d8:	4a2f      	ldr	r2, [pc, #188]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025da:	f043 0301 	orr.w	r3, r3, #1
 80025de:	6493      	str	r3, [r2, #72]	; 0x48
 80025e0:	4b2d      	ldr	r3, [pc, #180]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80025ec:	4b2a      	ldr	r3, [pc, #168]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025f0:	4a29      	ldr	r2, [pc, #164]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025f2:	f043 0304 	orr.w	r3, r3, #4
 80025f6:	6493      	str	r3, [r2, #72]	; 0x48
 80025f8:	4b27      	ldr	r3, [pc, #156]	; (8002698 <HAL_ADC_Audio_MspInit+0x118>)
 80025fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]

    /*##- 2- Configure peripheral GPIO #########################################*/
    /* ADC Channel GPIO pin configuration */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002604:	2303      	movs	r3, #3
 8002606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002608:	230b      	movs	r3, #11
 800260a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002610:	f107 031c 	add.w	r3, r7, #28
 8002614:	4619      	mov	r1, r3
 8002616:	4821      	ldr	r0, [pc, #132]	; (800269c <HAL_ADC_Audio_MspInit+0x11c>)
 8002618:	f002 fafc 	bl	8004c14 <HAL_GPIO_Init>

    /*##- 3- Configure DMA #####################################################*/

    /*********************** Configure DMA parameters ***************************/
    DmaHandle.Instance                 = DMA1_Channel1;
 800261c:	4b20      	ldr	r3, [pc, #128]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 800261e:	4a21      	ldr	r2, [pc, #132]	; (80026a4 <HAL_ADC_Audio_MspInit+0x124>)
 8002620:	601a      	str	r2, [r3, #0]
    DmaHandle.Init.Request             = DMA_REQUEST_ADC1;
 8002622:	4b1f      	ldr	r3, [pc, #124]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002624:	2205      	movs	r2, #5
 8002626:	605a      	str	r2, [r3, #4]
    DmaHandle.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8002628:	4b1d      	ldr	r3, [pc, #116]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 800262a:	2200      	movs	r2, #0
 800262c:	609a      	str	r2, [r3, #8]
    DmaHandle.Init.PeriphInc           = DMA_PINC_DISABLE;
 800262e:	4b1c      	ldr	r3, [pc, #112]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002630:	2200      	movs	r2, #0
 8002632:	60da      	str	r2, [r3, #12]
    DmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002634:	4b1a      	ldr	r3, [pc, #104]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002636:	2280      	movs	r2, #128	; 0x80
 8002638:	611a      	str	r2, [r3, #16]
    DmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800263a:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 800263c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002640:	615a      	str	r2, [r3, #20]
    DmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8002642:	4b17      	ldr	r3, [pc, #92]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002644:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002648:	619a      	str	r2, [r3, #24]
    DmaHandle.Init.Mode                = DMA_CIRCULAR;
 800264a:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 800264c:	2220      	movs	r2, #32
 800264e:	61da      	str	r2, [r3, #28]
    DmaHandle.Init.Priority            = DMA_PRIORITY_MEDIUM;
 8002650:	4b13      	ldr	r3, [pc, #76]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002652:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002656:	621a      	str	r2, [r3, #32]
    /* Deinitialize  & Initialize the DMA for new transfer */
    (void)HAL_DMA_DeInit(&DmaHandle);
 8002658:	4811      	ldr	r0, [pc, #68]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 800265a:	f002 f87b 	bl	8004754 <HAL_DMA_DeInit>
    (void)HAL_DMA_Init(&DmaHandle);
 800265e:	4810      	ldr	r0, [pc, #64]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002660:	f001 ffd0 	bl	8004604 <HAL_DMA_Init>

    /* Associate the DMA handle */
    __HAL_LINKDMA(hadc, DMA_Handle, DmaHandle);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a0e      	ldr	r2, [pc, #56]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 8002668:	651a      	str	r2, [r3, #80]	; 0x50
 800266a:	4a0d      	ldr	r2, [pc, #52]	; (80026a0 <HAL_ADC_Audio_MspInit+0x120>)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6293      	str	r3, [r2, #40]	; 0x28

    /* NVIC configuration for DMA Input data interrupt */
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8002670:	2200      	movs	r2, #0
 8002672:	2101      	movs	r1, #1
 8002674:	200b      	movs	r0, #11
 8002676:	f001 fa92 	bl	8003b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800267a:	200b      	movs	r0, #11
 800267c:	f001 faab 	bl	8003bd6 <HAL_NVIC_EnableIRQ>
  }

  HAL_ADC_Counter++;
 8002680:	4b04      	ldr	r3, [pc, #16]	; (8002694 <HAL_ADC_Audio_MspInit+0x114>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	3301      	adds	r3, #1
 8002686:	4a03      	ldr	r2, [pc, #12]	; (8002694 <HAL_ADC_Audio_MspInit+0x114>)
 8002688:	6013      	str	r3, [r2, #0]
}
 800268a:	bf00      	nop
 800268c:	3730      	adds	r7, #48	; 0x30
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20002a28 	.word	0x20002a28
 8002698:	40021000 	.word	0x40021000
 800269c:	48000800 	.word	0x48000800
 80026a0:	20002a2c 	.word	0x20002a2c
 80026a4:	40020008 	.word	0x40020008

080026a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026ac:	4b06      	ldr	r3, [pc, #24]	; (80026c8 <SystemInit+0x20>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b2:	4a05      	ldr	r2, [pc, #20]	; (80026c8 <SystemInit+0x20>)
 80026b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026d2:	2300      	movs	r3, #0
 80026d4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026d6:	4b0c      	ldr	r3, [pc, #48]	; (8002708 <HAL_Init+0x3c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a0b      	ldr	r2, [pc, #44]	; (8002708 <HAL_Init+0x3c>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e2:	2003      	movs	r0, #3
 80026e4:	f001 fa50 	bl	8003b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026e8:	200f      	movs	r0, #15
 80026ea:	f000 f817 	bl	800271c <HAL_InitTick>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d002      	beq.n	80026fa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	e001      	b.n	80026fe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026fa:	f000 f807 	bl	800270c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026fe:	79fb      	ldrb	r3, [r7, #7]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40022000 	.word	0x40022000

0800270c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
	...

0800271c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002728:	4b17      	ldr	r3, [pc, #92]	; (8002788 <HAL_InitTick+0x6c>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d023      	beq.n	8002778 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002730:	4b16      	ldr	r3, [pc, #88]	; (800278c <HAL_InitTick+0x70>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4b14      	ldr	r3, [pc, #80]	; (8002788 <HAL_InitTick+0x6c>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	4619      	mov	r1, r3
 800273a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800273e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002742:	fbb2 f3f3 	udiv	r3, r2, r3
 8002746:	4618      	mov	r0, r3
 8002748:	f001 fa53 	bl	8003bf2 <HAL_SYSTICK_Config>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10f      	bne.n	8002772 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b0f      	cmp	r3, #15
 8002756:	d809      	bhi.n	800276c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002758:	2200      	movs	r2, #0
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	f04f 30ff 	mov.w	r0, #4294967295
 8002760:	f001 fa1d 	bl	8003b9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002764:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <HAL_InitTick+0x74>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e007      	b.n	800277c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	e004      	b.n	800277c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
 8002776:	e001      	b.n	800277c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800277c:	7bfb      	ldrb	r3, [r7, #15]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000070 	.word	0x20000070
 800278c:	20000068 	.word	0x20000068
 8002790:	2000006c 	.word	0x2000006c

08002794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_IncTick+0x20>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_IncTick+0x24>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4413      	add	r3, r2
 80027a4:	4a04      	ldr	r2, [pc, #16]	; (80027b8 <HAL_IncTick+0x24>)
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000070 	.word	0x20000070
 80027b8:	20002a8c 	.word	0x20002a8c

080027bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return uwTick;
 80027c0:	4b03      	ldr	r3, [pc, #12]	; (80027d0 <HAL_GetTick+0x14>)
 80027c2:	681b      	ldr	r3, [r3, #0]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	20002a8c 	.word	0x20002a8c

080027d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff ffee 	bl	80027bc <HAL_GetTick>
 80027e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d005      	beq.n	80027fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80027ee:	4b0a      	ldr	r3, [pc, #40]	; (8002818 <HAL_Delay+0x44>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027fa:	bf00      	nop
 80027fc:	f7ff ffde 	bl	80027bc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	429a      	cmp	r2, r3
 800280a:	d8f7      	bhi.n	80027fc <HAL_Delay+0x28>
  {
  }
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000070 	.word	0x20000070

0800281c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	431a      	orrs	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	609a      	str	r2, [r3, #8]
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
 800284a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	609a      	str	r2, [r3, #8]
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002878:	4618      	mov	r0, r3
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	3360      	adds	r3, #96	; 0x60
 8002896:	461a      	mov	r2, r3
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b08      	ldr	r3, [pc, #32]	; (80028c8 <LL_ADC_SetOffset+0x44>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80028bc:	bf00      	nop
 80028be:	371c      	adds	r7, #28
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	03fff000 	.word	0x03fff000

080028cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3360      	adds	r3, #96	; 0x60
 80028da:	461a      	mov	r2, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	3360      	adds	r3, #96	; 0x60
 8002908:	461a      	mov	r2, r3
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	431a      	orrs	r2, r3
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
 8002936:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	615a      	str	r2, [r3, #20]
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002954:	b480      	push	{r7}
 8002956:	b087      	sub	sp, #28
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	3330      	adds	r3, #48	; 0x30
 8002964:	461a      	mov	r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	0a1b      	lsrs	r3, r3, #8
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	f003 030c 	and.w	r3, r3, #12
 8002970:	4413      	add	r3, r2
 8002972:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f003 031f 	and.w	r3, r3, #31
 800297e:	211f      	movs	r1, #31
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	401a      	ands	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	0e9b      	lsrs	r3, r3, #26
 800298c:	f003 011f 	and.w	r1, r3, #31
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f003 031f 	and.w	r3, r3, #31
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	431a      	orrs	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029a0:	bf00      	nop
 80029a2:	371c      	adds	r7, #28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b087      	sub	sp, #28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3314      	adds	r3, #20
 80029bc:	461a      	mov	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	0e5b      	lsrs	r3, r3, #25
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	4413      	add	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	0d1b      	lsrs	r3, r3, #20
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	2107      	movs	r1, #7
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	401a      	ands	r2, r3
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	0d1b      	lsrs	r3, r3, #20
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	fa01 f303 	lsl.w	r3, r1, r3
 80029f0:	431a      	orrs	r2, r3
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029f6:	bf00      	nop
 80029f8:	371c      	adds	r7, #28
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	401a      	ands	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f003 0318 	and.w	r3, r3, #24
 8002a26:	4908      	ldr	r1, [pc, #32]	; (8002a48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a28:	40d9      	lsrs	r1, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	400b      	ands	r3, r1
 8002a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a32:	431a      	orrs	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a3a:	bf00      	nop
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	0007ffff 	.word	0x0007ffff

08002a4c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002a5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6093      	str	r3, [r2, #8]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a84:	d101      	bne.n	8002a8a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002aa8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002aac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ad4:	d101      	bne.n	8002ada <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002af8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002afc:	f043 0201 	orr.w	r2, r3, #1
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b24:	f043 0202 	orr.w	r2, r3, #2
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <LL_ADC_IsEnabled+0x18>
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e000      	b.n	8002b52 <LL_ADC_IsEnabled+0x1a>
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d101      	bne.n	8002b76 <LL_ADC_IsDisableOngoing+0x18>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <LL_ADC_IsDisableOngoing+0x1a>
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b98:	f043 0204 	orr.w	r2, r3, #4
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d101      	bne.n	8002bc4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d101      	bne.n	8002bea <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b088      	sub	sp, #32
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e12f      	b.n	8002e72 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d109      	bne.n	8002c34 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7fe fcbf 	bl	80015a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff ff19 	bl	8002a70 <LL_ADC_IsDeepPowerDownEnabled>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d004      	beq.n	8002c4e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff feff 	bl	8002a4c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff34 	bl	8002ac0 <LL_ADC_IsInternalRegulatorEnabled>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d115      	bne.n	8002c8a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff ff18 	bl	8002a98 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c68:	4b84      	ldr	r3, [pc, #528]	; (8002e7c <HAL_ADC_Init+0x284>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	099b      	lsrs	r3, r3, #6
 8002c6e:	4a84      	ldr	r2, [pc, #528]	; (8002e80 <HAL_ADC_Init+0x288>)
 8002c70:	fba2 2303 	umull	r2, r3, r2, r3
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	3301      	adds	r3, #1
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c7c:	e002      	b.n	8002c84 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f9      	bne.n	8002c7e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff ff16 	bl	8002ac0 <LL_ADC_IsInternalRegulatorEnabled>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d10d      	bne.n	8002cb6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9e:	f043 0210 	orr.w	r2, r3, #16
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002caa:	f043 0201 	orr.w	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff76 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8002cc0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc6:	f003 0310 	and.w	r3, r3, #16
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f040 80c8 	bne.w	8002e60 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f040 80c4 	bne.w	8002e60 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cdc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ce0:	f043 0202 	orr.w	r2, r3, #2
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff ff23 	bl	8002b38 <LL_ADC_IsEnabled>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10b      	bne.n	8002d10 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cf8:	4862      	ldr	r0, [pc, #392]	; (8002e84 <HAL_ADC_Init+0x28c>)
 8002cfa:	f7ff ff1d 	bl	8002b38 <LL_ADC_IsEnabled>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d105      	bne.n	8002d10 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	4619      	mov	r1, r3
 8002d0a:	485f      	ldr	r0, [pc, #380]	; (8002e88 <HAL_ADC_Init+0x290>)
 8002d0c:	f7ff fd86 	bl	800281c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	7e5b      	ldrb	r3, [r3, #25]
 8002d14:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d1a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002d20:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002d26:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d2e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d106      	bne.n	8002d4c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	3b01      	subs	r3, #1
 8002d44:	045b      	lsls	r3, r3, #17
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d009      	beq.n	8002d68 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d60:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	4b47      	ldr	r3, [pc, #284]	; (8002e8c <HAL_ADC_Init+0x294>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	6812      	ldr	r2, [r2, #0]
 8002d76:	69b9      	ldr	r1, [r7, #24]
 8002d78:	430b      	orrs	r3, r1
 8002d7a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff ff13 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8002d86:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff ff20 	bl	8002bd2 <LL_ADC_INJ_IsConversionOngoing>
 8002d92:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d140      	bne.n	8002e1c <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d13d      	bne.n	8002e1c <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	7e1b      	ldrb	r3, [r3, #24]
 8002da8:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002daa:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002db2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002dc2:	f023 0306 	bic.w	r3, r3, #6
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6812      	ldr	r2, [r2, #0]
 8002dca:	69b9      	ldr	r1, [r7, #24]
 8002dcc:	430b      	orrs	r3, r1
 8002dce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d118      	bne.n	8002e0c <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002de4:	f023 0304 	bic.w	r3, r3, #4
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002df0:	4311      	orrs	r1, r2
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002df6:	4311      	orrs	r1, r2
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f042 0201 	orr.w	r2, r2, #1
 8002e08:	611a      	str	r2, [r3, #16]
 8002e0a:	e007      	b.n	8002e1c <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	691a      	ldr	r2, [r3, #16]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0201 	bic.w	r2, r2, #1
 8002e1a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d10c      	bne.n	8002e3e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2a:	f023 010f 	bic.w	r1, r3, #15
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	1e5a      	subs	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002e3c:	e007      	b.n	8002e4e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 020f 	bic.w	r2, r2, #15
 8002e4c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e52:	f023 0303 	bic.w	r3, r3, #3
 8002e56:	f043 0201 	orr.w	r2, r3, #1
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	659a      	str	r2, [r3, #88]	; 0x58
 8002e5e:	e007      	b.n	8002e70 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e64:	f043 0210 	orr.w	r2, r3, #16
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e70:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3720      	adds	r7, #32
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000068 	.word	0x20000068
 8002e80:	053e2d63 	.word	0x053e2d63
 8002e84:	50040000 	.word	0x50040000
 8002e88:	50040300 	.word	0x50040300
 8002e8c:	fff0c007 	.word	0xfff0c007

08002e90 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff fe85 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d14f      	bne.n	8002f48 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_ADC_Start+0x26>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e04b      	b.n	8002f4e <HAL_ADC_Start+0xbe>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fc44 	bl	800374c <ADC_Enable>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ec8:	7bfb      	ldrb	r3, [r7, #15]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d137      	bne.n	8002f3e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eee:	d106      	bne.n	8002efe <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	f023 0206 	bic.w	r2, r3, #6
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	65da      	str	r2, [r3, #92]	; 0x5c
 8002efc:	e002      	b.n	8002f04 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	221c      	movs	r2, #28
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fe24 	bl	8002b84 <LL_ADC_REG_StartConversion>
 8002f3c:	e006      	b.n	8002f4c <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002f46:	e001      	b.n	8002f4c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b0b6      	sub	sp, #216	; 0xd8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d101      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x22>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e3d3      	b.n	8003722 <HAL_ADC_ConfigChannel+0x7ca>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fe10 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f040 83b8 	bne.w	8003704 <HAL_ADC_ConfigChannel+0x7ac>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b05      	cmp	r3, #5
 8002f9a:	d824      	bhi.n	8002fe6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	3b02      	subs	r3, #2
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	d81b      	bhi.n	8002fde <HAL_ADC_ConfigChannel+0x86>
 8002fa6:	a201      	add	r2, pc, #4	; (adr r2, 8002fac <HAL_ADC_ConfigChannel+0x54>)
 8002fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fac:	08002fbd 	.word	0x08002fbd
 8002fb0:	08002fc5 	.word	0x08002fc5
 8002fb4:	08002fcd 	.word	0x08002fcd
 8002fb8:	08002fd5 	.word	0x08002fd5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	605a      	str	r2, [r3, #4]
          break;
 8002fc2:	e010      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2212      	movs	r2, #18
 8002fc8:	605a      	str	r2, [r3, #4]
          break;
 8002fca:	e00c      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2218      	movs	r2, #24
 8002fd0:	605a      	str	r2, [r3, #4]
          break;
 8002fd2:	e008      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fda:	605a      	str	r2, [r3, #4]
          break;
 8002fdc:	e003      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	2206      	movs	r2, #6
 8002fe2:	605a      	str	r2, [r3, #4]
          break;
 8002fe4:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6818      	ldr	r0, [r3, #0]
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	6859      	ldr	r1, [r3, #4]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	f7ff fcae 	bl	8002954 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fdd5 	bl	8002bac <LL_ADC_REG_IsConversionOngoing>
 8003002:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff fde1 	bl	8002bd2 <LL_ADC_INJ_IsConversionOngoing>
 8003010:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003014:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003018:	2b00      	cmp	r3, #0
 800301a:	f040 81c1 	bne.w	80033a0 <HAL_ADC_ConfigChannel+0x448>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800301e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003022:	2b00      	cmp	r3, #0
 8003024:	f040 81bc 	bne.w	80033a0 <HAL_ADC_ConfigChannel+0x448>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003030:	d10f      	bne.n	8003052 <HAL_ADC_ConfigChannel+0xfa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2200      	movs	r2, #0
 800303c:	4619      	mov	r1, r3
 800303e:	f7ff fcb5 	bl	80029ac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff fc6f 	bl	800292e <LL_ADC_SetSamplingTimeCommonConfig>
 8003050:	e00e      	b.n	8003070 <HAL_ADC_ConfigChannel+0x118>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	6819      	ldr	r1, [r3, #0]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	461a      	mov	r2, r3
 8003060:	f7ff fca4 	bl	80029ac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fc5f 	bl	800292e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	695a      	ldr	r2, [r3, #20]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	08db      	lsrs	r3, r3, #3
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	2b04      	cmp	r3, #4
 8003090:	d00a      	beq.n	80030a8 <HAL_ADC_ConfigChannel+0x150>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6818      	ldr	r0, [r3, #0]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	6919      	ldr	r1, [r3, #16]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80030a2:	f7ff fbef 	bl	8002884 <LL_ADC_SetOffset>
 80030a6:	e17b      	b.n	80033a0 <HAL_ADC_ConfigChannel+0x448>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2100      	movs	r1, #0
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fc0c 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10a      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x17c>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2100      	movs	r1, #0
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff fc01 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	0e9b      	lsrs	r3, r3, #26
 80030ce:	f003 021f 	and.w	r2, r3, #31
 80030d2:	e01e      	b.n	8003112 <HAL_ADC_ConfigChannel+0x1ba>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fbf6 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80030ea:	fa93 f3a3 	rbit	r3, r3
 80030ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80030f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80030fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_ADC_ConfigChannel+0x1ae>
  {
    return 32U;
 8003102:	2320      	movs	r3, #32
 8003104:	e004      	b.n	8003110 <HAL_ADC_ConfigChannel+0x1b8>
  }
  return __builtin_clz(value);
 8003106:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800310a:	fab3 f383 	clz	r3, r3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800311a:	2b00      	cmp	r3, #0
 800311c:	d105      	bne.n	800312a <HAL_ADC_ConfigChannel+0x1d2>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	0e9b      	lsrs	r3, r3, #26
 8003124:	f003 031f 	and.w	r3, r3, #31
 8003128:	e018      	b.n	800315c <HAL_ADC_ConfigChannel+0x204>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003132:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003136:	fa93 f3a3 	rbit	r3, r3
 800313a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800313e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003142:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003146:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x1fa>
    return 32U;
 800314e:	2320      	movs	r3, #32
 8003150:	e004      	b.n	800315c <HAL_ADC_ConfigChannel+0x204>
  return __builtin_clz(value);
 8003152:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003156:	fab3 f383 	clz	r3, r3
 800315a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800315c:	429a      	cmp	r2, r3
 800315e:	d106      	bne.n	800316e <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2200      	movs	r2, #0
 8003166:	2100      	movs	r1, #0
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fbc5 	bl	80028f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2101      	movs	r1, #1
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff fba9 	bl	80028cc <LL_ADC_GetOffsetChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10a      	bne.n	800319a <HAL_ADC_ConfigChannel+0x242>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2101      	movs	r1, #1
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff fb9e 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003190:	4603      	mov	r3, r0
 8003192:	0e9b      	lsrs	r3, r3, #26
 8003194:	f003 021f 	and.w	r2, r3, #31
 8003198:	e01e      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x280>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2101      	movs	r1, #1
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff fb93 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80031a6:	4603      	mov	r3, r0
 80031a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031b0:	fa93 f3a3 	rbit	r3, r3
 80031b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80031b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80031bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80031c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x274>
    return 32U;
 80031c8:	2320      	movs	r3, #32
 80031ca:	e004      	b.n	80031d6 <HAL_ADC_ConfigChannel+0x27e>
  return __builtin_clz(value);
 80031cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80031d0:	fab3 f383 	clz	r3, r3
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d105      	bne.n	80031f0 <HAL_ADC_ConfigChannel+0x298>
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	0e9b      	lsrs	r3, r3, #26
 80031ea:	f003 031f 	and.w	r3, r3, #31
 80031ee:	e018      	b.n	8003222 <HAL_ADC_ConfigChannel+0x2ca>
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80031fc:	fa93 f3a3 	rbit	r3, r3
 8003200:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003204:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003208:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800320c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d101      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x2c0>
    return 32U;
 8003214:	2320      	movs	r3, #32
 8003216:	e004      	b.n	8003222 <HAL_ADC_ConfigChannel+0x2ca>
  return __builtin_clz(value);
 8003218:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003222:	429a      	cmp	r2, r3
 8003224:	d106      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2200      	movs	r2, #0
 800322c:	2101      	movs	r1, #1
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fb62 	bl	80028f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2102      	movs	r1, #2
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff fb46 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003240:	4603      	mov	r3, r0
 8003242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10a      	bne.n	8003260 <HAL_ADC_ConfigChannel+0x308>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2102      	movs	r1, #2
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff fb3b 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003256:	4603      	mov	r3, r0
 8003258:	0e9b      	lsrs	r3, r3, #26
 800325a:	f003 021f 	and.w	r2, r3, #31
 800325e:	e01e      	b.n	800329e <HAL_ADC_ConfigChannel+0x346>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2102      	movs	r1, #2
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fb30 	bl	80028cc <LL_ADC_GetOffsetChannel>
 800326c:	4603      	mov	r3, r0
 800326e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003276:	fa93 f3a3 	rbit	r3, r3
 800327a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800327e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003282:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003286:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x33a>
    return 32U;
 800328e:	2320      	movs	r3, #32
 8003290:	e004      	b.n	800329c <HAL_ADC_ConfigChannel+0x344>
  return __builtin_clz(value);
 8003292:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003296:	fab3 f383 	clz	r3, r3
 800329a:	b2db      	uxtb	r3, r3
 800329c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d105      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x35e>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	0e9b      	lsrs	r3, r3, #26
 80032b0:	f003 031f 	and.w	r3, r3, #31
 80032b4:	e016      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x38c>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032be:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032c2:	fa93 f3a3 	rbit	r3, r3
 80032c6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80032c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80032ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80032ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_ADC_ConfigChannel+0x382>
    return 32U;
 80032d6:	2320      	movs	r3, #32
 80032d8:	e004      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x38c>
  return __builtin_clz(value);
 80032da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80032de:	fab3 f383 	clz	r3, r3
 80032e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d106      	bne.n	80032f6 <HAL_ADC_ConfigChannel+0x39e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2200      	movs	r2, #0
 80032ee:	2102      	movs	r1, #2
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff fb01 	bl	80028f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2103      	movs	r1, #3
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fae5 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003302:	4603      	mov	r3, r0
 8003304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10a      	bne.n	8003322 <HAL_ADC_ConfigChannel+0x3ca>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2103      	movs	r1, #3
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff fada 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003318:	4603      	mov	r3, r0
 800331a:	0e9b      	lsrs	r3, r3, #26
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	e017      	b.n	8003352 <HAL_ADC_ConfigChannel+0x3fa>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2103      	movs	r1, #3
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff facf 	bl	80028cc <LL_ADC_GetOffsetChannel>
 800332e:	4603      	mov	r3, r0
 8003330:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003332:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003334:	fa93 f3a3 	rbit	r3, r3
 8003338:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800333a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800333c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800333e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x3f0>
    return 32U;
 8003344:	2320      	movs	r3, #32
 8003346:	e003      	b.n	8003350 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8003348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800334a:	fab3 f383 	clz	r3, r3
 800334e:	b2db      	uxtb	r3, r3
 8003350:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800335a:	2b00      	cmp	r3, #0
 800335c:	d105      	bne.n	800336a <HAL_ADC_ConfigChannel+0x412>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	0e9b      	lsrs	r3, r3, #26
 8003364:	f003 031f 	and.w	r3, r3, #31
 8003368:	e011      	b.n	800338e <HAL_ADC_ConfigChannel+0x436>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003370:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003372:	fa93 f3a3 	rbit	r3, r3
 8003376:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003378:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800337a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800337c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x42e>
    return 32U;
 8003382:	2320      	movs	r3, #32
 8003384:	e003      	b.n	800338e <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8003386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003388:	fab3 f383 	clz	r3, r3
 800338c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800338e:	429a      	cmp	r2, r3
 8003390:	d106      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x448>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2200      	movs	r2, #0
 8003398:	2103      	movs	r1, #3
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff faac 	bl	80028f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fbc7 	bl	8002b38 <LL_ADC_IsEnabled>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f040 813f 	bne.w	8003630 <HAL_ADC_ConfigChannel+0x6d8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6818      	ldr	r0, [r3, #0]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	6819      	ldr	r1, [r3, #0]
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	461a      	mov	r2, r3
 80033c0:	f7ff fb20 	bl	8002a04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a8e      	ldr	r2, [pc, #568]	; (8003604 <HAL_ADC_ConfigChannel+0x6ac>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	f040 8130 	bne.w	8003630 <HAL_ADC_ConfigChannel+0x6d8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10b      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x4a0>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	0e9b      	lsrs	r3, r3, #26
 80033e6:	3301      	adds	r3, #1
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	2b09      	cmp	r3, #9
 80033ee:	bf94      	ite	ls
 80033f0:	2301      	movls	r3, #1
 80033f2:	2300      	movhi	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	e019      	b.n	800342c <HAL_ADC_ConfigChannel+0x4d4>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003400:	fa93 f3a3 	rbit	r3, r3
 8003404:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003408:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800340a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_ADC_ConfigChannel+0x4bc>
    return 32U;
 8003410:	2320      	movs	r3, #32
 8003412:	e003      	b.n	800341c <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8003414:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003416:	fab3 f383 	clz	r3, r3
 800341a:	b2db      	uxtb	r3, r3
 800341c:	3301      	adds	r3, #1
 800341e:	f003 031f 	and.w	r3, r3, #31
 8003422:	2b09      	cmp	r3, #9
 8003424:	bf94      	ite	ls
 8003426:	2301      	movls	r3, #1
 8003428:	2300      	movhi	r3, #0
 800342a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800342c:	2b00      	cmp	r3, #0
 800342e:	d079      	beq.n	8003524 <HAL_ADC_ConfigChannel+0x5cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003438:	2b00      	cmp	r3, #0
 800343a:	d107      	bne.n	800344c <HAL_ADC_ConfigChannel+0x4f4>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	0e9b      	lsrs	r3, r3, #26
 8003442:	3301      	adds	r3, #1
 8003444:	069b      	lsls	r3, r3, #26
 8003446:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800344a:	e015      	b.n	8003478 <HAL_ADC_ConfigChannel+0x520>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003454:	fa93 f3a3 	rbit	r3, r3
 8003458:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800345a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800345c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800345e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_ADC_ConfigChannel+0x510>
    return 32U;
 8003464:	2320      	movs	r3, #32
 8003466:	e003      	b.n	8003470 <HAL_ADC_ConfigChannel+0x518>
  return __builtin_clz(value);
 8003468:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800346a:	fab3 f383 	clz	r3, r3
 800346e:	b2db      	uxtb	r3, r3
 8003470:	3301      	adds	r3, #1
 8003472:	069b      	lsls	r3, r3, #26
 8003474:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003480:	2b00      	cmp	r3, #0
 8003482:	d109      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x540>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	0e9b      	lsrs	r3, r3, #26
 800348a:	3301      	adds	r3, #1
 800348c:	f003 031f 	and.w	r3, r3, #31
 8003490:	2101      	movs	r1, #1
 8003492:	fa01 f303 	lsl.w	r3, r1, r3
 8003496:	e017      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x570>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034a0:	fa93 f3a3 	rbit	r3, r3
 80034a4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80034a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034a8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80034aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x55c>
    return 32U;
 80034b0:	2320      	movs	r3, #32
 80034b2:	e003      	b.n	80034bc <HAL_ADC_ConfigChannel+0x564>
  return __builtin_clz(value);
 80034b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034b6:	fab3 f383 	clz	r3, r3
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	2101      	movs	r1, #1
 80034c4:	fa01 f303 	lsl.w	r3, r1, r3
 80034c8:	ea42 0103 	orr.w	r1, r2, r3
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x596>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	0e9b      	lsrs	r3, r3, #26
 80034de:	3301      	adds	r3, #1
 80034e0:	f003 021f 	and.w	r2, r3, #31
 80034e4:	4613      	mov	r3, r2
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	4413      	add	r3, r2
 80034ea:	051b      	lsls	r3, r3, #20
 80034ec:	e018      	b.n	8003520 <HAL_ADC_ConfigChannel+0x5c8>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f6:	fa93 f3a3 	rbit	r3, r3
 80034fa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80034fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 8003506:	2320      	movs	r3, #32
 8003508:	e003      	b.n	8003512 <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 800350a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800350c:	fab3 f383 	clz	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	3301      	adds	r3, #1
 8003514:	f003 021f 	and.w	r2, r3, #31
 8003518:	4613      	mov	r3, r2
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	4413      	add	r3, r2
 800351e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003520:	430b      	orrs	r3, r1
 8003522:	e080      	b.n	8003626 <HAL_ADC_ConfigChannel+0x6ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800352c:	2b00      	cmp	r3, #0
 800352e:	d107      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x5e8>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	0e9b      	lsrs	r3, r3, #26
 8003536:	3301      	adds	r3, #1
 8003538:	069b      	lsls	r3, r3, #26
 800353a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800353e:	e015      	b.n	800356c <HAL_ADC_ConfigChannel+0x614>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003548:	fa93 f3a3 	rbit	r3, r3
 800354c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800354e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003550:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_ADC_ConfigChannel+0x604>
    return 32U;
 8003558:	2320      	movs	r3, #32
 800355a:	e003      	b.n	8003564 <HAL_ADC_ConfigChannel+0x60c>
  return __builtin_clz(value);
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	3301      	adds	r3, #1
 8003566:	069b      	lsls	r3, r3, #26
 8003568:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <HAL_ADC_ConfigChannel+0x634>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0e9b      	lsrs	r3, r3, #26
 800357e:	3301      	adds	r3, #1
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	2101      	movs	r1, #1
 8003586:	fa01 f303 	lsl.w	r3, r1, r3
 800358a:	e017      	b.n	80035bc <HAL_ADC_ConfigChannel+0x664>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	61fb      	str	r3, [r7, #28]
  return result;
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x650>
    return 32U;
 80035a4:	2320      	movs	r3, #32
 80035a6:	e003      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x658>
  return __builtin_clz(value);
 80035a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	2101      	movs	r1, #1
 80035b8:	fa01 f303 	lsl.w	r3, r1, r3
 80035bc:	ea42 0103 	orr.w	r1, r2, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10d      	bne.n	80035e8 <HAL_ADC_ConfigChannel+0x690>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	0e9b      	lsrs	r3, r3, #26
 80035d2:	3301      	adds	r3, #1
 80035d4:	f003 021f 	and.w	r2, r3, #31
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	3b1e      	subs	r3, #30
 80035e0:	051b      	lsls	r3, r3, #20
 80035e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035e6:	e01d      	b.n	8003624 <HAL_ADC_ConfigChannel+0x6cc>
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	fa93 f3a3 	rbit	r3, r3
 80035f4:	613b      	str	r3, [r7, #16]
  return result;
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d103      	bne.n	8003608 <HAL_ADC_ConfigChannel+0x6b0>
    return 32U;
 8003600:	2320      	movs	r3, #32
 8003602:	e005      	b.n	8003610 <HAL_ADC_ConfigChannel+0x6b8>
 8003604:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	fab3 f383 	clz	r3, r3
 800360e:	b2db      	uxtb	r3, r3
 8003610:	3301      	adds	r3, #1
 8003612:	f003 021f 	and.w	r2, r3, #31
 8003616:	4613      	mov	r3, r2
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	4413      	add	r3, r2
 800361c:	3b1e      	subs	r3, #30
 800361e:	051b      	lsls	r3, r3, #20
 8003620:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003624:	430b      	orrs	r3, r1
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	6892      	ldr	r2, [r2, #8]
 800362a:	4619      	mov	r1, r3
 800362c:	f7ff f9be 	bl	80029ac <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	4b3d      	ldr	r3, [pc, #244]	; (800372c <HAL_ADC_ConfigChannel+0x7d4>)
 8003636:	4013      	ands	r3, r2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d06c      	beq.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800363c:	483c      	ldr	r0, [pc, #240]	; (8003730 <HAL_ADC_ConfigChannel+0x7d8>)
 800363e:	f7ff f913 	bl	8002868 <LL_ADC_GetCommonPathInternalCh>
 8003642:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a3a      	ldr	r2, [pc, #232]	; (8003734 <HAL_ADC_ConfigChannel+0x7dc>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d127      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x748>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003650:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003654:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d121      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x748>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a35      	ldr	r2, [pc, #212]	; (8003738 <HAL_ADC_ConfigChannel+0x7e0>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d157      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003666:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800366a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800366e:	4619      	mov	r1, r3
 8003670:	482f      	ldr	r0, [pc, #188]	; (8003730 <HAL_ADC_ConfigChannel+0x7d8>)
 8003672:	f7ff f8e6 	bl	8002842 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003676:	4b31      	ldr	r3, [pc, #196]	; (800373c <HAL_ADC_ConfigChannel+0x7e4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	099b      	lsrs	r3, r3, #6
 800367c:	4a30      	ldr	r2, [pc, #192]	; (8003740 <HAL_ADC_ConfigChannel+0x7e8>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	099b      	lsrs	r3, r3, #6
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	4613      	mov	r3, r2
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	4413      	add	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003690:	e002      	b.n	8003698 <HAL_ADC_ConfigChannel+0x740>
          {
            wait_loop_index--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	3b01      	subs	r3, #1
 8003696:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f9      	bne.n	8003692 <HAL_ADC_ConfigChannel+0x73a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800369e:	e03a      	b.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a27      	ldr	r2, [pc, #156]	; (8003744 <HAL_ADC_ConfigChannel+0x7ec>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d113      	bne.n	80036d2 <HAL_ADC_ConfigChannel+0x77a>
 80036aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10d      	bne.n	80036d2 <HAL_ADC_ConfigChannel+0x77a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a1f      	ldr	r2, [pc, #124]	; (8003738 <HAL_ADC_ConfigChannel+0x7e0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d12a      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036c8:	4619      	mov	r1, r3
 80036ca:	4819      	ldr	r0, [pc, #100]	; (8003730 <HAL_ADC_ConfigChannel+0x7d8>)
 80036cc:	f7ff f8b9 	bl	8002842 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036d0:	e021      	b.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a1c      	ldr	r2, [pc, #112]	; (8003748 <HAL_ADC_ConfigChannel+0x7f0>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d11c      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d116      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a12      	ldr	r2, [pc, #72]	; (8003738 <HAL_ADC_ConfigChannel+0x7e0>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d111      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036fa:	4619      	mov	r1, r3
 80036fc:	480c      	ldr	r0, [pc, #48]	; (8003730 <HAL_ADC_ConfigChannel+0x7d8>)
 80036fe:	f7ff f8a0 	bl	8002842 <LL_ADC_SetCommonPathInternalCh>
 8003702:	e008      	b.n	8003716 <HAL_ADC_ConfigChannel+0x7be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800371e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003722:	4618      	mov	r0, r3
 8003724:	37d8      	adds	r7, #216	; 0xd8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	80080000 	.word	0x80080000
 8003730:	50040300 	.word	0x50040300
 8003734:	c7520000 	.word	0xc7520000
 8003738:	50040000 	.word	0x50040000
 800373c:	20000068 	.word	0x20000068
 8003740:	053e2d63 	.word	0x053e2d63
 8003744:	cb840000 	.word	0xcb840000
 8003748:	80000001 	.word	0x80000001

0800374c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff f9ed 	bl	8002b38 <LL_ADC_IsEnabled>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d14d      	bne.n	8003800 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	4b28      	ldr	r3, [pc, #160]	; (800380c <ADC_Enable+0xc0>)
 800376c:	4013      	ands	r3, r2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00d      	beq.n	800378e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003776:	f043 0210 	orr.w	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003782:	f043 0201 	orr.w	r2, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e039      	b.n	8003802 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff f9a8 	bl	8002ae8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003798:	f7ff f810 	bl	80027bc <HAL_GetTick>
 800379c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800379e:	e028      	b.n	80037f2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff f9c7 	bl	8002b38 <LL_ADC_IsEnabled>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d104      	bne.n	80037ba <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff f997 	bl	8002ae8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037ba:	f7fe ffff 	bl	80027bc <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d914      	bls.n	80037f2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d00d      	beq.n	80037f2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037da:	f043 0210 	orr.w	r2, r3, #16
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e6:	f043 0201 	orr.w	r2, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e007      	b.n	8003802 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d1cf      	bne.n	80037a0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	8000003f 	.word	0x8000003f

08003810 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff f99e 	bl	8002b5e <LL_ADC_IsDisableOngoing>
 8003822:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff f985 	bl	8002b38 <LL_ADC_IsEnabled>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d047      	beq.n	80038c4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d144      	bne.n	80038c4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 030d 	and.w	r3, r3, #13
 8003844:	2b01      	cmp	r3, #1
 8003846:	d10c      	bne.n	8003862 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff f95f 	bl	8002b10 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2203      	movs	r2, #3
 8003858:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800385a:	f7fe ffaf 	bl	80027bc <HAL_GetTick>
 800385e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003860:	e029      	b.n	80038b6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003866:	f043 0210 	orr.w	r2, r3, #16
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003872:	f043 0201 	orr.w	r2, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e023      	b.n	80038c6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800387e:	f7fe ff9d 	bl	80027bc <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d914      	bls.n	80038b6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00d      	beq.n	80038b6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389e:	f043 0210 	orr.w	r2, r3, #16
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038aa:	f043 0201 	orr.w	r2, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e007      	b.n	80038c6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1dc      	bne.n	800387e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <LL_ADC_StartCalibration>:
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
 80038d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80038e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	609a      	str	r2, [r3, #8]
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <LL_ADC_IsCalibrationOnGoing>:
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003910:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003914:	d101      	bne.n	800391a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003932:	2300      	movs	r3, #0
 8003934:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800393c:	2b01      	cmp	r3, #1
 800393e:	d101      	bne.n	8003944 <HAL_ADCEx_Calibration_Start+0x1c>
 8003940:	2302      	movs	r3, #2
 8003942:	e04d      	b.n	80039e0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff ff5f 	bl	8003810 <ADC_Disable>
 8003952:	4603      	mov	r3, r0
 8003954:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d136      	bne.n	80039ca <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003960:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003964:	f023 0302 	bic.w	r3, r3, #2
 8003968:	f043 0202 	orr.w	r2, r3, #2
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6839      	ldr	r1, [r7, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff ffa9 	bl	80038ce <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800397c:	e014      	b.n	80039a8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3301      	adds	r3, #1
 8003982:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800398a:	d30d      	bcc.n	80039a8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003990:	f023 0312 	bic.w	r3, r3, #18
 8003994:	f043 0210 	orr.w	r2, r3, #16
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e01b      	b.n	80039e0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff ffa7 	bl	8003900 <LL_ADC_IsCalibrationOnGoing>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1e2      	bne.n	800397e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039bc:	f023 0303 	bic.w	r3, r3, #3
 80039c0:	f043 0201 	orr.w	r2, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	659a      	str	r2, [r3, #88]	; 0x58
 80039c8:	e005      	b.n	80039d6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ce:	f043 0210 	orr.w	r2, r3, #16
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80039de:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <__NVIC_SetPriorityGrouping>:
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f003 0307 	and.w	r3, r3, #7
 80039f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039f8:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <__NVIC_SetPriorityGrouping+0x44>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a04:	4013      	ands	r3, r2
 8003a06:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a1a:	4a04      	ldr	r2, [pc, #16]	; (8003a2c <__NVIC_SetPriorityGrouping+0x44>)
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	60d3      	str	r3, [r2, #12]
}
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000ed00 	.word	0xe000ed00

08003a30 <__NVIC_GetPriorityGrouping>:
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a34:	4b04      	ldr	r3, [pc, #16]	; (8003a48 <__NVIC_GetPriorityGrouping+0x18>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	0a1b      	lsrs	r3, r3, #8
 8003a3a:	f003 0307 	and.w	r3, r3, #7
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	e000ed00 	.word	0xe000ed00

08003a4c <__NVIC_EnableIRQ>:
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	db0b      	blt.n	8003a76 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a5e:	79fb      	ldrb	r3, [r7, #7]
 8003a60:	f003 021f 	and.w	r2, r3, #31
 8003a64:	4907      	ldr	r1, [pc, #28]	; (8003a84 <__NVIC_EnableIRQ+0x38>)
 8003a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6a:	095b      	lsrs	r3, r3, #5
 8003a6c:	2001      	movs	r0, #1
 8003a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	e000e100 	.word	0xe000e100

08003a88 <__NVIC_SetPriority>:
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	6039      	str	r1, [r7, #0]
 8003a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	db0a      	blt.n	8003ab2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	b2da      	uxtb	r2, r3
 8003aa0:	490c      	ldr	r1, [pc, #48]	; (8003ad4 <__NVIC_SetPriority+0x4c>)
 8003aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa6:	0112      	lsls	r2, r2, #4
 8003aa8:	b2d2      	uxtb	r2, r2
 8003aaa:	440b      	add	r3, r1
 8003aac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ab0:	e00a      	b.n	8003ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	4908      	ldr	r1, [pc, #32]	; (8003ad8 <__NVIC_SetPriority+0x50>)
 8003ab8:	79fb      	ldrb	r3, [r7, #7]
 8003aba:	f003 030f 	and.w	r3, r3, #15
 8003abe:	3b04      	subs	r3, #4
 8003ac0:	0112      	lsls	r2, r2, #4
 8003ac2:	b2d2      	uxtb	r2, r2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	761a      	strb	r2, [r3, #24]
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	e000e100 	.word	0xe000e100
 8003ad8:	e000ed00 	.word	0xe000ed00

08003adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b089      	sub	sp, #36	; 0x24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	f1c3 0307 	rsb	r3, r3, #7
 8003af6:	2b04      	cmp	r3, #4
 8003af8:	bf28      	it	cs
 8003afa:	2304      	movcs	r3, #4
 8003afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	3304      	adds	r3, #4
 8003b02:	2b06      	cmp	r3, #6
 8003b04:	d902      	bls.n	8003b0c <NVIC_EncodePriority+0x30>
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	3b03      	subs	r3, #3
 8003b0a:	e000      	b.n	8003b0e <NVIC_EncodePriority+0x32>
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b10:	f04f 32ff 	mov.w	r2, #4294967295
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	43da      	mvns	r2, r3
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	401a      	ands	r2, r3
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b24:	f04f 31ff 	mov.w	r1, #4294967295
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b2e:	43d9      	mvns	r1, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b34:	4313      	orrs	r3, r2
         );
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3724      	adds	r7, #36	; 0x24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b54:	d301      	bcc.n	8003b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b56:	2301      	movs	r3, #1
 8003b58:	e00f      	b.n	8003b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b5a:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <SysTick_Config+0x40>)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b62:	210f      	movs	r1, #15
 8003b64:	f04f 30ff 	mov.w	r0, #4294967295
 8003b68:	f7ff ff8e 	bl	8003a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b6c:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <SysTick_Config+0x40>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b72:	4b04      	ldr	r3, [pc, #16]	; (8003b84 <SysTick_Config+0x40>)
 8003b74:	2207      	movs	r2, #7
 8003b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	e000e010 	.word	0xe000e010

08003b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f7ff ff29 	bl	80039e8 <__NVIC_SetPriorityGrouping>
}
 8003b96:	bf00      	nop
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b086      	sub	sp, #24
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
 8003baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb0:	f7ff ff3e 	bl	8003a30 <__NVIC_GetPriorityGrouping>
 8003bb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	6978      	ldr	r0, [r7, #20]
 8003bbc:	f7ff ff8e 	bl	8003adc <NVIC_EncodePriority>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bc6:	4611      	mov	r1, r2
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff ff5d 	bl	8003a88 <__NVIC_SetPriority>
}
 8003bce:	bf00      	nop
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b082      	sub	sp, #8
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	4603      	mov	r3, r0
 8003bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff ff31 	bl	8003a4c <__NVIC_EnableIRQ>
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff ffa2 	bl	8003b44 <SysTick_Config>
 8003c00:	4603      	mov	r3, r0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d106      	bne.n	8003c28 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003c1a:	4b09      	ldr	r3, [pc, #36]	; (8003c40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a08      	ldr	r2, [pc, #32]	; (8003c40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003c20:	f043 0304 	orr.w	r3, r3, #4
 8003c24:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003c26:	e005      	b.n	8003c34 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003c28:	4b05      	ldr	r3, [pc, #20]	; (8003c40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a04      	ldr	r2, [pc, #16]	; (8003c40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003c2e:	f023 0304 	bic.w	r3, r3, #4
 8003c32:	6013      	str	r3, [r2, #0]
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr
 8003c40:	e000e010 	.word	0xe000e010

08003c44 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e0ac      	b.n	8003db0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f000 fc30 	bl	80044c0 <DFSDM_GetChannelFromInstance>
 8003c60:	4603      	mov	r3, r0
 8003c62:	4a55      	ldr	r2, [pc, #340]	; (8003db8 <HAL_DFSDM_ChannelInit+0x174>)
 8003c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e09f      	b.n	8003db0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 f8a7 	bl	8003dc4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003c76:	4b51      	ldr	r3, [pc, #324]	; (8003dbc <HAL_DFSDM_ChannelInit+0x178>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	4a4f      	ldr	r2, [pc, #316]	; (8003dbc <HAL_DFSDM_ChannelInit+0x178>)
 8003c7e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003c80:	4b4e      	ldr	r3, [pc, #312]	; (8003dbc <HAL_DFSDM_ChannelInit+0x178>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d125      	bne.n	8003cd4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003c88:	4b4d      	ldr	r3, [pc, #308]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a4c      	ldr	r2, [pc, #304]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003c8e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003c92:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003c94:	4b4a      	ldr	r3, [pc, #296]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	4948      	ldr	r1, [pc, #288]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003ca2:	4b47      	ldr	r3, [pc, #284]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a46      	ldr	r2, [pc, #280]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003ca8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003cac:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	791b      	ldrb	r3, [r3, #4]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d108      	bne.n	8003cc8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003cb6:	4b42      	ldr	r3, [pc, #264]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	493f      	ldr	r1, [pc, #252]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003cc8:	4b3d      	ldr	r3, [pc, #244]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a3c      	ldr	r2, [pc, #240]	; (8003dc0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003cd2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003ce2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	6819      	ldr	r1, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003cf2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003cf8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 020f 	bic.w	r2, r2, #15
 8003d10:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6819      	ldr	r1, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003d20:	431a      	orrs	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003d38:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6899      	ldr	r1, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f002 0207 	and.w	r2, r2, #7
 8003d64:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6859      	ldr	r1, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d70:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d76:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d90:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fb8e 	bl	80044c0 <DFSDM_GetChannelFromInstance>
 8003da4:	4602      	mov	r2, r0
 8003da6:	4904      	ldr	r1, [pc, #16]	; (8003db8 <HAL_DFSDM_ChannelInit+0x174>)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20002a94 	.word	0x20002a94
 8003dbc:	20002a90 	.word	0x20002a90
 8003dc0:	40016000 	.word	0x40016000

08003dc4 <HAL_DFSDM_ChannelMspInit>:
  * @brief  Initialize the DFSDM channel MSP.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the function is needed,
            the HAL_DFSDM_ChannelMspInit could be implemented in the user file.
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e0ca      	b.n	8003fa8 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a66      	ldr	r2, [pc, #408]	; (8003fb0 <HAL_DFSDM_FilterInit+0x1b0>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d109      	bne.n	8003e30 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d003      	beq.n	8003e2c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e0bb      	b.n	8003fa8 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 f8b3 	bl	8003fb4 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8003e5c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	7a1b      	ldrb	r3, [r3, #8]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d108      	bne.n	8003e78 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	e007      	b.n	8003e88 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003e86:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	7a5b      	ldrb	r3, [r3, #9]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d108      	bne.n	8003ea2 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	e007      	b.n	8003eb2 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003eb0:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ec0:	f023 0308 	bic.w	r3, r3, #8
 8003ec4:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d108      	bne.n	8003ee0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6819      	ldr	r1, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695a      	ldr	r2, [r3, #20]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	7c1b      	ldrb	r3, [r3, #16]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d108      	bne.n	8003efa <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0210 	orr.w	r2, r2, #16
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	e007      	b.n	8003f0a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0210 	bic.w	r2, r2, #16
 8003f08:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	7c5b      	ldrb	r3, [r3, #17]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d108      	bne.n	8003f24 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0220 	orr.w	r2, r2, #32
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	e007      	b.n	8003f34 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0220 	bic.w	r2, r2, #32
 8003f32:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8003f42:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8003f46:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6959      	ldr	r1, [r3, #20]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003f5a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003f62:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68da      	ldr	r2, [r3, #12]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	699a      	ldr	r2, [r3, #24]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	7c1a      	ldrb	r2, [r3, #16]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0201 	orr.w	r2, r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40016100 	.word	0x40016100

08003fb4 <HAL_DFSDM_FilterMspInit>:
  * @brief  Initializes the DFSDM filter MSP.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the function is needed,
            the HAL_DFSDM_FilterMspInit could be implemented in the user file.
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d02e      	beq.n	8004040 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003fe8:	2bff      	cmp	r3, #255	; 0xff
 8003fea:	d029      	beq.n	8004040 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ffe:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d10d      	bne.n	8004022 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004014:	431a      	orrs	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e00a      	b.n	8004038 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	6819      	ldr	r1, [r3, #0]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	021b      	lsls	r3, r3, #8
 800402c:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	430a      	orrs	r2, r1
 8004036:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	631a      	str	r2, [r3, #48]	; 0x30
 800403e:	e001      	b.n	8004044 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8004044:	7dfb      	ldrb	r3, [r7, #23]
}
 8004046:	4618      	mov	r0, r3
 8004048:	371c      	adds	r7, #28
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004060:	2300      	movs	r3, #0
 8004062:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d102      	bne.n	8004076 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	75fb      	strb	r3, [r7, #23]
 8004074:	e064      	b.n	8004140 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004080:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004084:	d002      	beq.n	800408c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	75fb      	strb	r3, [r7, #23]
 800408a:	e059      	b.n	8004140 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10e      	bne.n	80040b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10a      	bne.n	80040b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a0:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d105      	bne.n	80040b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d002      	beq.n	80040b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	75fb      	strb	r3, [r7, #23]
 80040b0:	e046      	b.n	8004140 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10b      	bne.n	80040d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d107      	bne.n	80040d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c6:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80040c8:	2b20      	cmp	r3, #32
 80040ca:	d102      	bne.n	80040d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	75fb      	strb	r3, [r7, #23]
 80040d0:	e036      	b.n	8004140 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d004      	beq.n	80040e6 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d12a      	bne.n	800413c <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ea:	4a18      	ldr	r2, [pc, #96]	; (800414c <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80040ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f2:	4a17      	ldr	r2, [pc, #92]	; (8004150 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80040f4:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fa:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80040fc:	2b20      	cmp	r3, #32
 80040fe:	d101      	bne.n	8004104 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8004100:	4a14      	ldr	r2, [pc, #80]	; (8004154 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8004102:	e000      	b.n	8004106 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8004104:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	331c      	adds	r3, #28
 8004116:	4619      	mov	r1, r3
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f000 fbb0 	bl	8004880 <HAL_DMA_Start_IT>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d006      	beq.n	8004134 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	22ff      	movs	r2, #255	; 0xff
 800412a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004132:	e005      	b.n	8004140 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 fa0f 	bl	8004558 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800413a:	e001      	b.n	8004140 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8004140:	7dfb      	ldrb	r3, [r7, #23]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3718      	adds	r7, #24
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	08004481 	.word	0x08004481
 8004150:	0800449d 	.word	0x0800449d
 8004154:	08004465 	.word	0x08004465

08004158 <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b08c      	sub	sp, #48	; 0x30
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f003 0308 	and.w	r3, r3, #8
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00f      	beq.n	800419a <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00a      	beq.n	800419a <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2208      	movs	r2, #8
 800418a:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	651a      	str	r2, [r3, #80]	; 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f95c 	bl	8004450 <HAL_DFSDM_FilterErrorCallback>
 8004198:	e13b      	b.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00f      	beq.n	80041c4 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00a      	beq.n	80041c4 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2204      	movs	r2, #4
 80041b4:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2202      	movs	r2, #2
 80041ba:	651a      	str	r2, [r3, #80]	; 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f947 	bl	8004450 <HAL_DFSDM_FilterErrorCallback>
 80041c2:	e126      	b.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d025      	beq.n	800421a <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d020      	beq.n	800421a <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7fd fd45 	bl	8001c68 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f040 8114 	bne.w	8004410 <HAL_DFSDM_IRQHandler+0x2b8>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f040 810f 	bne.w	8004410 <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0202 	bic.w	r2, r2, #2
 8004200:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8004208:	2b02      	cmp	r3, #2
 800420a:	d101      	bne.n	8004210 <HAL_DFSDM_IRQHandler+0xb8>
 800420c:	2201      	movs	r2, #1
 800420e:	e000      	b.n	8004212 <HAL_DFSDM_IRQHandler+0xba>
 8004210:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004218:	e0fa      	b.n	8004410 <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d034      	beq.n	800428e <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 800422a:	2b00      	cmp	r3, #0
 800422c:	d02f      	beq.n	800428e <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f8f8 	bl	8004424 <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004238:	1e5a      	subs	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	649a      	str	r2, [r3, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004242:	2b00      	cmp	r3, #0
 8004244:	f040 80e5 	bne.w	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424c:	2b00      	cmp	r3, #0
 800424e:	d112      	bne.n	8004276 <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0201 	bic.w	r2, r2, #1
 800425e:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 8004266:	2b03      	cmp	r3, #3
 8004268:	d101      	bne.n	800426e <HAL_DFSDM_IRQHandler+0x116>
 800426a:	2201      	movs	r2, #1
 800426c:	e000      	b.n	8004270 <HAL_DFSDM_IRQHandler+0x118>
 800426e:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800427c:	2b01      	cmp	r3, #1
 800427e:	d102      	bne.n	8004286 <HAL_DFSDM_IRQHandler+0x12e>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004284:	e000      	b.n	8004288 <HAL_DFSDM_IRQHandler+0x130>
 8004286:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6493      	str	r3, [r2, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 800428c:	e0c1      	b.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f003 0310 	and.w	r3, r3, #16
 8004294:	2b00      	cmp	r3, #0
 8004296:	d03d      	beq.n	8004314 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d038      	beq.n	8004314 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 80042ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_DFSDM_IRQHandler+0x162>
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <HAL_DFSDM_IRQHandler+0x164>
 80042ba:	2300      	movs	r3, #0
 80042bc:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d109      	bne.n	80042d8 <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 80042c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c6:	0a1b      	lsrs	r3, r3, #8
 80042c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80042ca:	e005      	b.n	80042d8 <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 80042cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ce:	3301      	adds	r3, #1
 80042d0:	62bb      	str	r3, [r7, #40]	; 0x28
      reg = reg >> 1;
 80042d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d4:	085b      	lsrs	r3, r3, #1
 80042d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80042d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d102      	bne.n	80042e8 <HAL_DFSDM_IRQHandler+0x190>
 80042e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e4:	2b06      	cmp	r3, #6
 80042e6:	d9f1      	bls.n	80042cc <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d105      	bne.n	80042fa <HAL_DFSDM_IRQHandler+0x1a2>
 80042ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f0:	3308      	adds	r3, #8
 80042f2:	2201      	movs	r2, #1
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	e003      	b.n	8004302 <HAL_DFSDM_IRQHandler+0x1aa>
 80042fa:	2201      	movs	r2, #1
 80042fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6812      	ldr	r2, [r2, #0]
 8004306:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 f893 	bl	8004438 <HAL_DFSDM_FilterAwdCallback>
  {
 8004312:	e07e      	b.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a40      	ldr	r2, [pc, #256]	; (800441c <HAL_DFSDM_IRQHandler+0x2c4>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d141      	bne.n	80043a2 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8004324:	2b00      	cmp	r3, #0
 8004326:	d03c      	beq.n	80043a2 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	f003 0340 	and.w	r3, r3, #64	; 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800432e:	2b00      	cmp	r3, #0
 8004330:	d037      	beq.n	80043a2 <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 8004332:	2300      	movs	r3, #0
 8004334:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	0c1b      	lsrs	r3, r3, #16
 800433e:	b2db      	uxtb	r3, r3
 8004340:	627b      	str	r3, [r7, #36]	; 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 8004342:	e02a      	b.n	800439a <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8004344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d01f      	beq.n	800438e <HAL_DFSDM_IRQHandler+0x236>
 800434e:	4a34      	ldr	r2, [pc, #208]	; (8004420 <HAL_DFSDM_IRQHandler+0x2c8>)
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d019      	beq.n	800438e <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 800435a:	4a31      	ldr	r2, [pc, #196]	; (8004420 <HAL_DFSDM_IRQHandler+0x2c8>)
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00f      	beq.n	800438e <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	f103 0210 	add.w	r2, r3, #16
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2101      	movs	r1, #1
 800437a:	fa01 f202 	lsl.w	r2, r1, r2
 800437e:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 8004380:	4a27      	ldr	r2, [pc, #156]	; (8004420 <HAL_DFSDM_IRQHandler+0x2c8>)
 8004382:	6a3b      	ldr	r3, [r7, #32]
 8004384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004388:	4618      	mov	r0, r3
 800438a:	f7ff fd25 	bl	8003dd8 <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	3301      	adds	r3, #1
 8004392:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 8004394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004396:	085b      	lsrs	r3, r3, #1
 8004398:	627b      	str	r3, [r7, #36]	; 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 800439a:	6a3b      	ldr	r3, [r7, #32]
 800439c:	2b07      	cmp	r3, #7
 800439e:	d9d1      	bls.n	8004344 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 80043a0:	e037      	b.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1d      	ldr	r2, [pc, #116]	; (800441c <HAL_DFSDM_IRQHandler+0x2c4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d132      	bne.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d02d      	beq.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d028      	beq.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
  {
    uint32_t reg;
    uint32_t channel = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	0e1b      	lsrs	r3, r3, #24
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80043d0:	e005      	b.n	80043de <HAL_DFSDM_IRQHandler+0x286>
    {
      channel++;
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	3301      	adds	r3, #1
 80043d6:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	085b      	lsrs	r3, r3, #1
 80043dc:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d102      	bne.n	80043ee <HAL_DFSDM_IRQHandler+0x296>
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	2b06      	cmp	r3, #6
 80043ec:	d9f1      	bls.n	80043d2 <HAL_DFSDM_IRQHandler+0x27a>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	f103 0218 	add.w	r2, r3, #24
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2101      	movs	r1, #1
 80043fa:	fa01 f202 	lsl.w	r2, r1, r2
 80043fe:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 8004400:	4a07      	ldr	r2, [pc, #28]	; (8004420 <HAL_DFSDM_IRQHandler+0x2c8>)
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff fcef 	bl	8003dec <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 800440e:	e000      	b.n	8004412 <HAL_DFSDM_IRQHandler+0x2ba>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004410:	bf00      	nop
}
 8004412:	bf00      	nop
 8004414:	3730      	adds	r7, #48	; 0x30
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40016100 	.word	0x40016100
 8004420:	20002a94 	.word	0x20002a94

08004424 <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 8004444:	bf00      	nop
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004470:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f7fd fd4e 	bl	8001f14 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8004478:	bf00      	nop
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800448c:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f7fd fbea 	bl	8001c68 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8004494:	bf00      	nop
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a8:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2203      	movs	r2, #3
 80044ae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f7ff ffcd 	bl	8004450 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
	...

080044c0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a1c      	ldr	r2, [pc, #112]	; (800453c <DFSDM_GetChannelFromInstance+0x7c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d102      	bne.n	80044d6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80044d0:	2300      	movs	r3, #0
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	e02b      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a19      	ldr	r2, [pc, #100]	; (8004540 <DFSDM_GetChannelFromInstance+0x80>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d102      	bne.n	80044e4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80044de:	2301      	movs	r3, #1
 80044e0:	60fb      	str	r3, [r7, #12]
 80044e2:	e024      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a17      	ldr	r2, [pc, #92]	; (8004544 <DFSDM_GetChannelFromInstance+0x84>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d102      	bne.n	80044f2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80044ec:	2302      	movs	r3, #2
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	e01d      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a14      	ldr	r2, [pc, #80]	; (8004548 <DFSDM_GetChannelFromInstance+0x88>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d102      	bne.n	8004500 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80044fa:	2304      	movs	r3, #4
 80044fc:	60fb      	str	r3, [r7, #12]
 80044fe:	e016      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a12      	ldr	r2, [pc, #72]	; (800454c <DFSDM_GetChannelFromInstance+0x8c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d102      	bne.n	800450e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004508:	2305      	movs	r3, #5
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	e00f      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a0f      	ldr	r2, [pc, #60]	; (8004550 <DFSDM_GetChannelFromInstance+0x90>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d102      	bne.n	800451c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004516:	2306      	movs	r3, #6
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	e008      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a0d      	ldr	r2, [pc, #52]	; (8004554 <DFSDM_GetChannelFromInstance+0x94>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d102      	bne.n	800452a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004524:	2307      	movs	r3, #7
 8004526:	60fb      	str	r3, [r7, #12]
 8004528:	e001      	b.n	800452e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800452a:	2303      	movs	r3, #3
 800452c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800452e:	68fb      	ldr	r3, [r7, #12]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3714      	adds	r7, #20
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	40016000 	.word	0x40016000
 8004540:	40016020 	.word	0x40016020
 8004544:	40016040 	.word	0x40016040
 8004548:	40016080 	.word	0x40016080
 800454c:	400160a0 	.word	0x400160a0
 8004550:	400160c0 	.word	0x400160c0
 8004554:	400160e0 	.word	0x400160e0

08004558 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004564:	2b00      	cmp	r3, #0
 8004566:	d108      	bne.n	800457a <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	e033      	b.n	80045e2 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004598:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f042 0201 	orr.w	r2, r2, #1
 80045a8:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d116      	bne.n	80045e2 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d107      	bne.n	80045cc <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0202 	orr.w	r2, r2, #2
 80045ca:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d102      	bne.n	80045dc <DFSDM_RegConvStart+0x84>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045da:	e000      	b.n	80045de <DFSDM_RegConvStart+0x86>
 80045dc:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d101      	bne.n	80045f0 <DFSDM_RegConvStart+0x98>
 80045ec:	2202      	movs	r2, #2
 80045ee:	e000      	b.n	80045f2 <DFSDM_RegConvStart+0x9a>
 80045f0:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e08d      	b.n	8004732 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	461a      	mov	r2, r3
 800461c:	4b47      	ldr	r3, [pc, #284]	; (800473c <HAL_DMA_Init+0x138>)
 800461e:	429a      	cmp	r2, r3
 8004620:	d80f      	bhi.n	8004642 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	461a      	mov	r2, r3
 8004628:	4b45      	ldr	r3, [pc, #276]	; (8004740 <HAL_DMA_Init+0x13c>)
 800462a:	4413      	add	r3, r2
 800462c:	4a45      	ldr	r2, [pc, #276]	; (8004744 <HAL_DMA_Init+0x140>)
 800462e:	fba2 2303 	umull	r2, r3, r2, r3
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	009a      	lsls	r2, r3, #2
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a42      	ldr	r2, [pc, #264]	; (8004748 <HAL_DMA_Init+0x144>)
 800463e:	641a      	str	r2, [r3, #64]	; 0x40
 8004640:	e00e      	b.n	8004660 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	461a      	mov	r2, r3
 8004648:	4b40      	ldr	r3, [pc, #256]	; (800474c <HAL_DMA_Init+0x148>)
 800464a:	4413      	add	r3, r2
 800464c:	4a3d      	ldr	r2, [pc, #244]	; (8004744 <HAL_DMA_Init+0x140>)
 800464e:	fba2 2303 	umull	r2, r3, r2, r3
 8004652:	091b      	lsrs	r3, r3, #4
 8004654:	009a      	lsls	r2, r3, #2
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a3c      	ldr	r2, [pc, #240]	; (8004750 <HAL_DMA_Init+0x14c>)
 800465e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800467a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004684:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004690:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800469c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fa4c 	bl	8004b50 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046c0:	d102      	bne.n	80046c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046dc:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d010      	beq.n	8004708 <HAL_DMA_Init+0x104>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b04      	cmp	r3, #4
 80046ec:	d80c      	bhi.n	8004708 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fa6c 	bl	8004bcc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004704:	605a      	str	r2, [r3, #4]
 8004706:	e008      	b.n	800471a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40020407 	.word	0x40020407
 8004740:	bffdfff8 	.word	0xbffdfff8
 8004744:	cccccccd 	.word	0xcccccccd
 8004748:	40020000 	.word	0x40020000
 800474c:	bffdfbf8 	.word	0xbffdfbf8
 8004750:	40020400 	.word	0x40020400

08004754 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e07b      	b.n	800485e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0201 	bic.w	r2, r2, #1
 8004774:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	461a      	mov	r2, r3
 800477c:	4b3a      	ldr	r3, [pc, #232]	; (8004868 <HAL_DMA_DeInit+0x114>)
 800477e:	429a      	cmp	r2, r3
 8004780:	d80f      	bhi.n	80047a2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	4b38      	ldr	r3, [pc, #224]	; (800486c <HAL_DMA_DeInit+0x118>)
 800478a:	4413      	add	r3, r2
 800478c:	4a38      	ldr	r2, [pc, #224]	; (8004870 <HAL_DMA_DeInit+0x11c>)
 800478e:	fba2 2303 	umull	r2, r3, r2, r3
 8004792:	091b      	lsrs	r3, r3, #4
 8004794:	009a      	lsls	r2, r3, #2
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a35      	ldr	r2, [pc, #212]	; (8004874 <HAL_DMA_DeInit+0x120>)
 800479e:	641a      	str	r2, [r3, #64]	; 0x40
 80047a0:	e00e      	b.n	80047c0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	461a      	mov	r2, r3
 80047a8:	4b33      	ldr	r3, [pc, #204]	; (8004878 <HAL_DMA_DeInit+0x124>)
 80047aa:	4413      	add	r3, r2
 80047ac:	4a30      	ldr	r2, [pc, #192]	; (8004870 <HAL_DMA_DeInit+0x11c>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	091b      	lsrs	r3, r3, #4
 80047b4:	009a      	lsls	r2, r3, #2
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a2f      	ldr	r2, [pc, #188]	; (800487c <HAL_DMA_DeInit+0x128>)
 80047be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2200      	movs	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047cc:	f003 021c 	and.w	r2, r3, #28
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d4:	2101      	movs	r1, #1
 80047d6:	fa01 f202 	lsl.w	r2, r1, r2
 80047da:	605a      	str	r2, [r3, #4]
#if defined(DMAMUX1)

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 f9b7 	bl	8004b50 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047e6:	2200      	movs	r2, #0
 80047e8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80047f2:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if(((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00f      	beq.n	800481c <HAL_DMA_DeInit+0xc8>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2b04      	cmp	r3, #4
 8004802:	d80b      	bhi.n	800481c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f9e1 	bl	8004bcc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800480e:	2200      	movs	r2, #0
 8004810:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800481a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	65da      	str	r2, [r3, #92]	; 0x5c

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	40020407 	.word	0x40020407
 800486c:	bffdfff8 	.word	0xbffdfff8
 8004870:	cccccccd 	.word	0xcccccccd
 8004874:	40020000 	.word	0x40020000
 8004878:	bffdfbf8 	.word	0xbffdfbf8
 800487c:	40020400 	.word	0x40020400

08004880 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
 800488c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800488e:	2300      	movs	r3, #0
 8004890:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_DMA_Start_IT+0x20>
 800489c:	2302      	movs	r3, #2
 800489e:	e066      	b.n	800496e <HAL_DMA_Start_IT+0xee>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d155      	bne.n	8004960 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0201 	bic.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	68b9      	ldr	r1, [r7, #8]
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 f8fb 	bl	8004ad4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d008      	beq.n	80048f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f042 020e 	orr.w	r2, r2, #14
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	e00f      	b.n	8004918 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f022 0204 	bic.w	r2, r2, #4
 8004906:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f042 020a 	orr.w	r2, r2, #10
 8004916:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d007      	beq.n	8004936 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004930:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004934:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800493a:	2b00      	cmp	r3, #0
 800493c:	d007      	beq.n	800494e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004948:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800494c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f042 0201 	orr.w	r2, r2, #1
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	e005      	b.n	800496c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004968:	2302      	movs	r3, #2
 800496a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800496c:	7dfb      	ldrb	r3, [r7, #23]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3718      	adds	r7, #24
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b084      	sub	sp, #16
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004992:	f003 031c 	and.w	r3, r3, #28
 8004996:	2204      	movs	r2, #4
 8004998:	409a      	lsls	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4013      	ands	r3, r2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d026      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x7a>
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d021      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0320 	and.w	r3, r3, #32
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d107      	bne.n	80049ca <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0204 	bic.w	r2, r2, #4
 80049c8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ce:	f003 021c 	and.w	r2, r3, #28
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	2104      	movs	r1, #4
 80049d8:	fa01 f202 	lsl.w	r2, r1, r2
 80049dc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d071      	beq.n	8004aca <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80049ee:	e06c      	b.n	8004aca <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f4:	f003 031c 	and.w	r3, r3, #28
 80049f8:	2202      	movs	r2, #2
 80049fa:	409a      	lsls	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d02e      	beq.n	8004a62 <HAL_DMA_IRQHandler+0xec>
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d029      	beq.n	8004a62 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0320 	and.w	r3, r3, #32
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10b      	bne.n	8004a34 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f022 020a 	bic.w	r2, r2, #10
 8004a2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a38:	f003 021c 	and.w	r2, r3, #28
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a40:	2102      	movs	r1, #2
 8004a42:	fa01 f202 	lsl.w	r2, r1, r2
 8004a46:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d038      	beq.n	8004aca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004a60:	e033      	b.n	8004aca <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a66:	f003 031c 	and.w	r3, r3, #28
 8004a6a:	2208      	movs	r2, #8
 8004a6c:	409a      	lsls	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d02a      	beq.n	8004acc <HAL_DMA_IRQHandler+0x156>
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f003 0308 	and.w	r3, r3, #8
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d025      	beq.n	8004acc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 020e 	bic.w	r2, r2, #14
 8004a8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a94:	f003 021c 	and.w	r2, r3, #28
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8004aa2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d004      	beq.n	8004acc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004aca:	bf00      	nop
 8004acc:	bf00      	nop
}
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
 8004ae0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004aea:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004afc:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b02:	f003 021c 	and.w	r2, r3, #28
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	2b10      	cmp	r3, #16
 8004b20:	d108      	bne.n	8004b34 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b32:	e007      	b.n	8004b44 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	60da      	str	r2, [r3, #12]
}
 8004b44:	bf00      	nop
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	4b17      	ldr	r3, [pc, #92]	; (8004bbc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d80a      	bhi.n	8004b7a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b68:	089b      	lsrs	r3, r3, #2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004b70:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6493      	str	r3, [r2, #72]	; 0x48
 8004b78:	e007      	b.n	8004b8a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b7e:	089b      	lsrs	r3, r3, #2
 8004b80:	009a      	lsls	r2, r3, #2
 8004b82:	4b0f      	ldr	r3, [pc, #60]	; (8004bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004b84:	4413      	add	r3, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	3b08      	subs	r3, #8
 8004b92:	4a0c      	ldr	r2, [pc, #48]	; (8004bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004b94:	fba2 2303 	umull	r2, r3, r2, r3
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a0a      	ldr	r2, [pc, #40]	; (8004bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004ba0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f003 031f 	and.w	r3, r3, #31
 8004ba8:	2201      	movs	r2, #1
 8004baa:	409a      	lsls	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004bb0:	bf00      	nop
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	40020407 	.word	0x40020407
 8004bc0:	4002081c 	.word	0x4002081c
 8004bc4:	cccccccd 	.word	0xcccccccd
 8004bc8:	40020880 	.word	0x40020880

08004bcc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4b0b      	ldr	r3, [pc, #44]	; (8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004be0:	4413      	add	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	461a      	mov	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a08      	ldr	r2, [pc, #32]	; (8004c10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004bee:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	f003 0303 	and.w	r3, r3, #3
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	409a      	lsls	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004c00:	bf00      	nop
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	1000823f 	.word	0x1000823f
 8004c10:	40020940 	.word	0x40020940

08004c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b087      	sub	sp, #28
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c22:	e166      	b.n	8004ef2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	2101      	movs	r1, #1
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c30:	4013      	ands	r3, r2
 8004c32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 8158 	beq.w	8004eec <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f003 0303 	and.w	r3, r3, #3
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d005      	beq.n	8004c54 <HAL_GPIO_Init+0x40>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f003 0303 	and.w	r3, r3, #3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d130      	bne.n	8004cb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	2203      	movs	r2, #3
 8004c60:	fa02 f303 	lsl.w	r3, r2, r3
 8004c64:	43db      	mvns	r3, r3
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	68da      	ldr	r2, [r3, #12]
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c92:	43db      	mvns	r3, r3
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	4013      	ands	r3, r2
 8004c98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	091b      	lsrs	r3, r3, #4
 8004ca0:	f003 0201 	and.w	r2, r3, #1
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f003 0303 	and.w	r3, r3, #3
 8004cbe:	2b03      	cmp	r3, #3
 8004cc0:	d017      	beq.n	8004cf2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	2203      	movs	r2, #3
 8004cce:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd2:	43db      	mvns	r3, r3
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	689a      	ldr	r2, [r3, #8]
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f003 0303 	and.w	r3, r3, #3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d123      	bne.n	8004d46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	08da      	lsrs	r2, r3, #3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	3208      	adds	r2, #8
 8004d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	220f      	movs	r2, #15
 8004d16:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1a:	43db      	mvns	r3, r3
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	4013      	ands	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	691a      	ldr	r2, [r3, #16]
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	08da      	lsrs	r2, r3, #3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3208      	adds	r2, #8
 8004d40:	6939      	ldr	r1, [r7, #16]
 8004d42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	005b      	lsls	r3, r3, #1
 8004d50:	2203      	movs	r2, #3
 8004d52:	fa02 f303 	lsl.w	r3, r2, r3
 8004d56:	43db      	mvns	r3, r3
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f003 0203 	and.w	r2, r3, #3
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 80b2 	beq.w	8004eec <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d88:	4b61      	ldr	r3, [pc, #388]	; (8004f10 <HAL_GPIO_Init+0x2fc>)
 8004d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d8c:	4a60      	ldr	r2, [pc, #384]	; (8004f10 <HAL_GPIO_Init+0x2fc>)
 8004d8e:	f043 0301 	orr.w	r3, r3, #1
 8004d92:	6613      	str	r3, [r2, #96]	; 0x60
 8004d94:	4b5e      	ldr	r3, [pc, #376]	; (8004f10 <HAL_GPIO_Init+0x2fc>)
 8004d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	60bb      	str	r3, [r7, #8]
 8004d9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004da0:	4a5c      	ldr	r2, [pc, #368]	; (8004f14 <HAL_GPIO_Init+0x300>)
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	089b      	lsrs	r3, r3, #2
 8004da6:	3302      	adds	r3, #2
 8004da8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	220f      	movs	r2, #15
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	43db      	mvns	r3, r3
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004dca:	d02b      	beq.n	8004e24 <HAL_GPIO_Init+0x210>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a52      	ldr	r2, [pc, #328]	; (8004f18 <HAL_GPIO_Init+0x304>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d025      	beq.n	8004e20 <HAL_GPIO_Init+0x20c>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a51      	ldr	r2, [pc, #324]	; (8004f1c <HAL_GPIO_Init+0x308>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d01f      	beq.n	8004e1c <HAL_GPIO_Init+0x208>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a50      	ldr	r2, [pc, #320]	; (8004f20 <HAL_GPIO_Init+0x30c>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d019      	beq.n	8004e18 <HAL_GPIO_Init+0x204>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a4f      	ldr	r2, [pc, #316]	; (8004f24 <HAL_GPIO_Init+0x310>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d013      	beq.n	8004e14 <HAL_GPIO_Init+0x200>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a4e      	ldr	r2, [pc, #312]	; (8004f28 <HAL_GPIO_Init+0x314>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d00d      	beq.n	8004e10 <HAL_GPIO_Init+0x1fc>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a4d      	ldr	r2, [pc, #308]	; (8004f2c <HAL_GPIO_Init+0x318>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d007      	beq.n	8004e0c <HAL_GPIO_Init+0x1f8>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a4c      	ldr	r2, [pc, #304]	; (8004f30 <HAL_GPIO_Init+0x31c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d101      	bne.n	8004e08 <HAL_GPIO_Init+0x1f4>
 8004e04:	2307      	movs	r3, #7
 8004e06:	e00e      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e08:	2308      	movs	r3, #8
 8004e0a:	e00c      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e0c:	2306      	movs	r3, #6
 8004e0e:	e00a      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e10:	2305      	movs	r3, #5
 8004e12:	e008      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e14:	2304      	movs	r3, #4
 8004e16:	e006      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e004      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	e002      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e20:	2301      	movs	r3, #1
 8004e22:	e000      	b.n	8004e26 <HAL_GPIO_Init+0x212>
 8004e24:	2300      	movs	r3, #0
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	f002 0203 	and.w	r2, r2, #3
 8004e2c:	0092      	lsls	r2, r2, #2
 8004e2e:	4093      	lsls	r3, r2
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e36:	4937      	ldr	r1, [pc, #220]	; (8004f14 <HAL_GPIO_Init+0x300>)
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	089b      	lsrs	r3, r3, #2
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e44:	4b3b      	ldr	r3, [pc, #236]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	43db      	mvns	r3, r3
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	4013      	ands	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e68:	4a32      	ldr	r2, [pc, #200]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e6e:	4b31      	ldr	r3, [pc, #196]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	43db      	mvns	r3, r3
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d003      	beq.n	8004e92 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e92:	4a28      	ldr	r2, [pc, #160]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004e98:	4b26      	ldr	r3, [pc, #152]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	43db      	mvns	r3, r3
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d003      	beq.n	8004ebc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ebc:	4a1d      	ldr	r2, [pc, #116]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004ec2:	4b1c      	ldr	r3, [pc, #112]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	43db      	mvns	r3, r3
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004ee6:	4a13      	ldr	r2, [pc, #76]	; (8004f34 <HAL_GPIO_Init+0x320>)
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	3301      	adds	r3, #1
 8004ef0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f47f ae91 	bne.w	8004c24 <HAL_GPIO_Init+0x10>
  }
}
 8004f02:	bf00      	nop
 8004f04:	bf00      	nop
 8004f06:	371c      	adds	r7, #28
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr
 8004f10:	40021000 	.word	0x40021000
 8004f14:	40010000 	.word	0x40010000
 8004f18:	48000400 	.word	0x48000400
 8004f1c:	48000800 	.word	0x48000800
 8004f20:	48000c00 	.word	0x48000c00
 8004f24:	48001000 	.word	0x48001000
 8004f28:	48001400 	.word	0x48001400
 8004f2c:	48001800 	.word	0x48001800
 8004f30:	48001c00 	.word	0x48001c00
 8004f34:	40010400 	.word	0x40010400

08004f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	460b      	mov	r3, r1
 8004f42:	807b      	strh	r3, [r7, #2]
 8004f44:	4613      	mov	r3, r2
 8004f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f48:	787b      	ldrb	r3, [r7, #1]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f4e:	887a      	ldrh	r2, [r7, #2]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f54:	e002      	b.n	8004f5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f56:	887a      	ldrh	r2, [r7, #2]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f6a:	b08f      	sub	sp, #60	; 0x3c
 8004f6c:	af0a      	add	r7, sp, #40	; 0x28
 8004f6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e116      	b.n	80051a8 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d106      	bne.n	8004f9a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f7fb ffb5 	bl	8000f04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2203      	movs	r2, #3
 8004f9e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d102      	bne.n	8004fb4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f002 fea0 	bl	8007cfe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	603b      	str	r3, [r7, #0]
 8004fc4:	687e      	ldr	r6, [r7, #4]
 8004fc6:	466d      	mov	r5, sp
 8004fc8:	f106 0410 	add.w	r4, r6, #16
 8004fcc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004fce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004fd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004fd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004fd4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004fd8:	e885 0003 	stmia.w	r5, {r0, r1}
 8004fdc:	1d33      	adds	r3, r6, #4
 8004fde:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fe0:	6838      	ldr	r0, [r7, #0]
 8004fe2:	f002 fdb3 	bl	8007b4c <USB_CoreInit>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d005      	beq.n	8004ff8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e0d7      	b.n	80051a8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	4618      	mov	r0, r3
 8005000:	f002 fe8e 	bl	8007d20 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005004:	2300      	movs	r3, #0
 8005006:	73fb      	strb	r3, [r7, #15]
 8005008:	e04a      	b.n	80050a0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800500a:	7bfa      	ldrb	r2, [r7, #15]
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4613      	mov	r3, r2
 8005010:	00db      	lsls	r3, r3, #3
 8005012:	1a9b      	subs	r3, r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	440b      	add	r3, r1
 8005018:	333d      	adds	r3, #61	; 0x3d
 800501a:	2201      	movs	r2, #1
 800501c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800501e:	7bfa      	ldrb	r2, [r7, #15]
 8005020:	6879      	ldr	r1, [r7, #4]
 8005022:	4613      	mov	r3, r2
 8005024:	00db      	lsls	r3, r3, #3
 8005026:	1a9b      	subs	r3, r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	440b      	add	r3, r1
 800502c:	333c      	adds	r3, #60	; 0x3c
 800502e:	7bfa      	ldrb	r2, [r7, #15]
 8005030:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005032:	7bfa      	ldrb	r2, [r7, #15]
 8005034:	7bfb      	ldrb	r3, [r7, #15]
 8005036:	b298      	uxth	r0, r3
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	4613      	mov	r3, r2
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	1a9b      	subs	r3, r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	440b      	add	r3, r1
 8005044:	3342      	adds	r3, #66	; 0x42
 8005046:	4602      	mov	r2, r0
 8005048:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800504a:	7bfa      	ldrb	r2, [r7, #15]
 800504c:	6879      	ldr	r1, [r7, #4]
 800504e:	4613      	mov	r3, r2
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	1a9b      	subs	r3, r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	440b      	add	r3, r1
 8005058:	333f      	adds	r3, #63	; 0x3f
 800505a:	2200      	movs	r2, #0
 800505c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800505e:	7bfa      	ldrb	r2, [r7, #15]
 8005060:	6879      	ldr	r1, [r7, #4]
 8005062:	4613      	mov	r3, r2
 8005064:	00db      	lsls	r3, r3, #3
 8005066:	1a9b      	subs	r3, r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	440b      	add	r3, r1
 800506c:	3344      	adds	r3, #68	; 0x44
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005072:	7bfa      	ldrb	r2, [r7, #15]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	4613      	mov	r3, r2
 8005078:	00db      	lsls	r3, r3, #3
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	3348      	adds	r3, #72	; 0x48
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005086:	7bfa      	ldrb	r2, [r7, #15]
 8005088:	6879      	ldr	r1, [r7, #4]
 800508a:	4613      	mov	r3, r2
 800508c:	00db      	lsls	r3, r3, #3
 800508e:	1a9b      	subs	r3, r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	440b      	add	r3, r1
 8005094:	3350      	adds	r3, #80	; 0x50
 8005096:	2200      	movs	r2, #0
 8005098:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	3301      	adds	r3, #1
 800509e:	73fb      	strb	r3, [r7, #15]
 80050a0:	7bfa      	ldrb	r2, [r7, #15]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d3af      	bcc.n	800500a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050aa:	2300      	movs	r3, #0
 80050ac:	73fb      	strb	r3, [r7, #15]
 80050ae:	e044      	b.n	800513a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80050b0:	7bfa      	ldrb	r2, [r7, #15]
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	4613      	mov	r3, r2
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80050c2:	2200      	movs	r2, #0
 80050c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80050c6:	7bfa      	ldrb	r2, [r7, #15]
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	4613      	mov	r3, r2
 80050cc:	00db      	lsls	r3, r3, #3
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	440b      	add	r3, r1
 80050d4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80050d8:	7bfa      	ldrb	r2, [r7, #15]
 80050da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80050dc:	7bfa      	ldrb	r2, [r7, #15]
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	4613      	mov	r3, r2
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	1a9b      	subs	r3, r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80050ee:	2200      	movs	r2, #0
 80050f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80050f2:	7bfa      	ldrb	r2, [r7, #15]
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	4613      	mov	r3, r2
 80050f8:	00db      	lsls	r3, r3, #3
 80050fa:	1a9b      	subs	r3, r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	440b      	add	r3, r1
 8005100:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005108:	7bfa      	ldrb	r2, [r7, #15]
 800510a:	6879      	ldr	r1, [r7, #4]
 800510c:	4613      	mov	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	1a9b      	subs	r3, r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	440b      	add	r3, r1
 8005116:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800511a:	2200      	movs	r2, #0
 800511c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800511e:	7bfa      	ldrb	r2, [r7, #15]
 8005120:	6879      	ldr	r1, [r7, #4]
 8005122:	4613      	mov	r3, r2
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	1a9b      	subs	r3, r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	440b      	add	r3, r1
 800512c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005130:	2200      	movs	r2, #0
 8005132:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005134:	7bfb      	ldrb	r3, [r7, #15]
 8005136:	3301      	adds	r3, #1
 8005138:	73fb      	strb	r3, [r7, #15]
 800513a:	7bfa      	ldrb	r2, [r7, #15]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	429a      	cmp	r2, r3
 8005142:	d3b5      	bcc.n	80050b0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	603b      	str	r3, [r7, #0]
 800514a:	687e      	ldr	r6, [r7, #4]
 800514c:	466d      	mov	r5, sp
 800514e:	f106 0410 	add.w	r4, r6, #16
 8005152:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005154:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005156:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005158:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800515a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800515e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005162:	1d33      	adds	r3, r6, #4
 8005164:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005166:	6838      	ldr	r0, [r7, #0]
 8005168:	f002 fe26 	bl	8007db8 <USB_DevInit>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d005      	beq.n	800517e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2202      	movs	r2, #2
 8005176:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e014      	b.n	80051a8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	2b01      	cmp	r3, #1
 8005194:	d102      	bne.n	800519c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 ff6c 	bl	8006074 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f003 fdf8 	bl	8008d96 <USB_DevDisconnect>

  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080051b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d101      	bne.n	80051cc <HAL_PCD_Start+0x1c>
 80051c8:	2302      	movs	r3, #2
 80051ca:	e01c      	b.n	8005206 <HAL_PCD_Start+0x56>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d105      	bne.n	80051e8 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f002 fd75 	bl	8007cdc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f003 fdac 	bl	8008d54 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800520e:	b590      	push	{r4, r7, lr}
 8005210:	b08d      	sub	sp, #52	; 0x34
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4618      	mov	r0, r3
 8005226:	f003 fe6a 	bl	8008efe <USB_GetMode>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	f040 8384 	bne.w	800593a <HAL_PCD_IRQHandler+0x72c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f003 fdce 	bl	8008dd8 <USB_ReadInterrupts>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 837a 	beq.w	8005938 <HAL_PCD_IRQHandler+0x72a>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4618      	mov	r0, r3
 800524a:	f003 fdc5 	bl	8008dd8 <USB_ReadInterrupts>
 800524e:	4603      	mov	r3, r0
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b02      	cmp	r3, #2
 8005256:	d107      	bne.n	8005268 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695a      	ldr	r2, [r3, #20]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f002 0202 	and.w	r2, r2, #2
 8005266:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4618      	mov	r0, r3
 800526e:	f003 fdb3 	bl	8008dd8 <USB_ReadInterrupts>
 8005272:	4603      	mov	r3, r0
 8005274:	f003 0310 	and.w	r3, r3, #16
 8005278:	2b10      	cmp	r3, #16
 800527a:	d161      	bne.n	8005340 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699a      	ldr	r2, [r3, #24]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f022 0210 	bic.w	r2, r2, #16
 800528a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	f003 020f 	and.w	r2, r3, #15
 8005298:	4613      	mov	r3, r2
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	1a9b      	subs	r3, r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	4413      	add	r3, r2
 80052a8:	3304      	adds	r3, #4
 80052aa:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	0c5b      	lsrs	r3, r3, #17
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d124      	bne.n	8005302 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80052b8:	69ba      	ldr	r2, [r7, #24]
 80052ba:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80052be:	4013      	ands	r3, r2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d035      	beq.n	8005330 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	091b      	lsrs	r3, r3, #4
 80052cc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80052ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	461a      	mov	r2, r3
 80052d6:	6a38      	ldr	r0, [r7, #32]
 80052d8:	f003 fbea 	bl	8008ab0 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	68da      	ldr	r2, [r3, #12]
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	091b      	lsrs	r3, r3, #4
 80052e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052e8:	441a      	add	r2, r3
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	091b      	lsrs	r3, r3, #4
 80052f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052fa:	441a      	add	r2, r3
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	619a      	str	r2, [r3, #24]
 8005300:	e016      	b.n	8005330 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	0c5b      	lsrs	r3, r3, #17
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	2b06      	cmp	r3, #6
 800530c:	d110      	bne.n	8005330 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005314:	2208      	movs	r2, #8
 8005316:	4619      	mov	r1, r3
 8005318:	6a38      	ldr	r0, [r7, #32]
 800531a:	f003 fbc9 	bl	8008ab0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	091b      	lsrs	r3, r3, #4
 8005326:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800532a:	441a      	add	r2, r3
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	619a      	str	r2, [r3, #24]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699a      	ldr	r2, [r3, #24]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0210 	orr.w	r2, r2, #16
 800533e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4618      	mov	r0, r3
 8005346:	f003 fd47 	bl	8008dd8 <USB_ReadInterrupts>
 800534a:	4603      	mov	r3, r0
 800534c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005350:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005354:	d16e      	bne.n	8005434 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4618      	mov	r0, r3
 8005360:	f003 fd4d 	bl	8008dfe <USB_ReadDevAllOutEpInterrupt>
 8005364:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005366:	e062      	b.n	800542e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d057      	beq.n	8005422 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	4611      	mov	r1, r2
 800537c:	4618      	mov	r0, r3
 800537e:	f003 fd72 	bl	8008e66 <USB_ReadDevOutEPInterrupt>
 8005382:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00c      	beq.n	80053a8 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800538e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	4413      	add	r3, r2
 8005396:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800539a:	461a      	mov	r2, r3
 800539c:	2301      	movs	r3, #1
 800539e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80053a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fd8c 	bl	8005ec0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	f003 0308 	and.w	r3, r3, #8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00c      	beq.n	80053cc <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	015a      	lsls	r2, r3, #5
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	4413      	add	r3, r2
 80053ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053be:	461a      	mov	r2, r3
 80053c0:	2308      	movs	r3, #8
 80053c2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80053c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fdc8 	bl	8005f5c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	f003 0310 	and.w	r3, r3, #16
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d008      	beq.n	80053e8 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80053d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053e2:	461a      	mov	r2, r3
 80053e4:	2310      	movs	r3, #16
 80053e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d008      	beq.n	8005404 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053fe:	461a      	mov	r2, r3
 8005400:	2320      	movs	r3, #32
 8005402:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800540e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	4413      	add	r3, r2
 8005416:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800541a:	461a      	mov	r2, r3
 800541c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005420:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	3301      	adds	r3, #1
 8005426:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542a:	085b      	lsrs	r3, r3, #1
 800542c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800542e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005430:	2b00      	cmp	r3, #0
 8005432:	d199      	bne.n	8005368 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4618      	mov	r0, r3
 800543a:	f003 fccd 	bl	8008dd8 <USB_ReadInterrupts>
 800543e:	4603      	mov	r3, r0
 8005440:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005444:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005448:	f040 808c 	bne.w	8005564 <HAL_PCD_IRQHandler+0x356>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	f003 fcee 	bl	8008e32 <USB_ReadDevAllInEpInterrupt>
 8005456:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005458:	2300      	movs	r3, #0
 800545a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800545c:	e07e      	b.n	800555c <HAL_PCD_IRQHandler+0x34e>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800545e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b00      	cmp	r3, #0
 8005466:	d073      	beq.n	8005550 <HAL_PCD_IRQHandler+0x342>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	4611      	mov	r1, r2
 8005472:	4618      	mov	r0, r3
 8005474:	f003 fd15 	bl	8008ea2 <USB_ReadDevInEPInterrupt>
 8005478:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	2b00      	cmp	r3, #0
 8005482:	d020      	beq.n	80054c6 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	2201      	movs	r2, #1
 800548c:	fa02 f303 	lsl.w	r3, r2, r3
 8005490:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	43db      	mvns	r3, r3
 800549e:	69f9      	ldr	r1, [r7, #28]
 80054a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80054a4:	4013      	ands	r3, r2
 80054a6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	015a      	lsls	r2, r3, #5
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054b4:	461a      	mov	r2, r3
 80054b6:	2301      	movs	r3, #1
 80054b8:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	4619      	mov	r1, r3
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f7fb fd8e 	bl	8000fe2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f003 0308 	and.w	r3, r3, #8
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d008      	beq.n	80054e2 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80054d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d2:	015a      	lsls	r2, r3, #5
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	4413      	add	r3, r2
 80054d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054dc:	461a      	mov	r2, r3
 80054de:	2308      	movs	r3, #8
 80054e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f003 0310 	and.w	r3, r3, #16
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d008      	beq.n	80054fe <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80054ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054f8:	461a      	mov	r2, r3
 80054fa:	2310      	movs	r3, #16
 80054fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005504:	2b00      	cmp	r3, #0
 8005506:	d008      	beq.n	800551a <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	4413      	add	r3, r2
 8005510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005514:	461a      	mov	r2, r3
 8005516:	2340      	movs	r3, #64	; 0x40
 8005518:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00c      	beq.n	800553e <HAL_PCD_IRQHandler+0x330>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005524:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005526:	6a38      	ldr	r0, [r7, #32]
 8005528:	f002 fd92 	bl	8008050 <USB_FlushTxFifo>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800552c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	4413      	add	r3, r2
 8005534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005538:	461a      	mov	r2, r3
 800553a:	2302      	movs	r3, #2
 800553c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <HAL_PCD_IRQHandler+0x342>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005548:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fc2f 	bl	8005dae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005552:	3301      	adds	r3, #1
 8005554:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005558:	085b      	lsrs	r3, r3, #1
 800555a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800555c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555e:	2b00      	cmp	r3, #0
 8005560:	f47f af7d 	bne.w	800545e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4618      	mov	r0, r3
 800556a:	f003 fc35 	bl	8008dd8 <USB_ReadInterrupts>
 800556e:	4603      	mov	r3, r0
 8005570:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005574:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005578:	d122      	bne.n	80055c0 <HAL_PCD_IRQHandler+0x3b2>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	69fa      	ldr	r2, [r7, #28]
 8005584:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005588:	f023 0301 	bic.w	r3, r3, #1
 800558c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005594:	2b01      	cmp	r3, #1
 8005596:	d108      	bne.n	80055aa <HAL_PCD_IRQHandler+0x39c>
      {
        hpcd->LPM_State = LPM_L0;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80055a0:	2100      	movs	r1, #0
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 fd8a 	bl	80060bc <HAL_PCDEx_LPM_Callback>
 80055a8:	e002      	b.n	80055b0 <HAL_PCD_IRQHandler+0x3a2>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7fb fd64 	bl	8001078 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695a      	ldr	r2, [r3, #20]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80055be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4618      	mov	r0, r3
 80055c6:	f003 fc07 	bl	8008dd8 <USB_ReadInterrupts>
 80055ca:	4603      	mov	r3, r0
 80055cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055d4:	d112      	bne.n	80055fc <HAL_PCD_IRQHandler+0x3ee>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d102      	bne.n	80055ec <HAL_PCD_IRQHandler+0x3de>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fb fd38 	bl	800105c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695a      	ldr	r2, [r3, #20]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80055fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4618      	mov	r0, r3
 8005602:	f003 fbe9 	bl	8008dd8 <USB_ReadInterrupts>
 8005606:	4603      	mov	r3, r0
 8005608:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800560c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005610:	d121      	bne.n	8005656 <HAL_PCD_IRQHandler+0x448>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695a      	ldr	r2, [r3, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005620:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005628:	2b00      	cmp	r3, #0
 800562a:	d111      	bne.n	8005650 <HAL_PCD_IRQHandler+0x442>
      {
        hpcd->LPM_State = LPM_L1;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563a:	089b      	lsrs	r3, r3, #2
 800563c:	f003 020f 	and.w	r2, r3, #15
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005646:	2101      	movs	r1, #1
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 fd37 	bl	80060bc <HAL_PCDEx_LPM_Callback>
 800564e:	e002      	b.n	8005656 <HAL_PCD_IRQHandler+0x448>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7fb fd03 	bl	800105c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f003 fbbc 	bl	8008dd8 <USB_ReadInterrupts>
 8005660:	4603      	mov	r3, r0
 8005662:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800566a:	f040 80b5 	bne.w	80057d8 <HAL_PCD_IRQHandler+0x5ca>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	69fa      	ldr	r2, [r7, #28]
 8005678:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800567c:	f023 0301 	bic.w	r3, r3, #1
 8005680:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2110      	movs	r1, #16
 8005688:	4618      	mov	r0, r3
 800568a:	f002 fce1 	bl	8008050 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800568e:	2300      	movs	r3, #0
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005692:	e046      	b.n	8005722 <HAL_PCD_IRQHandler+0x514>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005696:	015a      	lsls	r2, r3, #5
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	4413      	add	r3, r2
 800569c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056a0:	461a      	mov	r2, r3
 80056a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80056a6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80056a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056aa:	015a      	lsls	r2, r3, #5
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	4413      	add	r3, r2
 80056b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056b8:	0151      	lsls	r1, r2, #5
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	440a      	add	r2, r1
 80056be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056c6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80056c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	4413      	add	r3, r2
 80056d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056d4:	461a      	mov	r2, r3
 80056d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80056da:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80056dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056de:	015a      	lsls	r2, r3, #5
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	4413      	add	r3, r2
 80056e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056ec:	0151      	lsls	r1, r2, #5
 80056ee:	69fa      	ldr	r2, [r7, #28]
 80056f0:	440a      	add	r2, r1
 80056f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056fa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80056fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	4413      	add	r3, r2
 8005704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800570c:	0151      	lsls	r1, r2, #5
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	440a      	add	r2, r1
 8005712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005716:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800571a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800571c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800571e:	3301      	adds	r3, #1
 8005720:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005728:	429a      	cmp	r2, r3
 800572a:	d3b3      	bcc.n	8005694 <HAL_PCD_IRQHandler+0x486>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	69fa      	ldr	r2, [r7, #28]
 8005736:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800573a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800573e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005744:	2b00      	cmp	r3, #0
 8005746:	d016      	beq.n	8005776 <HAL_PCD_IRQHandler+0x568>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800574e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005752:	69fa      	ldr	r2, [r7, #28]
 8005754:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005758:	f043 030b 	orr.w	r3, r3, #11
 800575c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005768:	69fa      	ldr	r2, [r7, #28]
 800576a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800576e:	f043 030b 	orr.w	r3, r3, #11
 8005772:	6453      	str	r3, [r2, #68]	; 0x44
 8005774:	e015      	b.n	80057a2 <HAL_PCD_IRQHandler+0x594>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	69fa      	ldr	r2, [r7, #28]
 8005780:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005784:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005788:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800578c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	69fa      	ldr	r2, [r7, #28]
 8005798:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800579c:	f043 030b 	orr.w	r3, r3, #11
 80057a0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057b0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80057b4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80057c0:	4619      	mov	r1, r3
 80057c2:	4610      	mov	r0, r2
 80057c4:	f003 fbcc 	bl	8008f60 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695a      	ldr	r2, [r3, #20]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80057d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4618      	mov	r0, r3
 80057de:	f003 fafb 	bl	8008dd8 <USB_ReadInterrupts>
 80057e2:	4603      	mov	r3, r0
 80057e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057ec:	d124      	bne.n	8005838 <HAL_PCD_IRQHandler+0x62a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f003 fb91 	bl	8008f1a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4618      	mov	r0, r3
 80057fe:	f002 fca0 	bl	8008142 <USB_GetDevSpeed>
 8005802:	4603      	mov	r3, r0
 8005804:	461a      	mov	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681c      	ldr	r4, [r3, #0]
 800580e:	f001 fb59 	bl	8006ec4 <HAL_RCC_GetHCLKFreq>
 8005812:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005818:	b2db      	uxtb	r3, r3
 800581a:	461a      	mov	r2, r3
 800581c:	4620      	mov	r0, r4
 800581e:	f002 f9c1 	bl	8007ba4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7fb fc05 	bl	8001032 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	695a      	ldr	r2, [r3, #20]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005836:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4618      	mov	r0, r3
 800583e:	f003 facb 	bl	8008dd8 <USB_ReadInterrupts>
 8005842:	4603      	mov	r3, r0
 8005844:	f003 0308 	and.w	r3, r3, #8
 8005848:	2b08      	cmp	r3, #8
 800584a:	d10a      	bne.n	8005862 <HAL_PCD_IRQHandler+0x654>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f7fb fbe2 	bl	8001016 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	695a      	ldr	r2, [r3, #20]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f002 0208 	and.w	r2, r2, #8
 8005860:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f003 fab6 	bl	8008dd8 <USB_ReadInterrupts>
 800586c:	4603      	mov	r3, r0
 800586e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005872:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005876:	d10f      	bne.n	8005898 <HAL_PCD_IRQHandler+0x68a>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800587c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587e:	b2db      	uxtb	r3, r3
 8005880:	4619      	mov	r1, r3
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7fb fc18 	bl	80010b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	695a      	ldr	r2, [r3, #20]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005896:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4618      	mov	r0, r3
 800589e:	f003 fa9b 	bl	8008dd8 <USB_ReadInterrupts>
 80058a2:	4603      	mov	r3, r0
 80058a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058ac:	d10f      	bne.n	80058ce <HAL_PCD_IRQHandler+0x6c0>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80058ae:	2300      	movs	r3, #0
 80058b0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	4619      	mov	r1, r3
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f7fb fbeb 	bl	8001094 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	695a      	ldr	r2, [r3, #20]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80058cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f003 fa80 	bl	8008dd8 <USB_ReadInterrupts>
 80058d8:	4603      	mov	r3, r0
 80058da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80058de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058e2:	d10a      	bne.n	80058fa <HAL_PCD_IRQHandler+0x6ec>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f7fb fbf9 	bl	80010dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695a      	ldr	r2, [r3, #20]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80058f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f003 fa6a 	bl	8008dd8 <USB_ReadInterrupts>
 8005904:	4603      	mov	r3, r0
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	2b04      	cmp	r3, #4
 800590c:	d115      	bne.n	800593a <HAL_PCD_IRQHandler+0x72c>
    {
      temp = hpcd->Instance->GOTGINT;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	f003 0304 	and.w	r3, r3, #4
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <HAL_PCD_IRQHandler+0x718>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7fb fbe9 	bl	80010f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6859      	ldr	r1, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	430a      	orrs	r2, r1
 8005934:	605a      	str	r2, [r3, #4]
 8005936:	e000      	b.n	800593a <HAL_PCD_IRQHandler+0x72c>
      return;
 8005938:	bf00      	nop
    }
  }
}
 800593a:	3734      	adds	r7, #52	; 0x34
 800593c:	46bd      	mov	sp, r7
 800593e:	bd90      	pop	{r4, r7, pc}

08005940 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	460b      	mov	r3, r1
 800594a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_PCD_SetAddress+0x1a>
 8005956:	2302      	movs	r3, #2
 8005958:	e013      	b.n	8005982 <HAL_PCD_SetAddress+0x42>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	78fa      	ldrb	r2, [r7, #3]
 8005966:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	78fa      	ldrb	r2, [r7, #3]
 8005970:	4611      	mov	r1, r2
 8005972:	4618      	mov	r0, r3
 8005974:	f003 f9c8 	bl	8008d08 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	4608      	mov	r0, r1
 8005994:	4611      	mov	r1, r2
 8005996:	461a      	mov	r2, r3
 8005998:	4603      	mov	r3, r0
 800599a:	70fb      	strb	r3, [r7, #3]
 800599c:	460b      	mov	r3, r1
 800599e:	803b      	strh	r3, [r7, #0]
 80059a0:	4613      	mov	r3, r2
 80059a2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80059a4:	2300      	movs	r3, #0
 80059a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80059a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	da0f      	bge.n	80059d0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059b0:	78fb      	ldrb	r3, [r7, #3]
 80059b2:	f003 020f 	and.w	r2, r3, #15
 80059b6:	4613      	mov	r3, r2
 80059b8:	00db      	lsls	r3, r3, #3
 80059ba:	1a9b      	subs	r3, r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	3338      	adds	r3, #56	; 0x38
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	4413      	add	r3, r2
 80059c4:	3304      	adds	r3, #4
 80059c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2201      	movs	r2, #1
 80059cc:	705a      	strb	r2, [r3, #1]
 80059ce:	e00f      	b.n	80059f0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059d0:	78fb      	ldrb	r3, [r7, #3]
 80059d2:	f003 020f 	and.w	r2, r3, #15
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	4413      	add	r3, r2
 80059e6:	3304      	adds	r3, #4
 80059e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80059f0:	78fb      	ldrb	r3, [r7, #3]
 80059f2:	f003 030f 	and.w	r3, r3, #15
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80059fc:	883a      	ldrh	r2, [r7, #0]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	78ba      	ldrb	r2, [r7, #2]
 8005a06:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	785b      	ldrb	r3, [r3, #1]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d004      	beq.n	8005a1a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	781b      	ldrb	r3, [r3, #0]
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005a1a:	78bb      	ldrb	r3, [r7, #2]
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d102      	bne.n	8005a26 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d101      	bne.n	8005a34 <HAL_PCD_EP_Open+0xaa>
 8005a30:	2302      	movs	r3, #2
 8005a32:	e00e      	b.n	8005a52 <HAL_PCD_EP_Open+0xc8>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68f9      	ldr	r1, [r7, #12]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f002 fb9c 	bl	8008180 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005a50:	7afb      	ldrb	r3, [r7, #11]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b084      	sub	sp, #16
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
 8005a62:	460b      	mov	r3, r1
 8005a64:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005a66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	da0f      	bge.n	8005a8e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a6e:	78fb      	ldrb	r3, [r7, #3]
 8005a70:	f003 020f 	and.w	r2, r3, #15
 8005a74:	4613      	mov	r3, r2
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	3338      	adds	r3, #56	; 0x38
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	4413      	add	r3, r2
 8005a82:	3304      	adds	r3, #4
 8005a84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	705a      	strb	r2, [r3, #1]
 8005a8c:	e00f      	b.n	8005aae <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a8e:	78fb      	ldrb	r3, [r7, #3]
 8005a90:	f003 020f 	and.w	r2, r3, #15
 8005a94:	4613      	mov	r3, r2
 8005a96:	00db      	lsls	r3, r3, #3
 8005a98:	1a9b      	subs	r3, r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005aae:	78fb      	ldrb	r3, [r7, #3]
 8005ab0:	f003 030f 	and.w	r3, r3, #15
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d101      	bne.n	8005ac8 <HAL_PCD_EP_Close+0x6e>
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	e00e      	b.n	8005ae6 <HAL_PCD_EP_Close+0x8c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68f9      	ldr	r1, [r7, #12]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f002 fbda 	bl	8008290 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b086      	sub	sp, #24
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	603b      	str	r3, [r7, #0]
 8005afa:	460b      	mov	r3, r1
 8005afc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005afe:	7afb      	ldrb	r3, [r7, #11]
 8005b00:	f003 020f 	and.w	r2, r3, #15
 8005b04:	4613      	mov	r3, r2
 8005b06:	00db      	lsls	r3, r3, #3
 8005b08:	1a9b      	subs	r3, r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	4413      	add	r3, r2
 8005b14:	3304      	adds	r3, #4
 8005b16:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	2200      	movs	r2, #0
 8005b28:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b30:	7afb      	ldrb	r3, [r7, #11]
 8005b32:	f003 030f 	and.w	r3, r3, #15
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005b3c:	7afb      	ldrb	r3, [r7, #11]
 8005b3e:	f003 030f 	and.w	r3, r3, #15
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d106      	bne.n	8005b54 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6979      	ldr	r1, [r7, #20]
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f002 fe57 	bl	8008800 <USB_EP0StartXfer>
 8005b52:	e005      	b.n	8005b60 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6979      	ldr	r1, [r7, #20]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f002 fc74 	bl	8008448 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3718      	adds	r7, #24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b086      	sub	sp, #24
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	60f8      	str	r0, [r7, #12]
 8005b72:	607a      	str	r2, [r7, #4]
 8005b74:	603b      	str	r3, [r7, #0]
 8005b76:	460b      	mov	r3, r1
 8005b78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b7a:	7afb      	ldrb	r3, [r7, #11]
 8005b7c:	f003 020f 	and.w	r2, r3, #15
 8005b80:	4613      	mov	r3, r2
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	1a9b      	subs	r3, r3, r2
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	3338      	adds	r3, #56	; 0x38
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	3304      	adds	r3, #4
 8005b90:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005baa:	7afb      	ldrb	r3, [r7, #11]
 8005bac:	f003 030f 	and.w	r3, r3, #15
 8005bb0:	b2da      	uxtb	r2, r3
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005bb6:	7afb      	ldrb	r3, [r7, #11]
 8005bb8:	f003 030f 	and.w	r3, r3, #15
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d106      	bne.n	8005bce <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6979      	ldr	r1, [r7, #20]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f002 fe1a 	bl	8008800 <USB_EP0StartXfer>
 8005bcc:	e005      	b.n	8005bda <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6979      	ldr	r1, [r7, #20]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f002 fc37 	bl	8008448 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3718      	adds	r7, #24
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	460b      	mov	r3, r1
 8005bee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005bf0:	78fb      	ldrb	r3, [r7, #3]
 8005bf2:	f003 020f 	and.w	r2, r3, #15
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d901      	bls.n	8005c02 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e04e      	b.n	8005ca0 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	da0f      	bge.n	8005c2a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c0a:	78fb      	ldrb	r3, [r7, #3]
 8005c0c:	f003 020f 	and.w	r2, r3, #15
 8005c10:	4613      	mov	r3, r2
 8005c12:	00db      	lsls	r3, r3, #3
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	3338      	adds	r3, #56	; 0x38
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	3304      	adds	r3, #4
 8005c20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2201      	movs	r2, #1
 8005c26:	705a      	strb	r2, [r3, #1]
 8005c28:	e00d      	b.n	8005c46 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005c2a:	78fa      	ldrb	r2, [r7, #3]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	1a9b      	subs	r3, r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	3304      	adds	r3, #4
 8005c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	f003 030f 	and.w	r3, r3, #15
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <HAL_PCD_EP_SetStall+0x82>
 8005c62:	2302      	movs	r3, #2
 8005c64:	e01c      	b.n	8005ca0 <HAL_PCD_EP_SetStall+0xbc>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68f9      	ldr	r1, [r7, #12]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f002 ff73 	bl	8008b60 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005c7a:	78fb      	ldrb	r3, [r7, #3]
 8005c7c:	f003 030f 	and.w	r3, r3, #15
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d108      	bne.n	8005c96 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005c8e:	4619      	mov	r1, r3
 8005c90:	4610      	mov	r0, r2
 8005c92:	f003 f965 	bl	8008f60 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	f003 020f 	and.w	r2, r3, #15
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d901      	bls.n	8005cc6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e042      	b.n	8005d4c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005cc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	da0f      	bge.n	8005cee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	f003 020f 	and.w	r2, r3, #15
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	00db      	lsls	r3, r3, #3
 8005cd8:	1a9b      	subs	r3, r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	3338      	adds	r3, #56	; 0x38
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	705a      	strb	r2, [r3, #1]
 8005cec:	e00f      	b.n	8005d0e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cee:	78fb      	ldrb	r3, [r7, #3]
 8005cf0:	f003 020f 	and.w	r2, r3, #15
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	1a9b      	subs	r3, r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	4413      	add	r3, r2
 8005d04:	3304      	adds	r3, #4
 8005d06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_PCD_EP_ClrStall+0x86>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e00e      	b.n	8005d4c <HAL_PCD_EP_ClrStall+0xa4>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68f9      	ldr	r1, [r7, #12]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f002 ff7d 	bl	8008c3c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d101      	bne.n	8005d6e <HAL_PCD_EP_Flush+0x1a>
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	e01b      	b.n	8005da6 <HAL_PCD_EP_Flush+0x52>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 8005d76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	da09      	bge.n	8005d92 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	78fb      	ldrb	r3, [r7, #3]
 8005d84:	f003 030f 	and.w	r3, r3, #15
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	f002 f960 	bl	8008050 <USB_FlushTxFifo>
 8005d90:	e004      	b.n	8005d9c <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f002 f98c 	bl	80080b4 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b088      	sub	sp, #32
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	1a9b      	subs	r3, r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	3338      	adds	r3, #56	; 0x38
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d901      	bls.n	8005de6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e067      	b.n	8005eb6 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	695a      	ldr	r2, [r3, #20]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	69fa      	ldr	r2, [r7, #28]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d902      	bls.n	8005e02 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	3303      	adds	r3, #3
 8005e06:	089b      	lsrs	r3, r3, #2
 8005e08:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e0a:	e026      	b.n	8005e5a <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	695a      	ldr	r2, [r3, #20]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d902      	bls.n	8005e28 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	3303      	adds	r3, #3
 8005e2c:	089b      	lsrs	r3, r3, #2
 8005e2e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	68d9      	ldr	r1, [r3, #12]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	6978      	ldr	r0, [r7, #20]
 8005e3e:	f002 fdfd 	bl	8008a3c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	68da      	ldr	r2, [r3, #12]
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	441a      	add	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	699a      	ldr	r2, [r3, #24]
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	441a      	add	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	015a      	lsls	r2, r3, #5
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	4413      	add	r3, r2
 8005e62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d809      	bhi.n	8005e84 <PCD_WriteEmptyTxFifo+0xd6>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d203      	bcs.n	8005e84 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1c3      	bne.n	8005e0c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	695a      	ldr	r2, [r3, #20]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d811      	bhi.n	8005eb4 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	f003 030f 	and.w	r3, r3, #15
 8005e96:	2201      	movs	r2, #1
 8005e98:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ea4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	6939      	ldr	r1, [r7, #16]
 8005eac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3720      	adds	r7, #32
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
	...

08005ec0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	333c      	adds	r3, #60	; 0x3c
 8005ed8:	3304      	adds	r3, #4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	4a19      	ldr	r2, [pc, #100]	; (8005f58 <PCD_EP_OutXfrComplete_int+0x98>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d124      	bne.n	8005f40 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	015a      	lsls	r2, r3, #5
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	4413      	add	r3, r2
 8005f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f12:	6093      	str	r3, [r2, #8]
 8005f14:	e01a      	b.n	8005f4c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f003 0320 	and.w	r3, r3, #32
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d008      	beq.n	8005f32 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	015a      	lsls	r2, r3, #5
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	4413      	add	r3, r2
 8005f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	2320      	movs	r3, #32
 8005f30:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	4619      	mov	r1, r3
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f7fb f837 	bl	8000fac <HAL_PCD_DataOutStageCallback>
 8005f3e:	e005      	b.n	8005f4c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	4619      	mov	r1, r3
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7fb f830 	bl	8000fac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3718      	adds	r7, #24
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	4f54310a 	.word	0x4f54310a

08005f5c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	333c      	adds	r3, #60	; 0x3c
 8005f74:	3304      	adds	r3, #4
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	015a      	lsls	r2, r3, #5
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	4413      	add	r3, r2
 8005f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	4a0c      	ldr	r2, [pc, #48]	; (8005fc0 <PCD_EP_OutSetupPacket_int+0x64>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d90e      	bls.n	8005fb0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d009      	beq.n	8005fb0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	015a      	lsls	r2, r3, #5
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa8:	461a      	mov	r2, r3
 8005faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f7fa ffe9 	bl	8000f88 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	4f54300a 	.word	0x4f54300a

08005fc4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	460b      	mov	r3, r1
 8005fce:	70fb      	strb	r3, [r7, #3]
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fda:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d107      	bne.n	8005ff2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005fe2:	883b      	ldrh	r3, [r7, #0]
 8005fe4:	0419      	lsls	r1, r3, #16
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	629a      	str	r2, [r3, #40]	; 0x28
 8005ff0:	e028      	b.n	8006044 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff8:	0c1b      	lsrs	r3, r3, #16
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006000:	2300      	movs	r3, #0
 8006002:	73fb      	strb	r3, [r7, #15]
 8006004:	e00d      	b.n	8006022 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	7bfb      	ldrb	r3, [r7, #15]
 800600c:	3340      	adds	r3, #64	; 0x40
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	0c1b      	lsrs	r3, r3, #16
 8006016:	68ba      	ldr	r2, [r7, #8]
 8006018:	4413      	add	r3, r2
 800601a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800601c:	7bfb      	ldrb	r3, [r7, #15]
 800601e:	3301      	adds	r3, #1
 8006020:	73fb      	strb	r3, [r7, #15]
 8006022:	7bfa      	ldrb	r2, [r7, #15]
 8006024:	78fb      	ldrb	r3, [r7, #3]
 8006026:	3b01      	subs	r3, #1
 8006028:	429a      	cmp	r2, r3
 800602a:	d3ec      	bcc.n	8006006 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800602c:	883b      	ldrh	r3, [r7, #0]
 800602e:	0418      	lsls	r0, r3, #16
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6819      	ldr	r1, [r3, #0]
 8006034:	78fb      	ldrb	r3, [r7, #3]
 8006036:	3b01      	subs	r3, #1
 8006038:	68ba      	ldr	r2, [r7, #8]
 800603a:	4302      	orrs	r2, r0
 800603c:	3340      	adds	r3, #64	; 0x40
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	440b      	add	r3, r1
 8006042:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr

08006052 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	460b      	mov	r3, r1
 800605c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	887a      	ldrh	r2, [r7, #2]
 8006064:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060a6:	f043 0303 	orr.w	r3, r3, #3
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	460b      	mov	r3, r1
 80060c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80060d4:	b480      	push	{r7}
 80060d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060d8:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a04      	ldr	r2, [pc, #16]	; (80060f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80060de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e2:	6013      	str	r3, [r2, #0]
}
 80060e4:	bf00      	nop
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	40007000 	.word	0x40007000

080060f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80060f8:	4b0d      	ldr	r3, [pc, #52]	; (8006130 <HAL_PWREx_GetVoltageRange+0x3c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006104:	d102      	bne.n	800610c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8006106:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800610a:	e00b      	b.n	8006124 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800610c:	4b08      	ldr	r3, [pc, #32]	; (8006130 <HAL_PWREx_GetVoltageRange+0x3c>)
 800610e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800611a:	d102      	bne.n	8006122 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800611c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006120:	e000      	b.n	8006124 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8006122:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8006124:	4618      	mov	r0, r3
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	40007000 	.word	0x40007000

08006134 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d141      	bne.n	80061c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006142:	4b4b      	ldr	r3, [pc, #300]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800614a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800614e:	d131      	bne.n	80061b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006150:	4b47      	ldr	r3, [pc, #284]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006152:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006156:	4a46      	ldr	r2, [pc, #280]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006158:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800615c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006160:	4b43      	ldr	r3, [pc, #268]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006168:	4a41      	ldr	r2, [pc, #260]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800616a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800616e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006170:	4b40      	ldr	r3, [pc, #256]	; (8006274 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2232      	movs	r2, #50	; 0x32
 8006176:	fb02 f303 	mul.w	r3, r2, r3
 800617a:	4a3f      	ldr	r2, [pc, #252]	; (8006278 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800617c:	fba2 2303 	umull	r2, r3, r2, r3
 8006180:	0c9b      	lsrs	r3, r3, #18
 8006182:	3301      	adds	r3, #1
 8006184:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006186:	e002      	b.n	800618e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	3b01      	subs	r3, #1
 800618c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800618e:	4b38      	ldr	r3, [pc, #224]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006196:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800619a:	d102      	bne.n	80061a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1f2      	bne.n	8006188 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80061a2:	4b33      	ldr	r3, [pc, #204]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061ae:	d158      	bne.n	8006262 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e057      	b.n	8006264 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80061b4:	4b2e      	ldr	r3, [pc, #184]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061ba:	4a2d      	ldr	r2, [pc, #180]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80061c4:	e04d      	b.n	8006262 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061cc:	d141      	bne.n	8006252 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80061ce:	4b28      	ldr	r3, [pc, #160]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80061d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061da:	d131      	bne.n	8006240 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80061dc:	4b24      	ldr	r3, [pc, #144]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061e2:	4a23      	ldr	r2, [pc, #140]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80061ec:	4b20      	ldr	r3, [pc, #128]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80061f4:	4a1e      	ldr	r2, [pc, #120]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80061fc:	4b1d      	ldr	r3, [pc, #116]	; (8006274 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2232      	movs	r2, #50	; 0x32
 8006202:	fb02 f303 	mul.w	r3, r2, r3
 8006206:	4a1c      	ldr	r2, [pc, #112]	; (8006278 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006208:	fba2 2303 	umull	r2, r3, r2, r3
 800620c:	0c9b      	lsrs	r3, r3, #18
 800620e:	3301      	adds	r3, #1
 8006210:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006212:	e002      	b.n	800621a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	3b01      	subs	r3, #1
 8006218:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800621a:	4b15      	ldr	r3, [pc, #84]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006226:	d102      	bne.n	800622e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1f2      	bne.n	8006214 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800622e:	4b10      	ldr	r3, [pc, #64]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006236:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800623a:	d112      	bne.n	8006262 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e011      	b.n	8006264 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006240:	4b0b      	ldr	r3, [pc, #44]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006242:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006246:	4a0a      	ldr	r2, [pc, #40]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800624c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006250:	e007      	b.n	8006262 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006252:	4b07      	ldr	r3, [pc, #28]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800625a:	4a05      	ldr	r2, [pc, #20]	; (8006270 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800625c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006260:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3714      	adds	r7, #20
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr
 8006270:	40007000 	.word	0x40007000
 8006274:	20000068 	.word	0x20000068
 8006278:	431bde83 	.word	0x431bde83

0800627c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800627c:	b480      	push	{r7}
 800627e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006280:	4b05      	ldr	r3, [pc, #20]	; (8006298 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	4a04      	ldr	r2, [pc, #16]	; (8006298 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006286:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800628a:	6053      	str	r3, [r2, #4]
}
 800628c:	bf00      	nop
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40007000 	.word	0x40007000

0800629c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b088      	sub	sp, #32
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d102      	bne.n	80062b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	f000 bc1a 	b.w	8006ae4 <HAL_RCC_OscConfig+0x848>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062b0:	4b96      	ldr	r3, [pc, #600]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f003 030c 	and.w	r3, r3, #12
 80062b8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062ba:	4b94      	ldr	r3, [pc, #592]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	f003 0303 	and.w	r3, r3, #3
 80062c2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0310 	and.w	r3, r3, #16
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80e4 	beq.w	800649a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d007      	beq.n	80062e8 <HAL_RCC_OscConfig+0x4c>
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	2b0c      	cmp	r3, #12
 80062dc:	f040 808b 	bne.w	80063f6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	f040 8087 	bne.w	80063f6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80062e8:	4b88      	ldr	r3, [pc, #544]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d005      	beq.n	8006300 <HAL_RCC_OscConfig+0x64>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d101      	bne.n	8006300 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e3f1      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1a      	ldr	r2, [r3, #32]
 8006304:	4b81      	ldr	r3, [pc, #516]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0308 	and.w	r3, r3, #8
 800630c:	2b00      	cmp	r3, #0
 800630e:	d004      	beq.n	800631a <HAL_RCC_OscConfig+0x7e>
 8006310:	4b7e      	ldr	r3, [pc, #504]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006318:	e005      	b.n	8006326 <HAL_RCC_OscConfig+0x8a>
 800631a:	4b7c      	ldr	r3, [pc, #496]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800631c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006320:	091b      	lsrs	r3, r3, #4
 8006322:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006326:	4293      	cmp	r3, r2
 8006328:	d223      	bcs.n	8006372 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	4618      	mov	r0, r3
 8006330:	f000 fdd4 	bl	8006edc <RCC_SetFlashLatencyFromMSIRange>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e3d2      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800633e:	4b73      	ldr	r3, [pc, #460]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a72      	ldr	r2, [pc, #456]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006344:	f043 0308 	orr.w	r3, r3, #8
 8006348:	6013      	str	r3, [r2, #0]
 800634a:	4b70      	ldr	r3, [pc, #448]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	496d      	ldr	r1, [pc, #436]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006358:	4313      	orrs	r3, r2
 800635a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800635c:	4b6b      	ldr	r3, [pc, #428]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	69db      	ldr	r3, [r3, #28]
 8006368:	021b      	lsls	r3, r3, #8
 800636a:	4968      	ldr	r1, [pc, #416]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800636c:	4313      	orrs	r3, r2
 800636e:	604b      	str	r3, [r1, #4]
 8006370:	e025      	b.n	80063be <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006372:	4b66      	ldr	r3, [pc, #408]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a65      	ldr	r2, [pc, #404]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006378:	f043 0308 	orr.w	r3, r3, #8
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	4b63      	ldr	r3, [pc, #396]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	4960      	ldr	r1, [pc, #384]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800638c:	4313      	orrs	r3, r2
 800638e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006390:	4b5e      	ldr	r3, [pc, #376]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	021b      	lsls	r3, r3, #8
 800639e:	495b      	ldr	r1, [pc, #364]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d109      	bne.n	80063be <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fd94 	bl	8006edc <RCC_SetFlashLatencyFromMSIRange>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e392      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80063be:	f000 fcf7 	bl	8006db0 <HAL_RCC_GetSysClockFreq>
 80063c2:	4602      	mov	r2, r0
 80063c4:	4b51      	ldr	r3, [pc, #324]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	4950      	ldr	r1, [pc, #320]	; (8006510 <HAL_RCC_OscConfig+0x274>)
 80063d0:	5ccb      	ldrb	r3, [r1, r3]
 80063d2:	f003 031f 	and.w	r3, r3, #31
 80063d6:	fa22 f303 	lsr.w	r3, r2, r3
 80063da:	4a4e      	ldr	r2, [pc, #312]	; (8006514 <HAL_RCC_OscConfig+0x278>)
 80063dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80063de:	4b4e      	ldr	r3, [pc, #312]	; (8006518 <HAL_RCC_OscConfig+0x27c>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fc f99a 	bl	800271c <HAL_InitTick>
 80063e8:	4603      	mov	r3, r0
 80063ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d052      	beq.n	8006498 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	e376      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d032      	beq.n	8006464 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063fe:	4b43      	ldr	r3, [pc, #268]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a42      	ldr	r2, [pc, #264]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006404:	f043 0301 	orr.w	r3, r3, #1
 8006408:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800640a:	f7fc f9d7 	bl	80027bc <HAL_GetTick>
 800640e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006410:	e008      	b.n	8006424 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006412:	f7fc f9d3 	bl	80027bc <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d901      	bls.n	8006424 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e35f      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006424:	4b39      	ldr	r3, [pc, #228]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d0f0      	beq.n	8006412 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006430:	4b36      	ldr	r3, [pc, #216]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a35      	ldr	r2, [pc, #212]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006436:	f043 0308 	orr.w	r3, r3, #8
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	4b33      	ldr	r3, [pc, #204]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	4930      	ldr	r1, [pc, #192]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800644a:	4313      	orrs	r3, r2
 800644c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800644e:	4b2f      	ldr	r3, [pc, #188]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	021b      	lsls	r3, r3, #8
 800645c:	492b      	ldr	r1, [pc, #172]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800645e:	4313      	orrs	r3, r2
 8006460:	604b      	str	r3, [r1, #4]
 8006462:	e01a      	b.n	800649a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006464:	4b29      	ldr	r3, [pc, #164]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a28      	ldr	r2, [pc, #160]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800646a:	f023 0301 	bic.w	r3, r3, #1
 800646e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006470:	f7fc f9a4 	bl	80027bc <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006478:	f7fc f9a0 	bl	80027bc <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e32c      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800648a:	4b20      	ldr	r3, [pc, #128]	; (800650c <HAL_RCC_OscConfig+0x270>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0x1dc>
 8006496:	e000      	b.n	800649a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006498:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d077      	beq.n	8006596 <HAL_RCC_OscConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	2b08      	cmp	r3, #8
 80064aa:	d005      	beq.n	80064b8 <HAL_RCC_OscConfig+0x21c>
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	2b0c      	cmp	r3, #12
 80064b0:	d10e      	bne.n	80064d0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d10b      	bne.n	80064d0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064b8:	4b14      	ldr	r3, [pc, #80]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d067      	beq.n	8006594 <HAL_RCC_OscConfig+0x2f8>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d163      	bne.n	8006594 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e309      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d8:	d106      	bne.n	80064e8 <HAL_RCC_OscConfig+0x24c>
 80064da:	4b0c      	ldr	r3, [pc, #48]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a0b      	ldr	r2, [pc, #44]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	e025      	b.n	8006534 <HAL_RCC_OscConfig+0x298>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064f0:	d114      	bne.n	800651c <HAL_RCC_OscConfig+0x280>
 80064f2:	4b06      	ldr	r3, [pc, #24]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a05      	ldr	r2, [pc, #20]	; (800650c <HAL_RCC_OscConfig+0x270>)
 80064f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	4b03      	ldr	r3, [pc, #12]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a02      	ldr	r2, [pc, #8]	; (800650c <HAL_RCC_OscConfig+0x270>)
 8006504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	e013      	b.n	8006534 <HAL_RCC_OscConfig+0x298>
 800650c:	40021000 	.word	0x40021000
 8006510:	0800d284 	.word	0x0800d284
 8006514:	20000068 	.word	0x20000068
 8006518:	2000006c 	.word	0x2000006c
 800651c:	4ba2      	ldr	r3, [pc, #648]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4aa1      	ldr	r2, [pc, #644]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006526:	6013      	str	r3, [r2, #0]
 8006528:	4b9f      	ldr	r3, [pc, #636]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a9e      	ldr	r2, [pc, #632]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800652e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006532:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d015      	beq.n	8006568 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653c:	f7fc f93e 	bl	80027bc <HAL_GetTick>
 8006540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006542:	e00a      	b.n	800655a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006544:	f7fc f93a 	bl	80027bc <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006552:	4293      	cmp	r3, r2
 8006554:	d901      	bls.n	800655a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e2c4      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800655a:	4b93      	ldr	r3, [pc, #588]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006562:	2b00      	cmp	r3, #0
 8006564:	d0ee      	beq.n	8006544 <HAL_RCC_OscConfig+0x2a8>
 8006566:	e016      	b.n	8006596 <HAL_RCC_OscConfig+0x2fa>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006568:	f7fc f928 	bl	80027bc <HAL_GetTick>
 800656c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800656e:	e00a      	b.n	8006586 <HAL_RCC_OscConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006570:	f7fc f924 	bl	80027bc <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	f241 3288 	movw	r2, #5000	; 0x1388
 800657e:	4293      	cmp	r3, r2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e2ae      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006586:	4b88      	ldr	r3, [pc, #544]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1ee      	bne.n	8006570 <HAL_RCC_OscConfig+0x2d4>
 8006592:	e000      	b.n	8006596 <HAL_RCC_OscConfig+0x2fa>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006594:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d060      	beq.n	8006664 <HAL_RCC_OscConfig+0x3c8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b04      	cmp	r3, #4
 80065a6:	d005      	beq.n	80065b4 <HAL_RCC_OscConfig+0x318>
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	2b0c      	cmp	r3, #12
 80065ac:	d119      	bne.n	80065e2 <HAL_RCC_OscConfig+0x346>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d116      	bne.n	80065e2 <HAL_RCC_OscConfig+0x346>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065b4:	4b7c      	ldr	r3, [pc, #496]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d005      	beq.n	80065cc <HAL_RCC_OscConfig+0x330>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <HAL_RCC_OscConfig+0x330>
      {
        return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e28b      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065cc:	4b76      	ldr	r3, [pc, #472]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	061b      	lsls	r3, r3, #24
 80065da:	4973      	ldr	r1, [pc, #460]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065e0:	e040      	b.n	8006664 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d023      	beq.n	8006632 <HAL_RCC_OscConfig+0x396>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065ea:	4b6f      	ldr	r3, [pc, #444]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a6e      	ldr	r2, [pc, #440]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80065f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f6:	f7fc f8e1 	bl	80027bc <HAL_GetTick>
 80065fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065fc:	e008      	b.n	8006610 <HAL_RCC_OscConfig+0x374>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065fe:	f7fc f8dd 	bl	80027bc <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	2b02      	cmp	r3, #2
 800660a:	d901      	bls.n	8006610 <HAL_RCC_OscConfig+0x374>
          {
            return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e269      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006610:	4b65      	ldr	r3, [pc, #404]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006618:	2b00      	cmp	r3, #0
 800661a:	d0f0      	beq.n	80065fe <HAL_RCC_OscConfig+0x362>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800661c:	4b62      	ldr	r3, [pc, #392]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	061b      	lsls	r3, r3, #24
 800662a:	495f      	ldr	r1, [pc, #380]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800662c:	4313      	orrs	r3, r2
 800662e:	604b      	str	r3, [r1, #4]
 8006630:	e018      	b.n	8006664 <HAL_RCC_OscConfig+0x3c8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006632:	4b5d      	ldr	r3, [pc, #372]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a5c      	ldr	r2, [pc, #368]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800663c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800663e:	f7fc f8bd 	bl	80027bc <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x3bc>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006646:	f7fc f8b9 	bl	80027bc <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e245      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006658:	4b53      	ldr	r3, [pc, #332]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1f0      	bne.n	8006646 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0308 	and.w	r3, r3, #8
 800666c:	2b00      	cmp	r3, #0
 800666e:	d03c      	beq.n	80066ea <HAL_RCC_OscConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d01c      	beq.n	80066b2 <HAL_RCC_OscConfig+0x416>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006678:	4b4b      	ldr	r3, [pc, #300]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800667a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800667e:	4a4a      	ldr	r2, [pc, #296]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006680:	f043 0301 	orr.w	r3, r3, #1
 8006684:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006688:	f7fc f898 	bl	80027bc <HAL_GetTick>
 800668c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0x406>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006690:	f7fc f894 	bl	80027bc <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0x406>
        {
          return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e220      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066a2:	4b41      	ldr	r3, [pc, #260]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80066a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066a8:	f003 0302 	and.w	r3, r3, #2
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d0ef      	beq.n	8006690 <HAL_RCC_OscConfig+0x3f4>
 80066b0:	e01b      	b.n	80066ea <HAL_RCC_OscConfig+0x44e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066b2:	4b3d      	ldr	r3, [pc, #244]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80066b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066b8:	4a3b      	ldr	r2, [pc, #236]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80066ba:	f023 0301 	bic.w	r3, r3, #1
 80066be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c2:	f7fc f87b 	bl	80027bc <HAL_GetTick>
 80066c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066c8:	e008      	b.n	80066dc <HAL_RCC_OscConfig+0x440>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066ca:	f7fc f877 	bl	80027bc <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d901      	bls.n	80066dc <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e203      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066dc:	4b32      	ldr	r3, [pc, #200]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80066de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066e2:	f003 0302 	and.w	r3, r3, #2
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1ef      	bne.n	80066ca <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0304 	and.w	r3, r3, #4
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 80a6 	beq.w	8006844 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066f8:	2300      	movs	r3, #0
 80066fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80066fc:	4b2a      	ldr	r3, [pc, #168]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 80066fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10d      	bne.n	8006724 <HAL_RCC_OscConfig+0x488>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006708:	4b27      	ldr	r3, [pc, #156]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800670a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670c:	4a26      	ldr	r2, [pc, #152]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800670e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006712:	6593      	str	r3, [r2, #88]	; 0x58
 8006714:	4b24      	ldr	r3, [pc, #144]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800671c:	60bb      	str	r3, [r7, #8]
 800671e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006720:	2301      	movs	r3, #1
 8006722:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006724:	4b21      	ldr	r3, [pc, #132]	; (80067ac <HAL_RCC_OscConfig+0x510>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800672c:	2b00      	cmp	r3, #0
 800672e:	d118      	bne.n	8006762 <HAL_RCC_OscConfig+0x4c6>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006730:	4b1e      	ldr	r3, [pc, #120]	; (80067ac <HAL_RCC_OscConfig+0x510>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a1d      	ldr	r2, [pc, #116]	; (80067ac <HAL_RCC_OscConfig+0x510>)
 8006736:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800673a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800673c:	f7fc f83e 	bl	80027bc <HAL_GetTick>
 8006740:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006742:	e008      	b.n	8006756 <HAL_RCC_OscConfig+0x4ba>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006744:	f7fc f83a 	bl	80027bc <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	2b02      	cmp	r3, #2
 8006750:	d901      	bls.n	8006756 <HAL_RCC_OscConfig+0x4ba>
        {
          return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e1c6      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006756:	4b15      	ldr	r3, [pc, #84]	; (80067ac <HAL_RCC_OscConfig+0x510>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0f0      	beq.n	8006744 <HAL_RCC_OscConfig+0x4a8>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d108      	bne.n	800677c <HAL_RCC_OscConfig+0x4e0>
 800676a:	4b0f      	ldr	r3, [pc, #60]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800676c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006770:	4a0d      	ldr	r2, [pc, #52]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006772:	f043 0301 	orr.w	r3, r3, #1
 8006776:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800677a:	e029      	b.n	80067d0 <HAL_RCC_OscConfig+0x534>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	2b05      	cmp	r3, #5
 8006782:	d115      	bne.n	80067b0 <HAL_RCC_OscConfig+0x514>
 8006784:	4b08      	ldr	r3, [pc, #32]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800678a:	4a07      	ldr	r2, [pc, #28]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800678c:	f043 0304 	orr.w	r3, r3, #4
 8006790:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006794:	4b04      	ldr	r3, [pc, #16]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 8006796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800679a:	4a03      	ldr	r2, [pc, #12]	; (80067a8 <HAL_RCC_OscConfig+0x50c>)
 800679c:	f043 0301 	orr.w	r3, r3, #1
 80067a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067a4:	e014      	b.n	80067d0 <HAL_RCC_OscConfig+0x534>
 80067a6:	bf00      	nop
 80067a8:	40021000 	.word	0x40021000
 80067ac:	40007000 	.word	0x40007000
 80067b0:	4b9d      	ldr	r3, [pc, #628]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80067b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067b6:	4a9c      	ldr	r2, [pc, #624]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80067b8:	f023 0301 	bic.w	r3, r3, #1
 80067bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067c0:	4b99      	ldr	r3, [pc, #612]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80067c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067c6:	4a98      	ldr	r2, [pc, #608]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80067c8:	f023 0304 	bic.w	r3, r3, #4
 80067cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d016      	beq.n	8006806 <HAL_RCC_OscConfig+0x56a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d8:	f7fb fff0 	bl	80027bc <HAL_GetTick>
 80067dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067de:	e00a      	b.n	80067f6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067e0:	f7fb ffec 	bl	80027bc <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d901      	bls.n	80067f6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e176      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067f6:	4b8c      	ldr	r3, [pc, #560]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80067f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0ed      	beq.n	80067e0 <HAL_RCC_OscConfig+0x544>
 8006804:	e015      	b.n	8006832 <HAL_RCC_OscConfig+0x596>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006806:	f7fb ffd9 	bl	80027bc <HAL_GetTick>
 800680a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800680c:	e00a      	b.n	8006824 <HAL_RCC_OscConfig+0x588>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800680e:	f7fb ffd5 	bl	80027bc <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	f241 3288 	movw	r2, #5000	; 0x1388
 800681c:	4293      	cmp	r3, r2
 800681e:	d901      	bls.n	8006824 <HAL_RCC_OscConfig+0x588>
        {
          return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e15f      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006824:	4b80      	ldr	r3, [pc, #512]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1ed      	bne.n	800680e <HAL_RCC_OscConfig+0x572>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006832:	7ffb      	ldrb	r3, [r7, #31]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d105      	bne.n	8006844 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006838:	4b7b      	ldr	r3, [pc, #492]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 800683a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800683c:	4a7a      	ldr	r2, [pc, #488]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 800683e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006842:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0320 	and.w	r3, r3, #32
 800684c:	2b00      	cmp	r3, #0
 800684e:	d03c      	beq.n	80068ca <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006854:	2b00      	cmp	r3, #0
 8006856:	d01c      	beq.n	8006892 <HAL_RCC_OscConfig+0x5f6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006858:	4b73      	ldr	r3, [pc, #460]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 800685a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800685e:	4a72      	ldr	r2, [pc, #456]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006860:	f043 0301 	orr.w	r3, r3, #1
 8006864:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006868:	f7fb ffa8 	bl	80027bc <HAL_GetTick>
 800686c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800686e:	e008      	b.n	8006882 <HAL_RCC_OscConfig+0x5e6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006870:	f7fb ffa4 	bl	80027bc <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0x5e6>
        {
          return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e130      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006882:	4b69      	ldr	r3, [pc, #420]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006884:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006888:	f003 0302 	and.w	r3, r3, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	d0ef      	beq.n	8006870 <HAL_RCC_OscConfig+0x5d4>
 8006890:	e01b      	b.n	80068ca <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006892:	4b65      	ldr	r3, [pc, #404]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006894:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006898:	4a63      	ldr	r2, [pc, #396]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 800689a:	f023 0301 	bic.w	r3, r3, #1
 800689e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a2:	f7fb ff8b 	bl	80027bc <HAL_GetTick>
 80068a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068a8:	e008      	b.n	80068bc <HAL_RCC_OscConfig+0x620>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068aa:	f7fb ff87 	bl	80027bc <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x620>
        {
          return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e113      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068bc:	4b5a      	ldr	r3, [pc, #360]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80068be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1ef      	bne.n	80068aa <HAL_RCC_OscConfig+0x60e>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 8107 	beq.w	8006ae2 <HAL_RCC_OscConfig+0x846>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d8:	2b02      	cmp	r3, #2
 80068da:	f040 80cf 	bne.w	8006a7c <HAL_RCC_OscConfig+0x7e0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80068de:	4b52      	ldr	r3, [pc, #328]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	f003 0203 	and.w	r2, r3, #3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d12c      	bne.n	800694c <HAL_RCC_OscConfig+0x6b0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fc:	3b01      	subs	r3, #1
 80068fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006900:	429a      	cmp	r2, r3
 8006902:	d123      	bne.n	800694c <HAL_RCC_OscConfig+0x6b0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800690e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006910:	429a      	cmp	r2, r3
 8006912:	d11b      	bne.n	800694c <HAL_RCC_OscConfig+0x6b0>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006920:	429a      	cmp	r2, r3
 8006922:	d113      	bne.n	800694c <HAL_RCC_OscConfig+0x6b0>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800692e:	085b      	lsrs	r3, r3, #1
 8006930:	3b01      	subs	r3, #1
 8006932:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006934:	429a      	cmp	r2, r3
 8006936:	d109      	bne.n	800694c <HAL_RCC_OscConfig+0x6b0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006942:	085b      	lsrs	r3, r3, #1
 8006944:	3b01      	subs	r3, #1
 8006946:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006948:	429a      	cmp	r2, r3
 800694a:	d071      	beq.n	8006a30 <HAL_RCC_OscConfig+0x794>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	2b0c      	cmp	r3, #12
 8006950:	d068      	beq.n	8006a24 <HAL_RCC_OscConfig+0x788>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006952:	4b35      	ldr	r3, [pc, #212]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d105      	bne.n	800696a <HAL_RCC_OscConfig+0x6ce>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800695e:	4b32      	ldr	r3, [pc, #200]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <HAL_RCC_OscConfig+0x6d2>
#endif
            )
          {
            return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e0ba      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800696e:	4b2e      	ldr	r3, [pc, #184]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a2d      	ldr	r2, [pc, #180]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006974:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006978:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800697a:	f7fb ff1f 	bl	80027bc <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x6f8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006982:	f7fb ff1b 	bl	80027bc <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x6f8>
              {
                return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e0a7      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006994:	4b24      	ldr	r3, [pc, #144]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1f0      	bne.n	8006982 <HAL_RCC_OscConfig+0x6e6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069a0:	4b21      	ldr	r3, [pc, #132]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80069a2:	68da      	ldr	r2, [r3, #12]
 80069a4:	4b21      	ldr	r3, [pc, #132]	; (8006a2c <HAL_RCC_OscConfig+0x790>)
 80069a6:	4013      	ands	r3, r2
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80069b0:	3a01      	subs	r2, #1
 80069b2:	0112      	lsls	r2, r2, #4
 80069b4:	4311      	orrs	r1, r2
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80069ba:	0212      	lsls	r2, r2, #8
 80069bc:	4311      	orrs	r1, r2
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80069c2:	0852      	lsrs	r2, r2, #1
 80069c4:	3a01      	subs	r2, #1
 80069c6:	0552      	lsls	r2, r2, #21
 80069c8:	4311      	orrs	r1, r2
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80069ce:	0852      	lsrs	r2, r2, #1
 80069d0:	3a01      	subs	r2, #1
 80069d2:	0652      	lsls	r2, r2, #25
 80069d4:	4311      	orrs	r1, r2
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80069da:	06d2      	lsls	r2, r2, #27
 80069dc:	430a      	orrs	r2, r1
 80069de:	4912      	ldr	r1, [pc, #72]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80069e4:	4b10      	ldr	r3, [pc, #64]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a0f      	ldr	r2, [pc, #60]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80069ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069f0:	4b0d      	ldr	r3, [pc, #52]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	4a0c      	ldr	r2, [pc, #48]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 80069f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80069fc:	f7fb fede 	bl	80027bc <HAL_GetTick>
 8006a00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a02:	e008      	b.n	8006a16 <HAL_RCC_OscConfig+0x77a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a04:	f7fb feda 	bl	80027bc <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d901      	bls.n	8006a16 <HAL_RCC_OscConfig+0x77a>
              {
                return HAL_TIMEOUT;
 8006a12:	2303      	movs	r3, #3
 8006a14:	e066      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a16:	4b04      	ldr	r3, [pc, #16]	; (8006a28 <HAL_RCC_OscConfig+0x78c>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f0      	beq.n	8006a04 <HAL_RCC_OscConfig+0x768>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a22:	e05e      	b.n	8006ae2 <HAL_RCC_OscConfig+0x846>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e05d      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a30:	4b2e      	ldr	r3, [pc, #184]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d152      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x846>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006a3c:	4b2b      	ldr	r3, [pc, #172]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a2a      	ldr	r2, [pc, #168]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a46:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a48:	4b28      	ldr	r3, [pc, #160]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	4a27      	ldr	r2, [pc, #156]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a52:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a54:	f7fb feb2 	bl	80027bc <HAL_GetTick>
 8006a58:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a5a:	e008      	b.n	8006a6e <HAL_RCC_OscConfig+0x7d2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a5c:	f7fb feae 	bl	80027bc <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d901      	bls.n	8006a6e <HAL_RCC_OscConfig+0x7d2>
            {
              return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e03a      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a6e:	4b1f      	ldr	r3, [pc, #124]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d0f0      	beq.n	8006a5c <HAL_RCC_OscConfig+0x7c0>
 8006a7a:	e032      	b.n	8006ae2 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	2b0c      	cmp	r3, #12
 8006a80:	d02d      	beq.n	8006ade <HAL_RCC_OscConfig+0x842>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a82:	4b1a      	ldr	r3, [pc, #104]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a19      	ldr	r2, [pc, #100]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a8c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006a8e:	4b17      	ldr	r3, [pc, #92]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d105      	bne.n	8006aa6 <HAL_RCC_OscConfig+0x80a>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006a9a:	4b14      	ldr	r3, [pc, #80]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	4a13      	ldr	r2, [pc, #76]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006aa0:	f023 0303 	bic.w	r3, r3, #3
 8006aa4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006aa6:	4b11      	ldr	r3, [pc, #68]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	4a10      	ldr	r2, [pc, #64]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006aac:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ab4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab6:	f7fb fe81 	bl	80027bc <HAL_GetTick>
 8006aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006abc:	e008      	b.n	8006ad0 <HAL_RCC_OscConfig+0x834>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006abe:	f7fb fe7d 	bl	80027bc <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x834>
          {
            return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e009      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ad0:	4b06      	ldr	r3, [pc, #24]	; (8006aec <HAL_RCC_OscConfig+0x850>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1f0      	bne.n	8006abe <HAL_RCC_OscConfig+0x822>
 8006adc:	e001      	b.n	8006ae2 <HAL_RCC_OscConfig+0x846>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e000      	b.n	8006ae4 <HAL_RCC_OscConfig+0x848>
      }
    }
  }
  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3720      	adds	r7, #32
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	40021000 	.word	0x40021000

08006af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006afa:	2300      	movs	r3, #0
 8006afc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d101      	bne.n	8006b08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e10f      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b08:	4b89      	ldr	r3, [pc, #548]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 030f 	and.w	r3, r3, #15
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d910      	bls.n	8006b38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b16:	4b86      	ldr	r3, [pc, #536]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f023 020f 	bic.w	r2, r3, #15
 8006b1e:	4984      	ldr	r1, [pc, #528]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b26:	4b82      	ldr	r3, [pc, #520]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	683a      	ldr	r2, [r7, #0]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d001      	beq.n	8006b38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e0f7      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 8089 	beq.w	8006c58 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	2b03      	cmp	r3, #3
 8006b4c:	d133      	bne.n	8006bb6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b4e:	4b79      	ldr	r3, [pc, #484]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e0e4      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006b5e:	f000 fa17 	bl	8006f90 <RCC_GetSysClockFreqFromPLLSource>
 8006b62:	4603      	mov	r3, r0
 8006b64:	4a74      	ldr	r2, [pc, #464]	; (8006d38 <HAL_RCC_ClockConfig+0x248>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d955      	bls.n	8006c16 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006b6a:	4b72      	ldr	r3, [pc, #456]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10a      	bne.n	8006b8c <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b76:	4b6f      	ldr	r3, [pc, #444]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b7e:	4a6d      	ldr	r2, [pc, #436]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006b86:	2380      	movs	r3, #128	; 0x80
 8006b88:	617b      	str	r3, [r7, #20]
 8006b8a:	e044      	b.n	8006c16 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d03e      	beq.n	8006c16 <HAL_RCC_ClockConfig+0x126>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d13a      	bne.n	8006c16 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006ba0:	4b64      	ldr	r3, [pc, #400]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ba8:	4a62      	ldr	r2, [pc, #392]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bae:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006bb0:	2380      	movs	r3, #128	; 0x80
 8006bb2:	617b      	str	r3, [r7, #20]
 8006bb4:	e02f      	b.n	8006c16 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	2b02      	cmp	r3, #2
 8006bbc:	d107      	bne.n	8006bce <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bbe:	4b5d      	ldr	r3, [pc, #372]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d115      	bne.n	8006bf6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e0ac      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006bd6:	4b57      	ldr	r3, [pc, #348]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0302 	and.w	r3, r3, #2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d109      	bne.n	8006bf6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e0a0      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006be6:	4b53      	ldr	r3, [pc, #332]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e098      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006bf6:	f000 f8db 	bl	8006db0 <HAL_RCC_GetSysClockFreq>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	4a4e      	ldr	r2, [pc, #312]	; (8006d38 <HAL_RCC_ClockConfig+0x248>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d909      	bls.n	8006c16 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c02:	4b4c      	ldr	r3, [pc, #304]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c0a:	4a4a      	ldr	r2, [pc, #296]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006c12:	2380      	movs	r3, #128	; 0x80
 8006c14:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c16:	4b47      	ldr	r3, [pc, #284]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f023 0203 	bic.w	r2, r3, #3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	4944      	ldr	r1, [pc, #272]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c28:	f7fb fdc8 	bl	80027bc <HAL_GetTick>
 8006c2c:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c2e:	e00a      	b.n	8006c46 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c30:	f7fb fdc4 	bl	80027bc <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e070      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c46:	4b3b      	ldr	r3, [pc, #236]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 020c 	and.w	r2, r3, #12
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d1eb      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d009      	beq.n	8006c78 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c64:	4b33      	ldr	r3, [pc, #204]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	4930      	ldr	r1, [pc, #192]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	608b      	str	r3, [r1, #8]
 8006c76:	e008      	b.n	8006c8a <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	2b80      	cmp	r3, #128	; 0x80
 8006c7c:	d105      	bne.n	8006c8a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006c7e:	4b2d      	ldr	r3, [pc, #180]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	4a2c      	ldr	r2, [pc, #176]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006c84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c88:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c8a:	4b29      	ldr	r3, [pc, #164]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 030f 	and.w	r3, r3, #15
 8006c92:	683a      	ldr	r2, [r7, #0]
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d210      	bcs.n	8006cba <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c98:	4b25      	ldr	r3, [pc, #148]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f023 020f 	bic.w	r2, r3, #15
 8006ca0:	4923      	ldr	r1, [pc, #140]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca8:	4b21      	ldr	r3, [pc, #132]	; (8006d30 <HAL_RCC_ClockConfig+0x240>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 030f 	and.w	r3, r3, #15
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d001      	beq.n	8006cba <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e036      	b.n	8006d28 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0304 	and.w	r3, r3, #4
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d008      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cc6:	4b1b      	ldr	r3, [pc, #108]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	4918      	ldr	r1, [pc, #96]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0308 	and.w	r3, r3, #8
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d009      	beq.n	8006cf8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ce4:	4b13      	ldr	r3, [pc, #76]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	00db      	lsls	r3, r3, #3
 8006cf2:	4910      	ldr	r1, [pc, #64]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006cf8:	f000 f85a 	bl	8006db0 <HAL_RCC_GetSysClockFreq>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	4b0d      	ldr	r3, [pc, #52]	; (8006d34 <HAL_RCC_ClockConfig+0x244>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	091b      	lsrs	r3, r3, #4
 8006d04:	f003 030f 	and.w	r3, r3, #15
 8006d08:	490c      	ldr	r1, [pc, #48]	; (8006d3c <HAL_RCC_ClockConfig+0x24c>)
 8006d0a:	5ccb      	ldrb	r3, [r1, r3]
 8006d0c:	f003 031f 	and.w	r3, r3, #31
 8006d10:	fa22 f303 	lsr.w	r3, r2, r3
 8006d14:	4a0a      	ldr	r2, [pc, #40]	; (8006d40 <HAL_RCC_ClockConfig+0x250>)
 8006d16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006d18:	4b0a      	ldr	r3, [pc, #40]	; (8006d44 <HAL_RCC_ClockConfig+0x254>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7fb fcfd 	bl	800271c <HAL_InitTick>
 8006d22:	4603      	mov	r3, r0
 8006d24:	73fb      	strb	r3, [r7, #15]

  return status;
 8006d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3718      	adds	r7, #24
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	40022000 	.word	0x40022000
 8006d34:	40021000 	.word	0x40021000
 8006d38:	04c4b400 	.word	0x04c4b400
 8006d3c:	0800d284 	.word	0x0800d284
 8006d40:	20000068 	.word	0x20000068
 8006d44:	2000006c 	.word	0x2000006c

08006d48 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	; 0x28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8006d54:	4b15      	ldr	r3, [pc, #84]	; (8006dac <HAL_RCC_MCOConfig+0x64>)
 8006d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d58:	4a14      	ldr	r2, [pc, #80]	; (8006dac <HAL_RCC_MCOConfig+0x64>)
 8006d5a:	f043 0301 	orr.w	r3, r3, #1
 8006d5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d60:	4b12      	ldr	r3, [pc, #72]	; (8006dac <HAL_RCC_MCOConfig+0x64>)
 8006d62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	613b      	str	r3, [r7, #16]
 8006d6a:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8006d6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d72:	2302      	movs	r3, #2
 8006d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006d76:	2302      	movs	r3, #2
 8006d78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006d82:	f107 0314 	add.w	r3, r7, #20
 8006d86:	4619      	mov	r1, r3
 8006d88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006d8c:	f7fd ff42 	bl	8004c14 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8006d90:	4b06      	ldr	r3, [pc, #24]	; (8006dac <HAL_RCC_MCOConfig+0x64>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006d98:	68b9      	ldr	r1, [r7, #8]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	430b      	orrs	r3, r1
 8006d9e:	4903      	ldr	r1, [pc, #12]	; (8006dac <HAL_RCC_MCOConfig+0x64>)
 8006da0:	4313      	orrs	r3, r2
 8006da2:	608b      	str	r3, [r1, #8]
}
 8006da4:	bf00      	nop
 8006da6:	3728      	adds	r7, #40	; 0x28
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	40021000 	.word	0x40021000

08006db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b089      	sub	sp, #36	; 0x24
 8006db4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006db6:	2300      	movs	r3, #0
 8006db8:	61fb      	str	r3, [r7, #28]
 8006dba:	2300      	movs	r3, #0
 8006dbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dbe:	4b3e      	ldr	r3, [pc, #248]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f003 030c 	and.w	r3, r3, #12
 8006dc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dc8:	4b3b      	ldr	r3, [pc, #236]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	f003 0303 	and.w	r3, r3, #3
 8006dd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d005      	beq.n	8006de4 <HAL_RCC_GetSysClockFreq+0x34>
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b0c      	cmp	r3, #12
 8006ddc:	d121      	bne.n	8006e22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d11e      	bne.n	8006e22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006de4:	4b34      	ldr	r3, [pc, #208]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0308 	and.w	r3, r3, #8
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d107      	bne.n	8006e00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006df0:	4b31      	ldr	r3, [pc, #196]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006df6:	0a1b      	lsrs	r3, r3, #8
 8006df8:	f003 030f 	and.w	r3, r3, #15
 8006dfc:	61fb      	str	r3, [r7, #28]
 8006dfe:	e005      	b.n	8006e0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006e00:	4b2d      	ldr	r3, [pc, #180]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	091b      	lsrs	r3, r3, #4
 8006e06:	f003 030f 	and.w	r3, r3, #15
 8006e0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006e0c:	4a2b      	ldr	r2, [pc, #172]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x10c>)
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d10d      	bne.n	8006e38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006e20:	e00a      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	2b04      	cmp	r3, #4
 8006e26:	d102      	bne.n	8006e2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e28:	4b25      	ldr	r3, [pc, #148]	; (8006ec0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006e2a:	61bb      	str	r3, [r7, #24]
 8006e2c:	e004      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	2b08      	cmp	r3, #8
 8006e32:	d101      	bne.n	8006e38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006e34:	4b22      	ldr	r3, [pc, #136]	; (8006ec0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006e36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	2b0c      	cmp	r3, #12
 8006e3c:	d134      	bne.n	8006ea8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e3e:	4b1e      	ldr	r3, [pc, #120]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	f003 0303 	and.w	r3, r3, #3
 8006e46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	2b02      	cmp	r3, #2
 8006e4c:	d003      	beq.n	8006e56 <HAL_RCC_GetSysClockFreq+0xa6>
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b03      	cmp	r3, #3
 8006e52:	d003      	beq.n	8006e5c <HAL_RCC_GetSysClockFreq+0xac>
 8006e54:	e005      	b.n	8006e62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006e56:	4b1a      	ldr	r3, [pc, #104]	; (8006ec0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006e58:	617b      	str	r3, [r7, #20]
      break;
 8006e5a:	e005      	b.n	8006e68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006e5c:	4b18      	ldr	r3, [pc, #96]	; (8006ec0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006e5e:	617b      	str	r3, [r7, #20]
      break;
 8006e60:	e002      	b.n	8006e68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	617b      	str	r3, [r7, #20]
      break;
 8006e66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e68:	4b13      	ldr	r3, [pc, #76]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	091b      	lsrs	r3, r3, #4
 8006e6e:	f003 030f 	and.w	r3, r3, #15
 8006e72:	3301      	adds	r3, #1
 8006e74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006e76:	4b10      	ldr	r3, [pc, #64]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	0a1b      	lsrs	r3, r3, #8
 8006e7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	fb03 f202 	mul.w	r2, r3, r2
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e8e:	4b0a      	ldr	r3, [pc, #40]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	0e5b      	lsrs	r3, r3, #25
 8006e94:	f003 0303 	and.w	r3, r3, #3
 8006e98:	3301      	adds	r3, #1
 8006e9a:	005b      	lsls	r3, r3, #1
 8006e9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006ea8:	69bb      	ldr	r3, [r7, #24]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3724      	adds	r7, #36	; 0x24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	40021000 	.word	0x40021000
 8006ebc:	0800d29c 	.word	0x0800d29c
 8006ec0:	00f42400 	.word	0x00f42400

08006ec4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ec8:	4b03      	ldr	r3, [pc, #12]	; (8006ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006eca:	681b      	ldr	r3, [r3, #0]
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	20000068 	.word	0x20000068

08006edc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b086      	sub	sp, #24
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006ee8:	4b27      	ldr	r3, [pc, #156]	; (8006f88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d003      	beq.n	8006efc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006ef4:	f7ff f8fe 	bl	80060f4 <HAL_PWREx_GetVoltageRange>
 8006ef8:	6178      	str	r0, [r7, #20]
 8006efa:	e014      	b.n	8006f26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006efc:	4b22      	ldr	r3, [pc, #136]	; (8006f88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f00:	4a21      	ldr	r2, [pc, #132]	; (8006f88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006f02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f06:	6593      	str	r3, [r2, #88]	; 0x58
 8006f08:	4b1f      	ldr	r3, [pc, #124]	; (8006f88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006f14:	f7ff f8ee 	bl	80060f4 <HAL_PWREx_GetVoltageRange>
 8006f18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006f1a:	4b1b      	ldr	r3, [pc, #108]	; (8006f88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1e:	4a1a      	ldr	r2, [pc, #104]	; (8006f88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f24:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f2c:	d10b      	bne.n	8006f46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b80      	cmp	r3, #128	; 0x80
 8006f32:	d913      	bls.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2ba0      	cmp	r3, #160	; 0xa0
 8006f38:	d902      	bls.n	8006f40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	613b      	str	r3, [r7, #16]
 8006f3e:	e00d      	b.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006f40:	2301      	movs	r3, #1
 8006f42:	613b      	str	r3, [r7, #16]
 8006f44:	e00a      	b.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b7f      	cmp	r3, #127	; 0x7f
 8006f4a:	d902      	bls.n	8006f52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	613b      	str	r3, [r7, #16]
 8006f50:	e004      	b.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b70      	cmp	r3, #112	; 0x70
 8006f56:	d101      	bne.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006f58:	2301      	movs	r3, #1
 8006f5a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006f5c:	4b0b      	ldr	r3, [pc, #44]	; (8006f8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f023 020f 	bic.w	r2, r3, #15
 8006f64:	4909      	ldr	r1, [pc, #36]	; (8006f8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006f6c:	4b07      	ldr	r3, [pc, #28]	; (8006f8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 030f 	and.w	r3, r3, #15
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d001      	beq.n	8006f7e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e000      	b.n	8006f80 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3718      	adds	r7, #24
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	40021000 	.word	0x40021000
 8006f8c:	40022000 	.word	0x40022000

08006f90 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8006f9a:	4b2d      	ldr	r3, [pc, #180]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	f003 0303 	and.w	r3, r3, #3
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d118      	bne.n	8006fd8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006fa6:	4b2a      	ldr	r3, [pc, #168]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0308 	and.w	r3, r3, #8
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d107      	bne.n	8006fc2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006fb2:	4b27      	ldr	r3, [pc, #156]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fb8:	0a1b      	lsrs	r3, r3, #8
 8006fba:	f003 030f 	and.w	r3, r3, #15
 8006fbe:	617b      	str	r3, [r7, #20]
 8006fc0:	e005      	b.n	8006fce <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006fc2:	4b23      	ldr	r3, [pc, #140]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	091b      	lsrs	r3, r3, #4
 8006fc8:	f003 030f 	and.w	r3, r3, #15
 8006fcc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006fce:	4a21      	ldr	r2, [pc, #132]	; (8007054 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fd6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fd8:	4b1d      	ldr	r3, [pc, #116]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	f003 0303 	and.w	r3, r3, #3
 8006fe0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d003      	beq.n	8006ff0 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2b03      	cmp	r3, #3
 8006fec:	d003      	beq.n	8006ff6 <RCC_GetSysClockFreqFromPLLSource+0x66>
 8006fee:	e005      	b.n	8006ffc <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006ff0:	4b19      	ldr	r3, [pc, #100]	; (8007058 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006ff2:	613b      	str	r3, [r7, #16]
    break;
 8006ff4:	e005      	b.n	8007002 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006ff6:	4b18      	ldr	r3, [pc, #96]	; (8007058 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006ff8:	613b      	str	r3, [r7, #16]
    break;
 8006ffa:	e002      	b.n	8007002 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	613b      	str	r3, [r7, #16]
    break;
 8007000:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007002:	4b13      	ldr	r3, [pc, #76]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	091b      	lsrs	r3, r3, #4
 8007008:	f003 030f 	and.w	r3, r3, #15
 800700c:	3301      	adds	r3, #1
 800700e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007010:	4b0f      	ldr	r3, [pc, #60]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	0a1b      	lsrs	r3, r3, #8
 8007016:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800701a:	693a      	ldr	r2, [r7, #16]
 800701c:	fb03 f202 	mul.w	r2, r3, r2
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	fbb2 f3f3 	udiv	r3, r2, r3
 8007026:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007028:	4b09      	ldr	r3, [pc, #36]	; (8007050 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	0e5b      	lsrs	r3, r3, #25
 800702e:	f003 0303 	and.w	r3, r3, #3
 8007032:	3301      	adds	r3, #1
 8007034:	005b      	lsls	r3, r3, #1
 8007036:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007040:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8007042:	683b      	ldr	r3, [r7, #0]
}
 8007044:	4618      	mov	r0, r3
 8007046:	371c      	adds	r7, #28
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr
 8007050:	40021000 	.word	0x40021000
 8007054:	0800d29c 	.word	0x0800d29c
 8007058:	00f42400 	.word	0x00f42400

0800705c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007064:	2300      	movs	r3, #0
 8007066:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007068:	2300      	movs	r3, #0
 800706a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007074:	2b00      	cmp	r3, #0
 8007076:	d040      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800707c:	2b80      	cmp	r3, #128	; 0x80
 800707e:	d02a      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007080:	2b80      	cmp	r3, #128	; 0x80
 8007082:	d825      	bhi.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007084:	2b60      	cmp	r3, #96	; 0x60
 8007086:	d026      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007088:	2b60      	cmp	r3, #96	; 0x60
 800708a:	d821      	bhi.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800708c:	2b40      	cmp	r3, #64	; 0x40
 800708e:	d006      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007090:	2b40      	cmp	r3, #64	; 0x40
 8007092:	d81d      	bhi.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007094:	2b00      	cmp	r3, #0
 8007096:	d009      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007098:	2b20      	cmp	r3, #32
 800709a:	d010      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x62>
 800709c:	e018      	b.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800709e:	4b89      	ldr	r3, [pc, #548]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	4a88      	ldr	r2, [pc, #544]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070a8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80070aa:	e015      	b.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	3304      	adds	r3, #4
 80070b0:	2100      	movs	r1, #0
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fb62 	bl	800777c <RCCEx_PLLSAI1_Config>
 80070b8:	4603      	mov	r3, r0
 80070ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80070bc:	e00c      	b.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	3320      	adds	r3, #32
 80070c2:	2100      	movs	r1, #0
 80070c4:	4618      	mov	r0, r3
 80070c6:	f000 fc4d 	bl	8007964 <RCCEx_PLLSAI2_Config>
 80070ca:	4603      	mov	r3, r0
 80070cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80070ce:	e003      	b.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	74fb      	strb	r3, [r7, #19]
      break;
 80070d4:	e000      	b.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80070d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070d8:	7cfb      	ldrb	r3, [r7, #19]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10b      	bne.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80070de:	4b79      	ldr	r3, [pc, #484]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80070e4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070ec:	4975      	ldr	r1, [pc, #468]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070ee:	4313      	orrs	r3, r2
 80070f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80070f4:	e001      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070f6:	7cfb      	ldrb	r3, [r7, #19]
 80070f8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007102:	2b00      	cmp	r3, #0
 8007104:	d047      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800710a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800710e:	d030      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007114:	d82a      	bhi.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007116:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800711a:	d02a      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800711c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007120:	d824      	bhi.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007126:	d008      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8007128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800712c:	d81e      	bhi.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00a      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007136:	d010      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007138:	e018      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800713a:	4b62      	ldr	r3, [pc, #392]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	4a61      	ldr	r2, [pc, #388]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007144:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007146:	e015      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	3304      	adds	r3, #4
 800714c:	2100      	movs	r1, #0
 800714e:	4618      	mov	r0, r3
 8007150:	f000 fb14 	bl	800777c <RCCEx_PLLSAI1_Config>
 8007154:	4603      	mov	r3, r0
 8007156:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007158:	e00c      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	3320      	adds	r3, #32
 800715e:	2100      	movs	r1, #0
 8007160:	4618      	mov	r0, r3
 8007162:	f000 fbff 	bl	8007964 <RCCEx_PLLSAI2_Config>
 8007166:	4603      	mov	r3, r0
 8007168:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800716a:	e003      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	74fb      	strb	r3, [r7, #19]
      break;
 8007170:	e000      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8007172:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007174:	7cfb      	ldrb	r3, [r7, #19]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10b      	bne.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800717a:	4b52      	ldr	r3, [pc, #328]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800717c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007180:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007188:	494e      	ldr	r1, [pc, #312]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800718a:	4313      	orrs	r3, r2
 800718c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007190:	e001      	b.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007192:	7cfb      	ldrb	r3, [r7, #19]
 8007194:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f000 809f 	beq.w	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071a4:	2300      	movs	r3, #0
 80071a6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80071a8:	4b46      	ldr	r3, [pc, #280]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80071aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d101      	bne.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80071b4:	2301      	movs	r3, #1
 80071b6:	e000      	b.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80071b8:	2300      	movs	r3, #0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00d      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071be:	4b41      	ldr	r3, [pc, #260]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80071c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071c2:	4a40      	ldr	r2, [pc, #256]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80071c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071c8:	6593      	str	r3, [r2, #88]	; 0x58
 80071ca:	4b3e      	ldr	r3, [pc, #248]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80071cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071d2:	60bb      	str	r3, [r7, #8]
 80071d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071d6:	2301      	movs	r3, #1
 80071d8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80071da:	4b3b      	ldr	r3, [pc, #236]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a3a      	ldr	r2, [pc, #232]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80071e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80071e6:	f7fb fae9 	bl	80027bc <HAL_GetTick>
 80071ea:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80071ec:	e009      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ee:	f7fb fae5 	bl	80027bc <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d902      	bls.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	74fb      	strb	r3, [r7, #19]
        break;
 8007200:	e005      	b.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007202:	4b31      	ldr	r3, [pc, #196]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800720a:	2b00      	cmp	r3, #0
 800720c:	d0ef      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800720e:	7cfb      	ldrb	r3, [r7, #19]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d15b      	bne.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007214:	4b2b      	ldr	r3, [pc, #172]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800721a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800721e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d01f      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800722c:	697a      	ldr	r2, [r7, #20]
 800722e:	429a      	cmp	r2, r3
 8007230:	d019      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007232:	4b24      	ldr	r3, [pc, #144]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007238:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800723c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800723e:	4b21      	ldr	r3, [pc, #132]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007244:	4a1f      	ldr	r2, [pc, #124]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800724a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800724e:	4b1d      	ldr	r3, [pc, #116]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007254:	4a1b      	ldr	r2, [pc, #108]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800725a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800725e:	4a19      	ldr	r2, [pc, #100]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f003 0301 	and.w	r3, r3, #1
 800726c:	2b00      	cmp	r3, #0
 800726e:	d016      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007270:	f7fb faa4 	bl	80027bc <HAL_GetTick>
 8007274:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007276:	e00b      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007278:	f7fb faa0 	bl	80027bc <HAL_GetTick>
 800727c:	4602      	mov	r2, r0
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	f241 3288 	movw	r2, #5000	; 0x1388
 8007286:	4293      	cmp	r3, r2
 8007288:	d902      	bls.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	74fb      	strb	r3, [r7, #19]
            break;
 800728e:	e006      	b.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007290:	4b0c      	ldr	r3, [pc, #48]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d0ec      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800729e:	7cfb      	ldrb	r3, [r7, #19]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10c      	bne.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072a4:	4b07      	ldr	r3, [pc, #28]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80072a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80072b4:	4903      	ldr	r1, [pc, #12]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80072b6:	4313      	orrs	r3, r2
 80072b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80072bc:	e008      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80072be:	7cfb      	ldrb	r3, [r7, #19]
 80072c0:	74bb      	strb	r3, [r7, #18]
 80072c2:	e005      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80072c4:	40021000 	.word	0x40021000
 80072c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072cc:	7cfb      	ldrb	r3, [r7, #19]
 80072ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80072d0:	7c7b      	ldrb	r3, [r7, #17]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d105      	bne.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072d6:	4ba0      	ldr	r3, [pc, #640]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072da:	4a9f      	ldr	r2, [pc, #636]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00a      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072ee:	4b9a      	ldr	r3, [pc, #616]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072f4:	f023 0203 	bic.w	r2, r3, #3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072fc:	4996      	ldr	r1, [pc, #600]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0302 	and.w	r3, r3, #2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00a      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007310:	4b91      	ldr	r3, [pc, #580]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007316:	f023 020c 	bic.w	r2, r3, #12
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800731e:	498e      	ldr	r1, [pc, #568]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007320:	4313      	orrs	r3, r2
 8007322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00a      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007332:	4b89      	ldr	r3, [pc, #548]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007338:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007340:	4985      	ldr	r1, [pc, #532]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007342:	4313      	orrs	r3, r2
 8007344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0308 	and.w	r3, r3, #8
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00a      	beq.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007354:	4b80      	ldr	r3, [pc, #512]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800735a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007362:	497d      	ldr	r1, [pc, #500]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007364:	4313      	orrs	r3, r2
 8007366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00a      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007376:	4b78      	ldr	r3, [pc, #480]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800737c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007384:	4974      	ldr	r1, [pc, #464]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007386:	4313      	orrs	r3, r2
 8007388:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00a      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007398:	4b6f      	ldr	r3, [pc, #444]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800739a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800739e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073a6:	496c      	ldr	r1, [pc, #432]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00a      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073ba:	4b67      	ldr	r3, [pc, #412]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073c8:	4963      	ldr	r1, [pc, #396]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d00a      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073dc:	4b5e      	ldr	r3, [pc, #376]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073ea:	495b      	ldr	r1, [pc, #364]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00a      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80073fe:	4b56      	ldr	r3, [pc, #344]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007404:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800740c:	4952      	ldr	r1, [pc, #328]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800740e:	4313      	orrs	r3, r2
 8007410:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00a      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007420:	4b4d      	ldr	r3, [pc, #308]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007426:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800742e:	494a      	ldr	r1, [pc, #296]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007430:	4313      	orrs	r3, r2
 8007432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00a      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007442:	4b45      	ldr	r3, [pc, #276]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007448:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007450:	4941      	ldr	r1, [pc, #260]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007452:	4313      	orrs	r3, r2
 8007454:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00a      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007464:	4b3c      	ldr	r3, [pc, #240]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007466:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800746a:	f023 0203 	bic.w	r2, r3, #3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007472:	4939      	ldr	r1, [pc, #228]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007474:	4313      	orrs	r3, r2
 8007476:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007482:	2b00      	cmp	r3, #0
 8007484:	d028      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007486:	4b34      	ldr	r3, [pc, #208]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007488:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800748c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007494:	4930      	ldr	r1, [pc, #192]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007496:	4313      	orrs	r3, r2
 8007498:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074a4:	d106      	bne.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074a6:	4b2c      	ldr	r3, [pc, #176]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	4a2b      	ldr	r2, [pc, #172]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80074b0:	60d3      	str	r3, [r2, #12]
 80074b2:	e011      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80074bc:	d10c      	bne.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	3304      	adds	r3, #4
 80074c2:	2101      	movs	r1, #1
 80074c4:	4618      	mov	r0, r3
 80074c6:	f000 f959 	bl	800777c <RCCEx_PLLSAI1_Config>
 80074ca:	4603      	mov	r3, r0
 80074cc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80074ce:	7cfb      	ldrb	r3, [r7, #19]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d001      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80074d4:	7cfb      	ldrb	r3, [r7, #19]
 80074d6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d04d      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074ec:	d108      	bne.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80074ee:	4b1a      	ldr	r3, [pc, #104]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074f4:	4a18      	ldr	r2, [pc, #96]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074fa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80074fe:	e012      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007500:	4b15      	ldr	r3, [pc, #84]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007502:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007506:	4a14      	ldr	r2, [pc, #80]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007508:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800750c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007510:	4b11      	ldr	r3, [pc, #68]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007516:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800751e:	490e      	ldr	r1, [pc, #56]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007520:	4313      	orrs	r3, r2
 8007522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800752a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800752e:	d106      	bne.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007530:	4b09      	ldr	r3, [pc, #36]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	4a08      	ldr	r2, [pc, #32]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007536:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800753a:	60d3      	str	r3, [r2, #12]
 800753c:	e020      	b.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007542:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007546:	d109      	bne.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007548:	4b03      	ldr	r3, [pc, #12]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	4a02      	ldr	r2, [pc, #8]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800754e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007552:	60d3      	str	r3, [r2, #12]
 8007554:	e014      	b.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007556:	bf00      	nop
 8007558:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007560:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007564:	d10c      	bne.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	3304      	adds	r3, #4
 800756a:	2101      	movs	r1, #1
 800756c:	4618      	mov	r0, r3
 800756e:	f000 f905 	bl	800777c <RCCEx_PLLSAI1_Config>
 8007572:	4603      	mov	r3, r0
 8007574:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007576:	7cfb      	ldrb	r3, [r7, #19]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d001      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800757c:	7cfb      	ldrb	r3, [r7, #19]
 800757e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d028      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800758c:	4b7a      	ldr	r3, [pc, #488]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800758e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007592:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800759a:	4977      	ldr	r1, [pc, #476]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800759c:	4313      	orrs	r3, r2
 800759e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075aa:	d106      	bne.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ac:	4b72      	ldr	r3, [pc, #456]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	4a71      	ldr	r2, [pc, #452]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80075b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075b6:	60d3      	str	r3, [r2, #12]
 80075b8:	e011      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075c2:	d10c      	bne.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	3304      	adds	r3, #4
 80075c8:	2101      	movs	r1, #1
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 f8d6 	bl	800777c <RCCEx_PLLSAI1_Config>
 80075d0:	4603      	mov	r3, r0
 80075d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80075d4:	7cfb      	ldrb	r3, [r7, #19]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80075da:	7cfb      	ldrb	r3, [r7, #19]
 80075dc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d01e      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80075ea:	4b63      	ldr	r3, [pc, #396]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80075ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075f0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075fa:	495f      	ldr	r1, [pc, #380]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80075fc:	4313      	orrs	r3, r2
 80075fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007608:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800760c:	d10c      	bne.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	3304      	adds	r3, #4
 8007612:	2102      	movs	r1, #2
 8007614:	4618      	mov	r0, r3
 8007616:	f000 f8b1 	bl	800777c <RCCEx_PLLSAI1_Config>
 800761a:	4603      	mov	r3, r0
 800761c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800761e:	7cfb      	ldrb	r3, [r7, #19]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007624:	7cfb      	ldrb	r3, [r7, #19]
 8007626:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00b      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007634:	4b50      	ldr	r3, [pc, #320]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007636:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800763a:	f023 0204 	bic.w	r2, r3, #4
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007644:	494c      	ldr	r1, [pc, #304]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007646:	4313      	orrs	r3, r2
 8007648:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00b      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007658:	4b47      	ldr	r3, [pc, #284]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800765a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800765e:	f023 0218 	bic.w	r2, r3, #24
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007668:	4943      	ldr	r1, [pc, #268]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800766a:	4313      	orrs	r3, r2
 800766c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d035      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800767c:	4b3e      	ldr	r3, [pc, #248]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a3d      	ldr	r2, [pc, #244]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007682:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007686:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007688:	f7fb f898 	bl	80027bc <HAL_GetTick>
 800768c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800768e:	e009      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007690:	f7fb f894 	bl	80027bc <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	2b02      	cmp	r3, #2
 800769c:	d902      	bls.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	74fb      	strb	r3, [r7, #19]
        break;
 80076a2:	e005      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80076a4:	4b34      	ldr	r3, [pc, #208]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1ef      	bne.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80076b0:	7cfb      	ldrb	r3, [r7, #19]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d113      	bne.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80076b6:	4b30      	ldr	r3, [pc, #192]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80076b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076c6:	492c      	ldr	r1, [pc, #176]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80076c8:	4313      	orrs	r3, r2
 80076ca:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	3320      	adds	r3, #32
 80076d2:	2102      	movs	r1, #2
 80076d4:	4618      	mov	r0, r3
 80076d6:	f000 f945 	bl	8007964 <RCCEx_PLLSAI2_Config>
 80076da:	4603      	mov	r3, r0
 80076dc:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80076de:	7cfb      	ldrb	r3, [r7, #19]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 80076e4:	7cfb      	ldrb	r3, [r7, #19]
 80076e6:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01e      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80076f4:	4b20      	ldr	r3, [pc, #128]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80076f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007704:	491c      	ldr	r1, [pc, #112]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007706:	4313      	orrs	r3, r2
 8007708:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007716:	d10c      	bne.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	3320      	adds	r3, #32
 800771c:	2101      	movs	r1, #1
 800771e:	4618      	mov	r0, r3
 8007720:	f000 f920 	bl	8007964 <RCCEx_PLLSAI2_Config>
 8007724:	4603      	mov	r3, r0
 8007726:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007728:	7cfb      	ldrb	r3, [r7, #19]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 800772e:	7cfb      	ldrb	r3, [r7, #19]
 8007730:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d017      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800773e:	4b0e      	ldr	r3, [pc, #56]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007740:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007744:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800774e:	490a      	ldr	r1, [pc, #40]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007750:	4313      	orrs	r3, r2
 8007752:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800775c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007760:	d105      	bne.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007762:	4b05      	ldr	r3, [pc, #20]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	4a04      	ldr	r2, [pc, #16]	; (8007778 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007768:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800776c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800776e:	7cbb      	ldrb	r3, [r7, #18]
}
 8007770:	4618      	mov	r0, r3
 8007772:	3718      	adds	r7, #24
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	40021000 	.word	0x40021000

0800777c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007786:	2300      	movs	r3, #0
 8007788:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800778a:	4b72      	ldr	r3, [pc, #456]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	f003 0303 	and.w	r3, r3, #3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00e      	beq.n	80077b4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007796:	4b6f      	ldr	r3, [pc, #444]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	f003 0203 	and.w	r2, r3, #3
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d103      	bne.n	80077ae <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
       ||
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d142      	bne.n	8007834 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	73fb      	strb	r3, [r7, #15]
 80077b2:	e03f      	b.n	8007834 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	2b03      	cmp	r3, #3
 80077ba:	d018      	beq.n	80077ee <RCCEx_PLLSAI1_Config+0x72>
 80077bc:	2b03      	cmp	r3, #3
 80077be:	d825      	bhi.n	800780c <RCCEx_PLLSAI1_Config+0x90>
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d002      	beq.n	80077ca <RCCEx_PLLSAI1_Config+0x4e>
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d009      	beq.n	80077dc <RCCEx_PLLSAI1_Config+0x60>
 80077c8:	e020      	b.n	800780c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80077ca:	4b62      	ldr	r3, [pc, #392]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0302 	and.w	r3, r3, #2
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d11d      	bne.n	8007812 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077da:	e01a      	b.n	8007812 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80077dc:	4b5d      	ldr	r3, [pc, #372]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d116      	bne.n	8007816 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077ec:	e013      	b.n	8007816 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80077ee:	4b59      	ldr	r3, [pc, #356]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10f      	bne.n	800781a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80077fa:	4b56      	ldr	r3, [pc, #344]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d109      	bne.n	800781a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800780a:	e006      	b.n	800781a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	73fb      	strb	r3, [r7, #15]
      break;
 8007810:	e004      	b.n	800781c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007812:	bf00      	nop
 8007814:	e002      	b.n	800781c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007816:	bf00      	nop
 8007818:	e000      	b.n	800781c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800781a:	bf00      	nop
    }

    if(status == HAL_OK)
 800781c:	7bfb      	ldrb	r3, [r7, #15]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d108      	bne.n	8007834 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007822:	4b4c      	ldr	r3, [pc, #304]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f023 0203 	bic.w	r2, r3, #3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4949      	ldr	r1, [pc, #292]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007830:	4313      	orrs	r3, r2
 8007832:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	2b00      	cmp	r3, #0
 8007838:	f040 8086 	bne.w	8007948 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800783c:	4b45      	ldr	r3, [pc, #276]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a44      	ldr	r2, [pc, #272]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007842:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007846:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007848:	f7fa ffb8 	bl	80027bc <HAL_GetTick>
 800784c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800784e:	e009      	b.n	8007864 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007850:	f7fa ffb4 	bl	80027bc <HAL_GetTick>
 8007854:	4602      	mov	r2, r0
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	1ad3      	subs	r3, r2, r3
 800785a:	2b02      	cmp	r3, #2
 800785c:	d902      	bls.n	8007864 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800785e:	2303      	movs	r3, #3
 8007860:	73fb      	strb	r3, [r7, #15]
        break;
 8007862:	e005      	b.n	8007870 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007864:	4b3b      	ldr	r3, [pc, #236]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1ef      	bne.n	8007850 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007870:	7bfb      	ldrb	r3, [r7, #15]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d168      	bne.n	8007948 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d113      	bne.n	80078a4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800787c:	4b35      	ldr	r3, [pc, #212]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 800787e:	691a      	ldr	r2, [r3, #16]
 8007880:	4b35      	ldr	r3, [pc, #212]	; (8007958 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007882:	4013      	ands	r3, r2
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	6892      	ldr	r2, [r2, #8]
 8007888:	0211      	lsls	r1, r2, #8
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	68d2      	ldr	r2, [r2, #12]
 800788e:	06d2      	lsls	r2, r2, #27
 8007890:	4311      	orrs	r1, r2
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6852      	ldr	r2, [r2, #4]
 8007896:	3a01      	subs	r2, #1
 8007898:	0112      	lsls	r2, r2, #4
 800789a:	430a      	orrs	r2, r1
 800789c:	492d      	ldr	r1, [pc, #180]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	610b      	str	r3, [r1, #16]
 80078a2:	e02d      	b.n	8007900 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d115      	bne.n	80078d6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078aa:	4b2a      	ldr	r3, [pc, #168]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80078ac:	691a      	ldr	r2, [r3, #16]
 80078ae:	4b2b      	ldr	r3, [pc, #172]	; (800795c <RCCEx_PLLSAI1_Config+0x1e0>)
 80078b0:	4013      	ands	r3, r2
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	6892      	ldr	r2, [r2, #8]
 80078b6:	0211      	lsls	r1, r2, #8
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6912      	ldr	r2, [r2, #16]
 80078bc:	0852      	lsrs	r2, r2, #1
 80078be:	3a01      	subs	r2, #1
 80078c0:	0552      	lsls	r2, r2, #21
 80078c2:	4311      	orrs	r1, r2
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	6852      	ldr	r2, [r2, #4]
 80078c8:	3a01      	subs	r2, #1
 80078ca:	0112      	lsls	r2, r2, #4
 80078cc:	430a      	orrs	r2, r1
 80078ce:	4921      	ldr	r1, [pc, #132]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80078d0:	4313      	orrs	r3, r2
 80078d2:	610b      	str	r3, [r1, #16]
 80078d4:	e014      	b.n	8007900 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078d6:	4b1f      	ldr	r3, [pc, #124]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80078d8:	691a      	ldr	r2, [r3, #16]
 80078da:	4b21      	ldr	r3, [pc, #132]	; (8007960 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078dc:	4013      	ands	r3, r2
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	6892      	ldr	r2, [r2, #8]
 80078e2:	0211      	lsls	r1, r2, #8
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	6952      	ldr	r2, [r2, #20]
 80078e8:	0852      	lsrs	r2, r2, #1
 80078ea:	3a01      	subs	r2, #1
 80078ec:	0652      	lsls	r2, r2, #25
 80078ee:	4311      	orrs	r1, r2
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	6852      	ldr	r2, [r2, #4]
 80078f4:	3a01      	subs	r2, #1
 80078f6:	0112      	lsls	r2, r2, #4
 80078f8:	430a      	orrs	r2, r1
 80078fa:	4916      	ldr	r1, [pc, #88]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 80078fc:	4313      	orrs	r3, r2
 80078fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007900:	4b14      	ldr	r3, [pc, #80]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a13      	ldr	r2, [pc, #76]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007906:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800790a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800790c:	f7fa ff56 	bl	80027bc <HAL_GetTick>
 8007910:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007912:	e009      	b.n	8007928 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007914:	f7fa ff52 	bl	80027bc <HAL_GetTick>
 8007918:	4602      	mov	r2, r0
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	1ad3      	subs	r3, r2, r3
 800791e:	2b02      	cmp	r3, #2
 8007920:	d902      	bls.n	8007928 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	73fb      	strb	r3, [r7, #15]
          break;
 8007926:	e005      	b.n	8007934 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007928:	4b0a      	ldr	r3, [pc, #40]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007930:	2b00      	cmp	r3, #0
 8007932:	d0ef      	beq.n	8007914 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007934:	7bfb      	ldrb	r3, [r7, #15]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d106      	bne.n	8007948 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800793a:	4b06      	ldr	r3, [pc, #24]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 800793c:	691a      	ldr	r2, [r3, #16]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	4904      	ldr	r1, [pc, #16]	; (8007954 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007944:	4313      	orrs	r3, r2
 8007946:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007948:	7bfb      	ldrb	r3, [r7, #15]
}
 800794a:	4618      	mov	r0, r3
 800794c:	3710      	adds	r7, #16
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	40021000 	.word	0x40021000
 8007958:	07ff800f 	.word	0x07ff800f
 800795c:	ff9f800f 	.word	0xff9f800f
 8007960:	f9ff800f 	.word	0xf9ff800f

08007964 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800796e:	2300      	movs	r3, #0
 8007970:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007972:	4b72      	ldr	r3, [pc, #456]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	f003 0303 	and.w	r3, r3, #3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00e      	beq.n	800799c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800797e:	4b6f      	ldr	r3, [pc, #444]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	f003 0203 	and.w	r2, r3, #3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	429a      	cmp	r2, r3
 800798c:	d103      	bne.n	8007996 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
       ||
 8007992:	2b00      	cmp	r3, #0
 8007994:	d142      	bne.n	8007a1c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	73fb      	strb	r3, [r7, #15]
 800799a:	e03f      	b.n	8007a1c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	2b03      	cmp	r3, #3
 80079a2:	d018      	beq.n	80079d6 <RCCEx_PLLSAI2_Config+0x72>
 80079a4:	2b03      	cmp	r3, #3
 80079a6:	d825      	bhi.n	80079f4 <RCCEx_PLLSAI2_Config+0x90>
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d002      	beq.n	80079b2 <RCCEx_PLLSAI2_Config+0x4e>
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d009      	beq.n	80079c4 <RCCEx_PLLSAI2_Config+0x60>
 80079b0:	e020      	b.n	80079f4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80079b2:	4b62      	ldr	r3, [pc, #392]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 0302 	and.w	r3, r3, #2
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d11d      	bne.n	80079fa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079c2:	e01a      	b.n	80079fa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80079c4:	4b5d      	ldr	r3, [pc, #372]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d116      	bne.n	80079fe <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079d4:	e013      	b.n	80079fe <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80079d6:	4b59      	ldr	r3, [pc, #356]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10f      	bne.n	8007a02 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80079e2:	4b56      	ldr	r3, [pc, #344]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d109      	bne.n	8007a02 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80079f2:	e006      	b.n	8007a02 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	73fb      	strb	r3, [r7, #15]
      break;
 80079f8:	e004      	b.n	8007a04 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80079fa:	bf00      	nop
 80079fc:	e002      	b.n	8007a04 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80079fe:	bf00      	nop
 8007a00:	e000      	b.n	8007a04 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007a02:	bf00      	nop
    }

    if(status == HAL_OK)
 8007a04:	7bfb      	ldrb	r3, [r7, #15]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d108      	bne.n	8007a1c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007a0a:	4b4c      	ldr	r3, [pc, #304]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f023 0203 	bic.w	r2, r3, #3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4949      	ldr	r1, [pc, #292]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f040 8086 	bne.w	8007b30 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007a24:	4b45      	ldr	r3, [pc, #276]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a44      	ldr	r2, [pc, #272]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a30:	f7fa fec4 	bl	80027bc <HAL_GetTick>
 8007a34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a36:	e009      	b.n	8007a4c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a38:	f7fa fec0 	bl	80027bc <HAL_GetTick>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	1ad3      	subs	r3, r2, r3
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d902      	bls.n	8007a4c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	73fb      	strb	r3, [r7, #15]
        break;
 8007a4a:	e005      	b.n	8007a58 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a4c:	4b3b      	ldr	r3, [pc, #236]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1ef      	bne.n	8007a38 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007a58:	7bfb      	ldrb	r3, [r7, #15]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d168      	bne.n	8007b30 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d113      	bne.n	8007a8c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a64:	4b35      	ldr	r3, [pc, #212]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a66:	695a      	ldr	r2, [r3, #20]
 8007a68:	4b35      	ldr	r3, [pc, #212]	; (8007b40 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007a6a:	4013      	ands	r3, r2
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	6892      	ldr	r2, [r2, #8]
 8007a70:	0211      	lsls	r1, r2, #8
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	68d2      	ldr	r2, [r2, #12]
 8007a76:	06d2      	lsls	r2, r2, #27
 8007a78:	4311      	orrs	r1, r2
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	6852      	ldr	r2, [r2, #4]
 8007a7e:	3a01      	subs	r2, #1
 8007a80:	0112      	lsls	r2, r2, #4
 8007a82:	430a      	orrs	r2, r1
 8007a84:	492d      	ldr	r1, [pc, #180]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	614b      	str	r3, [r1, #20]
 8007a8a:	e02d      	b.n	8007ae8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d115      	bne.n	8007abe <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a92:	4b2a      	ldr	r3, [pc, #168]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a94:	695a      	ldr	r2, [r3, #20]
 8007a96:	4b2b      	ldr	r3, [pc, #172]	; (8007b44 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	6892      	ldr	r2, [r2, #8]
 8007a9e:	0211      	lsls	r1, r2, #8
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	6912      	ldr	r2, [r2, #16]
 8007aa4:	0852      	lsrs	r2, r2, #1
 8007aa6:	3a01      	subs	r2, #1
 8007aa8:	0552      	lsls	r2, r2, #21
 8007aaa:	4311      	orrs	r1, r2
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	6852      	ldr	r2, [r2, #4]
 8007ab0:	3a01      	subs	r2, #1
 8007ab2:	0112      	lsls	r2, r2, #4
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	4921      	ldr	r1, [pc, #132]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	614b      	str	r3, [r1, #20]
 8007abc:	e014      	b.n	8007ae8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007abe:	4b1f      	ldr	r3, [pc, #124]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ac0:	695a      	ldr	r2, [r3, #20]
 8007ac2:	4b21      	ldr	r3, [pc, #132]	; (8007b48 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	6892      	ldr	r2, [r2, #8]
 8007aca:	0211      	lsls	r1, r2, #8
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	6952      	ldr	r2, [r2, #20]
 8007ad0:	0852      	lsrs	r2, r2, #1
 8007ad2:	3a01      	subs	r2, #1
 8007ad4:	0652      	lsls	r2, r2, #25
 8007ad6:	4311      	orrs	r1, r2
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	6852      	ldr	r2, [r2, #4]
 8007adc:	3a01      	subs	r2, #1
 8007ade:	0112      	lsls	r2, r2, #4
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	4916      	ldr	r1, [pc, #88]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007ae8:	4b14      	ldr	r3, [pc, #80]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a13      	ldr	r2, [pc, #76]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007af2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007af4:	f7fa fe62 	bl	80027bc <HAL_GetTick>
 8007af8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007afa:	e009      	b.n	8007b10 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007afc:	f7fa fe5e 	bl	80027bc <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d902      	bls.n	8007b10 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	73fb      	strb	r3, [r7, #15]
          break;
 8007b0e:	e005      	b.n	8007b1c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007b10:	4b0a      	ldr	r3, [pc, #40]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d0ef      	beq.n	8007afc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007b1c:	7bfb      	ldrb	r3, [r7, #15]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d106      	bne.n	8007b30 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007b22:	4b06      	ldr	r3, [pc, #24]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b24:	695a      	ldr	r2, [r3, #20]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	4904      	ldr	r1, [pc, #16]	; (8007b3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	40021000 	.word	0x40021000
 8007b40:	07ff800f 	.word	0x07ff800f
 8007b44:	ff9f800f 	.word	0xff9f800f
 8007b48:	f9ff800f 	.word	0xf9ff800f

08007b4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b4c:	b084      	sub	sp, #16
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b084      	sub	sp, #16
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
 8007b56:	f107 001c 	add.w	r0, r7, #28
 8007b5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f001 fa40 	bl	8008ff0 <USB_CoreReset>
 8007b70:	4603      	mov	r3, r0
 8007b72:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d106      	bne.n	8007b88 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	639a      	str	r2, [r3, #56]	; 0x38
 8007b86:	e005      	b.n	8007b94 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ba0:	b004      	add	sp, #16
 8007ba2:	4770      	bx	lr

08007ba4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b087      	sub	sp, #28
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007bb2:	79fb      	ldrb	r3, [r7, #7]
 8007bb4:	2b02      	cmp	r3, #2
 8007bb6:	d165      	bne.n	8007c84 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	4a3e      	ldr	r2, [pc, #248]	; (8007cb4 <USB_SetTurnaroundTime+0x110>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d906      	bls.n	8007bce <USB_SetTurnaroundTime+0x2a>
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	4a3d      	ldr	r2, [pc, #244]	; (8007cb8 <USB_SetTurnaroundTime+0x114>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d202      	bcs.n	8007bce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007bc8:	230f      	movs	r3, #15
 8007bca:	617b      	str	r3, [r7, #20]
 8007bcc:	e05c      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	4a39      	ldr	r2, [pc, #228]	; (8007cb8 <USB_SetTurnaroundTime+0x114>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d306      	bcc.n	8007be4 <USB_SetTurnaroundTime+0x40>
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	4a38      	ldr	r2, [pc, #224]	; (8007cbc <USB_SetTurnaroundTime+0x118>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d202      	bcs.n	8007be4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007bde:	230e      	movs	r3, #14
 8007be0:	617b      	str	r3, [r7, #20]
 8007be2:	e051      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	4a35      	ldr	r2, [pc, #212]	; (8007cbc <USB_SetTurnaroundTime+0x118>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d306      	bcc.n	8007bfa <USB_SetTurnaroundTime+0x56>
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	4a34      	ldr	r2, [pc, #208]	; (8007cc0 <USB_SetTurnaroundTime+0x11c>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d202      	bcs.n	8007bfa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007bf4:	230d      	movs	r3, #13
 8007bf6:	617b      	str	r3, [r7, #20]
 8007bf8:	e046      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	4a30      	ldr	r2, [pc, #192]	; (8007cc0 <USB_SetTurnaroundTime+0x11c>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d306      	bcc.n	8007c10 <USB_SetTurnaroundTime+0x6c>
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	4a2f      	ldr	r2, [pc, #188]	; (8007cc4 <USB_SetTurnaroundTime+0x120>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d802      	bhi.n	8007c10 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007c0a:	230c      	movs	r3, #12
 8007c0c:	617b      	str	r3, [r7, #20]
 8007c0e:	e03b      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	4a2c      	ldr	r2, [pc, #176]	; (8007cc4 <USB_SetTurnaroundTime+0x120>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d906      	bls.n	8007c26 <USB_SetTurnaroundTime+0x82>
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	4a2b      	ldr	r2, [pc, #172]	; (8007cc8 <USB_SetTurnaroundTime+0x124>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d802      	bhi.n	8007c26 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007c20:	230b      	movs	r3, #11
 8007c22:	617b      	str	r3, [r7, #20]
 8007c24:	e030      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	4a27      	ldr	r2, [pc, #156]	; (8007cc8 <USB_SetTurnaroundTime+0x124>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d906      	bls.n	8007c3c <USB_SetTurnaroundTime+0x98>
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	4a26      	ldr	r2, [pc, #152]	; (8007ccc <USB_SetTurnaroundTime+0x128>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d802      	bhi.n	8007c3c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007c36:	230a      	movs	r3, #10
 8007c38:	617b      	str	r3, [r7, #20]
 8007c3a:	e025      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	4a23      	ldr	r2, [pc, #140]	; (8007ccc <USB_SetTurnaroundTime+0x128>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d906      	bls.n	8007c52 <USB_SetTurnaroundTime+0xae>
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	4a22      	ldr	r2, [pc, #136]	; (8007cd0 <USB_SetTurnaroundTime+0x12c>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d202      	bcs.n	8007c52 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007c4c:	2309      	movs	r3, #9
 8007c4e:	617b      	str	r3, [r7, #20]
 8007c50:	e01a      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	4a1e      	ldr	r2, [pc, #120]	; (8007cd0 <USB_SetTurnaroundTime+0x12c>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d306      	bcc.n	8007c68 <USB_SetTurnaroundTime+0xc4>
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	4a1d      	ldr	r2, [pc, #116]	; (8007cd4 <USB_SetTurnaroundTime+0x130>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d802      	bhi.n	8007c68 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c62:	2308      	movs	r3, #8
 8007c64:	617b      	str	r3, [r7, #20]
 8007c66:	e00f      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	4a1a      	ldr	r2, [pc, #104]	; (8007cd4 <USB_SetTurnaroundTime+0x130>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d906      	bls.n	8007c7e <USB_SetTurnaroundTime+0xda>
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	4a19      	ldr	r2, [pc, #100]	; (8007cd8 <USB_SetTurnaroundTime+0x134>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d202      	bcs.n	8007c7e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c78:	2307      	movs	r3, #7
 8007c7a:	617b      	str	r3, [r7, #20]
 8007c7c:	e004      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c7e:	2306      	movs	r3, #6
 8007c80:	617b      	str	r3, [r7, #20]
 8007c82:	e001      	b.n	8007c88 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c84:	2309      	movs	r3, #9
 8007c86:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	68da      	ldr	r2, [r3, #12]
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	029b      	lsls	r3, r3, #10
 8007c9c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	371c      	adds	r7, #28
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr
 8007cb4:	00d8acbf 	.word	0x00d8acbf
 8007cb8:	00e4e1c0 	.word	0x00e4e1c0
 8007cbc:	00f42400 	.word	0x00f42400
 8007cc0:	01067380 	.word	0x01067380
 8007cc4:	011a499f 	.word	0x011a499f
 8007cc8:	01312cff 	.word	0x01312cff
 8007ccc:	014ca43f 	.word	0x014ca43f
 8007cd0:	016e3600 	.word	0x016e3600
 8007cd4:	01a6ab1f 	.word	0x01a6ab1f
 8007cd8:	01e84800 	.word	0x01e84800

08007cdc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f043 0201 	orr.w	r2, r3, #1
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	370c      	adds	r7, #12
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr

08007cfe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cfe:	b480      	push	{r7}
 8007d00:	b083      	sub	sp, #12
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f023 0201 	bic.w	r2, r3, #1
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	460b      	mov	r3, r1
 8007d2a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d115      	bne.n	8007d6e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d4e:	2001      	movs	r0, #1
 8007d50:	f7fa fd40 	bl	80027d4 <HAL_Delay>
      ms++;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	3301      	adds	r3, #1
 8007d58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f001 f8cf 	bl	8008efe <USB_GetMode>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d01e      	beq.n	8007da4 <USB_SetCurrentMode+0x84>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2b31      	cmp	r3, #49	; 0x31
 8007d6a:	d9f0      	bls.n	8007d4e <USB_SetCurrentMode+0x2e>
 8007d6c:	e01a      	b.n	8007da4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d6e:	78fb      	ldrb	r3, [r7, #3]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d115      	bne.n	8007da0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d80:	2001      	movs	r0, #1
 8007d82:	f7fa fd27 	bl	80027d4 <HAL_Delay>
      ms++;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f001 f8b6 	bl	8008efe <USB_GetMode>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d005      	beq.n	8007da4 <USB_SetCurrentMode+0x84>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2b31      	cmp	r3, #49	; 0x31
 8007d9c:	d9f0      	bls.n	8007d80 <USB_SetCurrentMode+0x60>
 8007d9e:	e001      	b.n	8007da4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e005      	b.n	8007db0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b32      	cmp	r3, #50	; 0x32
 8007da8:	d101      	bne.n	8007dae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e000      	b.n	8007db0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007dae:	2300      	movs	r3, #0
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3710      	adds	r7, #16
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007db8:	b084      	sub	sp, #16
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b086      	sub	sp, #24
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
 8007dc2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007dc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	613b      	str	r3, [r7, #16]
 8007dd6:	e009      	b.n	8007dec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	3340      	adds	r3, #64	; 0x40
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	4413      	add	r3, r2
 8007de2:	2200      	movs	r2, #0
 8007de4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	3301      	adds	r3, #1
 8007dea:	613b      	str	r3, [r7, #16]
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	2b0e      	cmp	r3, #14
 8007df0:	d9f2      	bls.n	8007dd8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007df2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d11c      	bne.n	8007e32 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e06:	f043 0302 	orr.w	r3, r3, #2
 8007e0a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e10:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	601a      	str	r2, [r3, #0]
 8007e30:	e005      	b.n	8007e3e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e44:	461a      	mov	r2, r3
 8007e46:	2300      	movs	r3, #0
 8007e48:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e50:	4619      	mov	r1, r3
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e58:	461a      	mov	r2, r3
 8007e5a:	680b      	ldr	r3, [r1, #0]
 8007e5c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e5e:	2103      	movs	r1, #3
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 f955 	bl	8008110 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e66:	2110      	movs	r1, #16
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f8f1 	bl	8008050 <USB_FlushTxFifo>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 f91b 	bl	80080b4 <USB_FlushRxFifo>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d001      	beq.n	8007e88 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e8e:	461a      	mov	r2, r3
 8007e90:	2300      	movs	r3, #0
 8007e92:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007eac:	2300      	movs	r3, #0
 8007eae:	613b      	str	r3, [r7, #16]
 8007eb0:	e043      	b.n	8007f3a <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ec4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ec8:	d118      	bne.n	8007efc <USB_DevInit+0x144>
    {
      if (i == 0U)
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10a      	bne.n	8007ee6 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	015a      	lsls	r2, r3, #5
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007edc:	461a      	mov	r2, r3
 8007ede:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ee2:	6013      	str	r3, [r2, #0]
 8007ee4:	e013      	b.n	8007f0e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	015a      	lsls	r2, r3, #5
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	4413      	add	r3, r2
 8007eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ef8:	6013      	str	r3, [r2, #0]
 8007efa:	e008      	b.n	8007f0e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	015a      	lsls	r2, r3, #5
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	4413      	add	r3, r2
 8007f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f08:	461a      	mov	r2, r3
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	015a      	lsls	r2, r3, #5
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f32:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	3301      	adds	r3, #1
 8007f38:	613b      	str	r3, [r7, #16]
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d3b7      	bcc.n	8007eb2 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f42:	2300      	movs	r3, #0
 8007f44:	613b      	str	r3, [r7, #16]
 8007f46:	e043      	b.n	8007fd0 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	015a      	lsls	r2, r3, #5
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	4413      	add	r3, r2
 8007f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f5e:	d118      	bne.n	8007f92 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10a      	bne.n	8007f7c <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f72:	461a      	mov	r2, r3
 8007f74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f78:	6013      	str	r3, [r2, #0]
 8007f7a:	e013      	b.n	8007fa4 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f88:	461a      	mov	r2, r3
 8007f8a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007f8e:	6013      	str	r3, [r2, #0]
 8007f90:	e008      	b.n	8007fa4 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	015a      	lsls	r2, r3, #5
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	4413      	add	r3, r2
 8007f9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	015a      	lsls	r2, r3, #5
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	4413      	add	r3, r2
 8007fac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	015a      	lsls	r2, r3, #5
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007fc8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	613b      	str	r3, [r7, #16]
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd2:	693a      	ldr	r2, [r7, #16]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d3b7      	bcc.n	8007f48 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fe6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007ff8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	f043 0210 	orr.w	r2, r3, #16
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	699a      	ldr	r2, [r3, #24]
 800800a:	4b10      	ldr	r3, [pc, #64]	; (800804c <USB_DevInit+0x294>)
 800800c:	4313      	orrs	r3, r2
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008014:	2b00      	cmp	r3, #0
 8008016:	d005      	beq.n	8008024 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	699b      	ldr	r3, [r3, #24]
 800801c:	f043 0208 	orr.w	r2, r3, #8
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008024:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008026:	2b01      	cmp	r3, #1
 8008028:	d107      	bne.n	800803a <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008032:	f043 0304 	orr.w	r3, r3, #4
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800803a:	7dfb      	ldrb	r3, [r7, #23]
}
 800803c:	4618      	mov	r0, r3
 800803e:	3718      	adds	r7, #24
 8008040:	46bd      	mov	sp, r7
 8008042:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008046:	b004      	add	sp, #16
 8008048:	4770      	bx	lr
 800804a:	bf00      	nop
 800804c:	803c3800 	.word	0x803c3800

08008050 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	3301      	adds	r3, #1
 8008062:	60fb      	str	r3, [r7, #12]
 8008064:	4a12      	ldr	r2, [pc, #72]	; (80080b0 <USB_FlushTxFifo+0x60>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d901      	bls.n	800806e <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e01a      	b.n	80080a4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	daf3      	bge.n	800805e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008076:	2300      	movs	r3, #0
 8008078:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	019b      	lsls	r3, r3, #6
 800807e:	f043 0220 	orr.w	r2, r3, #32
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	3301      	adds	r3, #1
 800808a:	60fb      	str	r3, [r7, #12]
 800808c:	4a08      	ldr	r2, [pc, #32]	; (80080b0 <USB_FlushTxFifo+0x60>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d901      	bls.n	8008096 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e006      	b.n	80080a4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	f003 0320 	and.w	r3, r3, #32
 800809e:	2b20      	cmp	r3, #32
 80080a0:	d0f1      	beq.n	8008086 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 80080a2:	2300      	movs	r3, #0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3714      	adds	r7, #20
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr
 80080b0:	00030d40 	.word	0x00030d40

080080b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	3301      	adds	r3, #1
 80080c4:	60fb      	str	r3, [r7, #12]
 80080c6:	4a11      	ldr	r2, [pc, #68]	; (800810c <USB_FlushRxFifo+0x58>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d901      	bls.n	80080d0 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 80080cc:	2303      	movs	r3, #3
 80080ce:	e017      	b.n	8008100 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	691b      	ldr	r3, [r3, #16]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	daf3      	bge.n	80080c0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080d8:	2300      	movs	r3, #0
 80080da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2210      	movs	r2, #16
 80080e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	3301      	adds	r3, #1
 80080e6:	60fb      	str	r3, [r7, #12]
 80080e8:	4a08      	ldr	r2, [pc, #32]	; (800810c <USB_FlushRxFifo+0x58>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d901      	bls.n	80080f2 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	e006      	b.n	8008100 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	f003 0310 	and.w	r3, r3, #16
 80080fa:	2b10      	cmp	r3, #16
 80080fc:	d0f1      	beq.n	80080e2 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr
 800810c:	00030d40 	.word	0x00030d40

08008110 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008110:	b480      	push	{r7}
 8008112:	b085      	sub	sp, #20
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	460b      	mov	r3, r1
 800811a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	78fb      	ldrb	r3, [r7, #3]
 800812a:	68f9      	ldr	r1, [r7, #12]
 800812c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008130:	4313      	orrs	r3, r2
 8008132:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3714      	adds	r7, #20
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr

08008142 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008142:	b480      	push	{r7}
 8008144:	b087      	sub	sp, #28
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	f003 0306 	and.w	r3, r3, #6
 800815a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2b02      	cmp	r3, #2
 8008160:	d002      	beq.n	8008168 <USB_GetDevSpeed+0x26>
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2b06      	cmp	r3, #6
 8008166:	d102      	bne.n	800816e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008168:	2302      	movs	r3, #2
 800816a:	75fb      	strb	r3, [r7, #23]
 800816c:	e001      	b.n	8008172 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800816e:	230f      	movs	r3, #15
 8008170:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008172:	7dfb      	ldrb	r3, [r7, #23]
}
 8008174:	4618      	mov	r0, r3
 8008176:	371c      	adds	r7, #28
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008180:	b480      	push	{r7}
 8008182:	b085      	sub	sp, #20
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	785b      	ldrb	r3, [r3, #1]
 8008198:	2b01      	cmp	r3, #1
 800819a:	d13a      	bne.n	8008212 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081a2:	69da      	ldr	r2, [r3, #28]
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	f003 030f 	and.w	r3, r3, #15
 80081ac:	2101      	movs	r1, #1
 80081ae:	fa01 f303 	lsl.w	r3, r1, r3
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	68f9      	ldr	r1, [r7, #12]
 80081b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081ba:	4313      	orrs	r3, r2
 80081bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d155      	bne.n	8008280 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	78db      	ldrb	r3, [r3, #3]
 80081ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	059b      	lsls	r3, r3, #22
 80081f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081f8:	4313      	orrs	r3, r2
 80081fa:	68ba      	ldr	r2, [r7, #8]
 80081fc:	0151      	lsls	r1, r2, #5
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	440a      	add	r2, r1
 8008202:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800820a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	e036      	b.n	8008280 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008218:	69da      	ldr	r2, [r3, #28]
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	f003 030f 	and.w	r3, r3, #15
 8008222:	2101      	movs	r1, #1
 8008224:	fa01 f303 	lsl.w	r3, r1, r3
 8008228:	041b      	lsls	r3, r3, #16
 800822a:	68f9      	ldr	r1, [r7, #12]
 800822c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008230:	4313      	orrs	r3, r2
 8008232:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4413      	add	r3, r2
 800823c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d11a      	bne.n	8008280 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	78db      	ldrb	r3, [r3, #3]
 8008264:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008266:	430b      	orrs	r3, r1
 8008268:	4313      	orrs	r3, r2
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	0151      	lsls	r1, r2, #5
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	440a      	add	r2, r1
 8008272:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800827a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800827e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3714      	adds	r7, #20
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
	...

08008290 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008290:	b480      	push	{r7}
 8008292:	b085      	sub	sp, #20
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	785b      	ldrb	r3, [r3, #1]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d161      	bne.n	8008370 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	015a      	lsls	r2, r3, #5
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	4413      	add	r3, r2
 80082b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082c2:	d11f      	bne.n	8008304 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	015a      	lsls	r2, r3, #5
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	0151      	lsls	r1, r2, #5
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	440a      	add	r2, r1
 80082da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80082e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008302:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800830a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	f003 030f 	and.w	r3, r3, #15
 8008314:	2101      	movs	r1, #1
 8008316:	fa01 f303 	lsl.w	r3, r1, r3
 800831a:	b29b      	uxth	r3, r3
 800831c:	43db      	mvns	r3, r3
 800831e:	68f9      	ldr	r1, [r7, #12]
 8008320:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008324:	4013      	ands	r3, r2
 8008326:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800832e:	69da      	ldr	r2, [r3, #28]
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	f003 030f 	and.w	r3, r3, #15
 8008338:	2101      	movs	r1, #1
 800833a:	fa01 f303 	lsl.w	r3, r1, r3
 800833e:	b29b      	uxth	r3, r3
 8008340:	43db      	mvns	r3, r3
 8008342:	68f9      	ldr	r1, [r7, #12]
 8008344:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008348:	4013      	ands	r3, r2
 800834a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	015a      	lsls	r2, r3, #5
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	4413      	add	r3, r2
 8008354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	0159      	lsls	r1, r3, #5
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	440b      	add	r3, r1
 8008362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008366:	4619      	mov	r1, r3
 8008368:	4b35      	ldr	r3, [pc, #212]	; (8008440 <USB_DeactivateEndpoint+0x1b0>)
 800836a:	4013      	ands	r3, r2
 800836c:	600b      	str	r3, [r1, #0]
 800836e:	e060      	b.n	8008432 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	015a      	lsls	r2, r3, #5
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	4413      	add	r3, r2
 8008378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008382:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008386:	d11f      	bne.n	80083c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	4413      	add	r3, r2
 8008390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68ba      	ldr	r2, [r7, #8]
 8008398:	0151      	lsls	r1, r2, #5
 800839a:	68fa      	ldr	r2, [r7, #12]
 800839c:	440a      	add	r2, r1
 800839e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80083a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68ba      	ldr	r2, [r7, #8]
 80083b8:	0151      	lsls	r1, r2, #5
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	440a      	add	r2, r1
 80083be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80083c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	f003 030f 	and.w	r3, r3, #15
 80083d8:	2101      	movs	r1, #1
 80083da:	fa01 f303 	lsl.w	r3, r1, r3
 80083de:	041b      	lsls	r3, r3, #16
 80083e0:	43db      	mvns	r3, r3
 80083e2:	68f9      	ldr	r1, [r7, #12]
 80083e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083e8:	4013      	ands	r3, r2
 80083ea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083f2:	69da      	ldr	r2, [r3, #28]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	f003 030f 	and.w	r3, r3, #15
 80083fc:	2101      	movs	r1, #1
 80083fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008402:	041b      	lsls	r3, r3, #16
 8008404:	43db      	mvns	r3, r3
 8008406:	68f9      	ldr	r1, [r7, #12]
 8008408:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800840c:	4013      	ands	r3, r2
 800840e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	015a      	lsls	r2, r3, #5
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	4413      	add	r3, r2
 8008418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	0159      	lsls	r1, r3, #5
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	440b      	add	r3, r1
 8008426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800842a:	4619      	mov	r1, r3
 800842c:	4b05      	ldr	r3, [pc, #20]	; (8008444 <USB_DeactivateEndpoint+0x1b4>)
 800842e:	4013      	ands	r3, r2
 8008430:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	ec337800 	.word	0xec337800
 8008444:	eff37800 	.word	0xeff37800

08008448 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b086      	sub	sp, #24
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	785b      	ldrb	r3, [r3, #1]
 8008460:	2b01      	cmp	r3, #1
 8008462:	f040 810a 	bne.w	800867a <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d132      	bne.n	80084d4 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	015a      	lsls	r2, r3, #5
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	4413      	add	r3, r2
 8008476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	693a      	ldr	r2, [r7, #16]
 800847e:	0151      	lsls	r1, r2, #5
 8008480:	697a      	ldr	r2, [r7, #20]
 8008482:	440a      	add	r2, r1
 8008484:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008488:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800848c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008490:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	015a      	lsls	r2, r3, #5
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	4413      	add	r3, r2
 800849a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	693a      	ldr	r2, [r7, #16]
 80084a2:	0151      	lsls	r1, r2, #5
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	440a      	add	r2, r1
 80084a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	015a      	lsls	r2, r3, #5
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	4413      	add	r3, r2
 80084ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084be:	691b      	ldr	r3, [r3, #16]
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	0151      	lsls	r1, r2, #5
 80084c4:	697a      	ldr	r2, [r7, #20]
 80084c6:	440a      	add	r2, r1
 80084c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084cc:	0cdb      	lsrs	r3, r3, #19
 80084ce:	04db      	lsls	r3, r3, #19
 80084d0:	6113      	str	r3, [r2, #16]
 80084d2:	e074      	b.n	80085be <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	693a      	ldr	r2, [r7, #16]
 80084e4:	0151      	lsls	r1, r2, #5
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	440a      	add	r2, r1
 80084ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084ee:	0cdb      	lsrs	r3, r3, #19
 80084f0:	04db      	lsls	r3, r3, #19
 80084f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	015a      	lsls	r2, r3, #5
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	4413      	add	r3, r2
 80084fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008500:	691b      	ldr	r3, [r3, #16]
 8008502:	693a      	ldr	r2, [r7, #16]
 8008504:	0151      	lsls	r1, r2, #5
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	440a      	add	r2, r1
 800850a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800850e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008512:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008516:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008524:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	6959      	ldr	r1, [r3, #20]
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	440b      	add	r3, r1
 8008530:	1e59      	subs	r1, r3, #1
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	fbb1 f3f3 	udiv	r3, r1, r3
 800853a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800853c:	4baf      	ldr	r3, [pc, #700]	; (80087fc <USB_EPStartXfer+0x3b4>)
 800853e:	400b      	ands	r3, r1
 8008540:	6939      	ldr	r1, [r7, #16]
 8008542:	0148      	lsls	r0, r1, #5
 8008544:	6979      	ldr	r1, [r7, #20]
 8008546:	4401      	add	r1, r0
 8008548:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800854c:	4313      	orrs	r3, r2
 800854e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	015a      	lsls	r2, r3, #5
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	4413      	add	r3, r2
 8008558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800855c:	691a      	ldr	r2, [r3, #16]
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008566:	6939      	ldr	r1, [r7, #16]
 8008568:	0148      	lsls	r0, r1, #5
 800856a:	6979      	ldr	r1, [r7, #20]
 800856c:	4401      	add	r1, r0
 800856e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008572:	4313      	orrs	r3, r2
 8008574:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	78db      	ldrb	r3, [r3, #3]
 800857a:	2b01      	cmp	r3, #1
 800857c:	d11f      	bne.n	80085be <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	015a      	lsls	r2, r3, #5
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	4413      	add	r3, r2
 8008586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	0151      	lsls	r1, r2, #5
 8008590:	697a      	ldr	r2, [r7, #20]
 8008592:	440a      	add	r2, r1
 8008594:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008598:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800859c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	015a      	lsls	r2, r3, #5
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	0151      	lsls	r1, r2, #5
 80085b0:	697a      	ldr	r2, [r7, #20]
 80085b2:	440a      	add	r2, r1
 80085b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80085bc:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	015a      	lsls	r2, r3, #5
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	4413      	add	r3, r2
 80085c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	0151      	lsls	r1, r2, #5
 80085d0:	697a      	ldr	r2, [r7, #20]
 80085d2:	440a      	add	r2, r1
 80085d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085dc:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	78db      	ldrb	r3, [r3, #3]
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d015      	beq.n	8008612 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 8100 	beq.w	80087f0 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	f003 030f 	and.w	r3, r3, #15
 8008600:	2101      	movs	r1, #1
 8008602:	fa01 f303 	lsl.w	r3, r1, r3
 8008606:	6979      	ldr	r1, [r7, #20]
 8008608:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800860c:	4313      	orrs	r3, r2
 800860e:	634b      	str	r3, [r1, #52]	; 0x34
 8008610:	e0ee      	b.n	80087f0 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800861e:	2b00      	cmp	r3, #0
 8008620:	d110      	bne.n	8008644 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	015a      	lsls	r2, r3, #5
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	4413      	add	r3, r2
 800862a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	693a      	ldr	r2, [r7, #16]
 8008632:	0151      	lsls	r1, r2, #5
 8008634:	697a      	ldr	r2, [r7, #20]
 8008636:	440a      	add	r2, r1
 8008638:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800863c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008640:	6013      	str	r3, [r2, #0]
 8008642:	e00f      	b.n	8008664 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	015a      	lsls	r2, r3, #5
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	4413      	add	r3, r2
 800864c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	0151      	lsls	r1, r2, #5
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	440a      	add	r2, r1
 800865a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800865e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008662:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	68d9      	ldr	r1, [r3, #12]
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	781a      	ldrb	r2, [r3, #0]
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	695b      	ldr	r3, [r3, #20]
 8008670:	b29b      	uxth	r3, r3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f9e2 	bl	8008a3c <USB_WritePacket>
 8008678:	e0ba      	b.n	80087f0 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	4413      	add	r3, r2
 8008682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	693a      	ldr	r2, [r7, #16]
 800868a:	0151      	lsls	r1, r2, #5
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	440a      	add	r2, r1
 8008690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008694:	0cdb      	lsrs	r3, r3, #19
 8008696:	04db      	lsls	r3, r3, #19
 8008698:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	015a      	lsls	r2, r3, #5
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	4413      	add	r3, r2
 80086a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	0151      	lsls	r1, r2, #5
 80086ac:	697a      	ldr	r2, [r7, #20]
 80086ae:	440a      	add	r2, r1
 80086b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086b4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086b8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086bc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d123      	bne.n	800870e <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	015a      	lsls	r2, r3, #5
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	4413      	add	r3, r2
 80086ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086d2:	691a      	ldr	r2, [r3, #16]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086dc:	6939      	ldr	r1, [r7, #16]
 80086de:	0148      	lsls	r0, r1, #5
 80086e0:	6979      	ldr	r1, [r7, #20]
 80086e2:	4401      	add	r1, r0
 80086e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086e8:	4313      	orrs	r3, r2
 80086ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	0151      	lsls	r1, r2, #5
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	440a      	add	r2, r1
 8008702:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008706:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800870a:	6113      	str	r3, [r2, #16]
 800870c:	e033      	b.n	8008776 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	695a      	ldr	r2, [r3, #20]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	4413      	add	r3, r2
 8008718:	1e5a      	subs	r2, r3, #1
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008722:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	015a      	lsls	r2, r3, #5
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	4413      	add	r3, r2
 800872c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008730:	691a      	ldr	r2, [r3, #16]
 8008732:	89fb      	ldrh	r3, [r7, #14]
 8008734:	04d9      	lsls	r1, r3, #19
 8008736:	4b31      	ldr	r3, [pc, #196]	; (80087fc <USB_EPStartXfer+0x3b4>)
 8008738:	400b      	ands	r3, r1
 800873a:	6939      	ldr	r1, [r7, #16]
 800873c:	0148      	lsls	r0, r1, #5
 800873e:	6979      	ldr	r1, [r7, #20]
 8008740:	4401      	add	r1, r0
 8008742:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008746:	4313      	orrs	r3, r2
 8008748:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	015a      	lsls	r2, r3, #5
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	4413      	add	r3, r2
 8008752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008756:	691a      	ldr	r2, [r3, #16]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	89f9      	ldrh	r1, [r7, #14]
 800875e:	fb01 f303 	mul.w	r3, r1, r3
 8008762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008766:	6939      	ldr	r1, [r7, #16]
 8008768:	0148      	lsls	r0, r1, #5
 800876a:	6979      	ldr	r1, [r7, #20]
 800876c:	4401      	add	r1, r0
 800876e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008772:	4313      	orrs	r3, r2
 8008774:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	78db      	ldrb	r3, [r3, #3]
 800877a:	2b01      	cmp	r3, #1
 800877c:	d128      	bne.n	80087d0 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800878a:	2b00      	cmp	r3, #0
 800878c:	d110      	bne.n	80087b0 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	015a      	lsls	r2, r3, #5
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	4413      	add	r3, r2
 8008796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	0151      	lsls	r1, r2, #5
 80087a0:	697a      	ldr	r2, [r7, #20]
 80087a2:	440a      	add	r2, r1
 80087a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80087ac:	6013      	str	r3, [r2, #0]
 80087ae:	e00f      	b.n	80087d0 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	693a      	ldr	r2, [r7, #16]
 80087c0:	0151      	lsls	r1, r2, #5
 80087c2:	697a      	ldr	r2, [r7, #20]
 80087c4:	440a      	add	r2, r1
 80087c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087ce:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	015a      	lsls	r2, r3, #5
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	4413      	add	r3, r2
 80087d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	693a      	ldr	r2, [r7, #16]
 80087e0:	0151      	lsls	r1, r2, #5
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	440a      	add	r2, r1
 80087e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80087ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80087f0:	2300      	movs	r3, #0
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3718      	adds	r7, #24
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
 80087fa:	bf00      	nop
 80087fc:	1ff80000 	.word	0x1ff80000

08008800 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008800:	b480      	push	{r7}
 8008802:	b085      	sub	sp, #20
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	785b      	ldrb	r3, [r3, #1]
 8008818:	2b01      	cmp	r3, #1
 800881a:	f040 80ab 	bne.w	8008974 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	695b      	ldr	r3, [r3, #20]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d132      	bne.n	800888c <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	015a      	lsls	r2, r3, #5
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	4413      	add	r3, r2
 800882e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008832:	691b      	ldr	r3, [r3, #16]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	0151      	lsls	r1, r2, #5
 8008838:	68fa      	ldr	r2, [r7, #12]
 800883a:	440a      	add	r2, r1
 800883c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008840:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008844:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008848:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	015a      	lsls	r2, r3, #5
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	4413      	add	r3, r2
 8008852:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008856:	691b      	ldr	r3, [r3, #16]
 8008858:	68ba      	ldr	r2, [r7, #8]
 800885a:	0151      	lsls	r1, r2, #5
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	440a      	add	r2, r1
 8008860:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008864:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008868:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	015a      	lsls	r2, r3, #5
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	4413      	add	r3, r2
 8008872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008876:	691b      	ldr	r3, [r3, #16]
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	0151      	lsls	r1, r2, #5
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	440a      	add	r2, r1
 8008880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008884:	0cdb      	lsrs	r3, r3, #19
 8008886:	04db      	lsls	r3, r3, #19
 8008888:	6113      	str	r3, [r2, #16]
 800888a:	e04e      	b.n	800892a <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	015a      	lsls	r2, r3, #5
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	4413      	add	r3, r2
 8008894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	68ba      	ldr	r2, [r7, #8]
 800889c:	0151      	lsls	r1, r2, #5
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	440a      	add	r2, r1
 80088a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088a6:	0cdb      	lsrs	r3, r3, #19
 80088a8:	04db      	lsls	r3, r3, #19
 80088aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	68ba      	ldr	r2, [r7, #8]
 80088bc:	0151      	lsls	r1, r2, #5
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	440a      	add	r2, r1
 80088c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80088ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80088ce:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	695a      	ldr	r2, [r3, #20]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d903      	bls.n	80088e4 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	68ba      	ldr	r2, [r7, #8]
 80088f4:	0151      	lsls	r1, r2, #5
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	440a      	add	r2, r1
 80088fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008902:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	015a      	lsls	r2, r3, #5
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	4413      	add	r3, r2
 800890c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008910:	691a      	ldr	r2, [r3, #16]
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	0148      	lsls	r0, r1, #5
 800891e:	68f9      	ldr	r1, [r7, #12]
 8008920:	4401      	add	r1, r0
 8008922:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008926:	4313      	orrs	r3, r2
 8008928:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	015a      	lsls	r2, r3, #5
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	4413      	add	r3, r2
 8008932:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	68ba      	ldr	r2, [r7, #8]
 800893a:	0151      	lsls	r1, r2, #5
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	440a      	add	r2, r1
 8008940:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008944:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008948:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d06d      	beq.n	8008a2e <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008958:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	f003 030f 	and.w	r3, r3, #15
 8008962:	2101      	movs	r1, #1
 8008964:	fa01 f303 	lsl.w	r3, r1, r3
 8008968:	68f9      	ldr	r1, [r7, #12]
 800896a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800896e:	4313      	orrs	r3, r2
 8008970:	634b      	str	r3, [r1, #52]	; 0x34
 8008972:	e05c      	b.n	8008a2e <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	015a      	lsls	r2, r3, #5
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	4413      	add	r3, r2
 800897c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	0151      	lsls	r1, r2, #5
 8008986:	68fa      	ldr	r2, [r7, #12]
 8008988:	440a      	add	r2, r1
 800898a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800898e:	0cdb      	lsrs	r3, r3, #19
 8008990:	04db      	lsls	r3, r3, #19
 8008992:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	015a      	lsls	r2, r3, #5
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4413      	add	r3, r2
 800899c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089a0:	691b      	ldr	r3, [r3, #16]
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	0151      	lsls	r1, r2, #5
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	440a      	add	r2, r1
 80089aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80089b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80089b6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	695b      	ldr	r3, [r3, #20]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d003      	beq.n	80089c8 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	689a      	ldr	r2, [r3, #8]
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	015a      	lsls	r2, r3, #5
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	4413      	add	r3, r2
 80089d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089d4:	691b      	ldr	r3, [r3, #16]
 80089d6:	68ba      	ldr	r2, [r7, #8]
 80089d8:	0151      	lsls	r1, r2, #5
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	440a      	add	r2, r1
 80089de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	015a      	lsls	r2, r3, #5
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	4413      	add	r3, r2
 80089f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089f4:	691a      	ldr	r2, [r3, #16]
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089fe:	68b9      	ldr	r1, [r7, #8]
 8008a00:	0148      	lsls	r0, r1, #5
 8008a02:	68f9      	ldr	r1, [r7, #12]
 8008a04:	4401      	add	r1, r0
 8008a06:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	0151      	lsls	r1, r2, #5
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	440a      	add	r2, r1
 8008a24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a28:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a2c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3714      	adds	r7, #20
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b089      	sub	sp, #36	; 0x24
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	60f8      	str	r0, [r7, #12]
 8008a44:	60b9      	str	r1, [r7, #8]
 8008a46:	4611      	mov	r1, r2
 8008a48:	461a      	mov	r2, r3
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	71fb      	strb	r3, [r7, #7]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008a5a:	88bb      	ldrh	r3, [r7, #4]
 8008a5c:	3303      	adds	r3, #3
 8008a5e:	089b      	lsrs	r3, r3, #2
 8008a60:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008a62:	2300      	movs	r3, #0
 8008a64:	61bb      	str	r3, [r7, #24]
 8008a66:	e018      	b.n	8008a9a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008a68:	79fb      	ldrb	r3, [r7, #7]
 8008a6a:	031a      	lsls	r2, r3, #12
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a74:	461a      	mov	r2, r3
 8008a76:	69fb      	ldr	r3, [r7, #28]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	3301      	adds	r3, #1
 8008a80:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	3301      	adds	r3, #1
 8008a86:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008a88:	69fb      	ldr	r3, [r7, #28]
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	3301      	adds	r3, #1
 8008a92:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	3301      	adds	r3, #1
 8008a98:	61bb      	str	r3, [r7, #24]
 8008a9a:	69ba      	ldr	r2, [r7, #24]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d3e2      	bcc.n	8008a68 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3724      	adds	r7, #36	; 0x24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b08b      	sub	sp, #44	; 0x2c
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	4613      	mov	r3, r2
 8008abc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008ac6:	88fb      	ldrh	r3, [r7, #6]
 8008ac8:	089b      	lsrs	r3, r3, #2
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008ace:	88fb      	ldrh	r3, [r7, #6]
 8008ad0:	f003 0303 	and.w	r3, r3, #3
 8008ad4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	623b      	str	r3, [r7, #32]
 8008ada:	e014      	b.n	8008b06 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae6:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aea:	3301      	adds	r3, #1
 8008aec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af0:	3301      	adds	r3, #1
 8008af2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af6:	3301      	adds	r3, #1
 8008af8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	3301      	adds	r3, #1
 8008afe:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008b00:	6a3b      	ldr	r3, [r7, #32]
 8008b02:	3301      	adds	r3, #1
 8008b04:	623b      	str	r3, [r7, #32]
 8008b06:	6a3a      	ldr	r2, [r7, #32]
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d3e6      	bcc.n	8008adc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008b0e:	8bfb      	ldrh	r3, [r7, #30]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d01e      	beq.n	8008b52 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008b14:	2300      	movs	r3, #0
 8008b16:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008b18:	69bb      	ldr	r3, [r7, #24]
 8008b1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b1e:	461a      	mov	r2, r3
 8008b20:	f107 0310 	add.w	r3, r7, #16
 8008b24:	6812      	ldr	r2, [r2, #0]
 8008b26:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008b28:	693a      	ldr	r2, [r7, #16]
 8008b2a:	6a3b      	ldr	r3, [r7, #32]
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	00db      	lsls	r3, r3, #3
 8008b30:	fa22 f303 	lsr.w	r3, r2, r3
 8008b34:	b2da      	uxtb	r2, r3
 8008b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b38:	701a      	strb	r2, [r3, #0]
      i++;
 8008b3a:	6a3b      	ldr	r3, [r7, #32]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b42:	3301      	adds	r3, #1
 8008b44:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008b46:	8bfb      	ldrh	r3, [r7, #30]
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008b4c:	8bfb      	ldrh	r3, [r7, #30]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d1ea      	bne.n	8008b28 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	372c      	adds	r7, #44	; 0x2c
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	785b      	ldrb	r3, [r3, #1]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d12c      	bne.n	8008bd6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	015a      	lsls	r2, r3, #5
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	4413      	add	r3, r2
 8008b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	db12      	blt.n	8008bb4 <USB_EPSetStall+0x54>
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00f      	beq.n	8008bb4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	015a      	lsls	r2, r3, #5
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	4413      	add	r3, r2
 8008b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	0151      	lsls	r1, r2, #5
 8008ba6:	68fa      	ldr	r2, [r7, #12]
 8008ba8:	440a      	add	r2, r1
 8008baa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008bb2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	015a      	lsls	r2, r3, #5
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	4413      	add	r3, r2
 8008bbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	0151      	lsls	r1, r2, #5
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	440a      	add	r2, r1
 8008bca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008bd2:	6013      	str	r3, [r2, #0]
 8008bd4:	e02b      	b.n	8008c2e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	015a      	lsls	r2, r3, #5
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	db12      	blt.n	8008c0e <USB_EPSetStall+0xae>
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00f      	beq.n	8008c0e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	015a      	lsls	r2, r3, #5
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	4413      	add	r3, r2
 8008bf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	68ba      	ldr	r2, [r7, #8]
 8008bfe:	0151      	lsls	r1, r2, #5
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	440a      	add	r2, r1
 8008c04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008c0c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	015a      	lsls	r2, r3, #5
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	4413      	add	r3, r2
 8008c16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	68ba      	ldr	r2, [r7, #8]
 8008c1e:	0151      	lsls	r1, r2, #5
 8008c20:	68fa      	ldr	r2, [r7, #12]
 8008c22:	440a      	add	r2, r1
 8008c24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008c2c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3714      	adds	r7, #20
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	785b      	ldrb	r3, [r3, #1]
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d128      	bne.n	8008caa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	015a      	lsls	r2, r3, #5
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68ba      	ldr	r2, [r7, #8]
 8008c68:	0151      	lsls	r1, r2, #5
 8008c6a:	68fa      	ldr	r2, [r7, #12]
 8008c6c:	440a      	add	r2, r1
 8008c6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c76:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	78db      	ldrb	r3, [r3, #3]
 8008c7c:	2b03      	cmp	r3, #3
 8008c7e:	d003      	beq.n	8008c88 <USB_EPClearStall+0x4c>
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	78db      	ldrb	r3, [r3, #3]
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d138      	bne.n	8008cfa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	015a      	lsls	r2, r3, #5
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	4413      	add	r3, r2
 8008c90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68ba      	ldr	r2, [r7, #8]
 8008c98:	0151      	lsls	r1, r2, #5
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	440a      	add	r2, r1
 8008c9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ca6:	6013      	str	r3, [r2, #0]
 8008ca8:	e027      	b.n	8008cfa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	015a      	lsls	r2, r3, #5
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	0151      	lsls	r1, r2, #5
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	440a      	add	r2, r1
 8008cc0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cc4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008cc8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	78db      	ldrb	r3, [r3, #3]
 8008cce:	2b03      	cmp	r3, #3
 8008cd0:	d003      	beq.n	8008cda <USB_EPClearStall+0x9e>
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	78db      	ldrb	r3, [r3, #3]
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d10f      	bne.n	8008cfa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	015a      	lsls	r2, r3, #5
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	0151      	lsls	r1, r2, #5
 8008cec:	68fa      	ldr	r2, [r7, #12]
 8008cee:	440a      	add	r2, r1
 8008cf0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008cf8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3714      	adds	r7, #20
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	460b      	mov	r3, r1
 8008d12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d26:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008d2a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	78fb      	ldrb	r3, [r7, #3]
 8008d36:	011b      	lsls	r3, r3, #4
 8008d38:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008d3c:	68f9      	ldr	r1, [r7, #12]
 8008d3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d42:	4313      	orrs	r3, r2
 8008d44:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3714      	adds	r7, #20
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b085      	sub	sp, #20
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008d6e:	f023 0303 	bic.w	r3, r3, #3
 8008d72:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d82:	f023 0302 	bic.w	r3, r3, #2
 8008d86:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008d88:	2300      	movs	r3, #0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3714      	adds	r7, #20
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d94:	4770      	bx	lr

08008d96 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008d96:	b480      	push	{r7}
 8008d98:	b085      	sub	sp, #20
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	68fa      	ldr	r2, [r7, #12]
 8008dac:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008db0:	f023 0303 	bic.w	r3, r3, #3
 8008db4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dc4:	f043 0302 	orr.w	r3, r3, #2
 8008dc8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008dca:	2300      	movs	r3, #0
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	695b      	ldr	r3, [r3, #20]
 8008de4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	699b      	ldr	r3, [r3, #24]
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	4013      	ands	r3, r2
 8008dee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008df0:	68fb      	ldr	r3, [r7, #12]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3714      	adds	r7, #20
 8008df6:	46bd      	mov	sp, r7
 8008df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfc:	4770      	bx	lr

08008dfe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008dfe:	b480      	push	{r7}
 8008e00:	b085      	sub	sp, #20
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e1a:	69db      	ldr	r3, [r3, #28]
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	4013      	ands	r3, r2
 8008e20:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	0c1b      	lsrs	r3, r3, #16
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b085      	sub	sp, #20
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e4e:	69db      	ldr	r3, [r3, #28]
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	4013      	ands	r3, r2
 8008e54:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	b29b      	uxth	r3, r3
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008e66:	b480      	push	{r7}
 8008e68:	b085      	sub	sp, #20
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
 8008e6e:	460b      	mov	r3, r1
 8008e70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008e76:	78fb      	ldrb	r3, [r7, #3]
 8008e78:	015a      	lsls	r2, r3, #5
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e8c:	695b      	ldr	r3, [r3, #20]
 8008e8e:	68ba      	ldr	r2, [r7, #8]
 8008e90:	4013      	ands	r3, r2
 8008e92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008e94:	68bb      	ldr	r3, [r7, #8]
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3714      	adds	r7, #20
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr

08008ea2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008ea2:	b480      	push	{r7}
 8008ea4:	b087      	sub	sp, #28
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
 8008eaa:	460b      	mov	r3, r1
 8008eac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008ec6:	78fb      	ldrb	r3, [r7, #3]
 8008ec8:	f003 030f 	and.w	r3, r3, #15
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	fa22 f303 	lsr.w	r3, r2, r3
 8008ed2:	01db      	lsls	r3, r3, #7
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008edc:	78fb      	ldrb	r3, [r7, #3]
 8008ede:	015a      	lsls	r2, r3, #5
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	693a      	ldr	r2, [r7, #16]
 8008eec:	4013      	ands	r3, r2
 8008eee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008ef0:	68bb      	ldr	r3, [r7, #8]
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	371c      	adds	r7, #28
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efc:	4770      	bx	lr

08008efe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b083      	sub	sp, #12
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	f003 0301 	and.w	r3, r3, #1
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	370c      	adds	r7, #12
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr

08008f1a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b085      	sub	sp, #20
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	68fa      	ldr	r2, [r7, #12]
 8008f30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f34:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008f38:	f023 0307 	bic.w	r3, r3, #7
 8008f3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3714      	adds	r7, #20
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b085      	sub	sp, #20
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	333c      	adds	r3, #60	; 0x3c
 8008f72:	3304      	adds	r3, #4
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	4a1c      	ldr	r2, [pc, #112]	; (8008fec <USB_EP0_OutStart+0x8c>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d90a      	bls.n	8008f96 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f90:	d101      	bne.n	8008f96 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	e024      	b.n	8008fe0 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fa8:	691b      	ldr	r3, [r3, #16]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008fb0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008fb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fbc:	691b      	ldr	r3, [r3, #16]
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008fc4:	f043 0318 	orr.w	r3, r3, #24
 8008fc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fd0:	691b      	ldr	r3, [r3, #16]
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008fd8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008fdc:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8008fde:	2300      	movs	r3, #0
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3714      	adds	r7, #20
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr
 8008fec:	4f54300a 	.word	0x4f54300a

08008ff0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	3301      	adds	r3, #1
 8009000:	60fb      	str	r3, [r7, #12]
 8009002:	4a13      	ldr	r2, [pc, #76]	; (8009050 <USB_CoreReset+0x60>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d901      	bls.n	800900c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8009008:	2303      	movs	r3, #3
 800900a:	e01a      	b.n	8009042 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	691b      	ldr	r3, [r3, #16]
 8009010:	2b00      	cmp	r3, #0
 8009012:	daf3      	bge.n	8008ffc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009014:	2300      	movs	r3, #0
 8009016:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	691b      	ldr	r3, [r3, #16]
 800901c:	f043 0201 	orr.w	r2, r3, #1
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	3301      	adds	r3, #1
 8009028:	60fb      	str	r3, [r7, #12]
 800902a:	4a09      	ldr	r2, [pc, #36]	; (8009050 <USB_CoreReset+0x60>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d901      	bls.n	8009034 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8009030:	2303      	movs	r3, #3
 8009032:	e006      	b.n	8009042 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	691b      	ldr	r3, [r3, #16]
 8009038:	f003 0301 	and.w	r3, r3, #1
 800903c:	2b01      	cmp	r3, #1
 800903e:	d0f1      	beq.n	8009024 <USB_CoreReset+0x34>

  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3714      	adds	r7, #20
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
 800904e:	bf00      	nop
 8009050:	00030d40 	.word	0x00030d40

08009054 <USBD_AUDIO_Init>:
* @retval status
*/

static uint8_t  USBD_AUDIO_Init (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b084      	sub	sp, #16
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	460b      	mov	r3, r1
 800905e:	70fb      	strb	r3, [r7, #3]
  if(haudioInstance.state!=STATE_USB_WAITING_FOR_INIT)
 8009060:	4b28      	ldr	r3, [pc, #160]	; (8009104 <USBD_AUDIO_Init+0xb0>)
 8009062:	7d1b      	ldrb	r3, [r3, #20]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d001      	beq.n	800906c <USBD_AUDIO_Init+0x18>
  {
    return USBD_FAIL; 
 8009068:	2303      	movs	r3, #3
 800906a:	e046      	b.n	80090fa <USBD_AUDIO_Init+0xa6>
  }
  
  USBD_AUDIO_HandleTypeDef   *haudio;
  pdev->pClassData = &haudioInstance;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4a25      	ldr	r2, [pc, #148]	; (8009104 <USBD_AUDIO_Init+0xb0>)
 8009070:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassData;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800907a:	60fb      	str	r3, [r7, #12]
  uint16_t packet_dim = haudio->paketDimension;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	8a5b      	ldrh	r3, [r3, #18]
 8009080:	817b      	strh	r3, [r7, #10]
  uint16_t wr_rd_offset = (AUDIO_IN_PACKET_NUM/2) * haudio->dataAmount / haudio->paketDimension;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	8a1b      	ldrh	r3, [r3, #16]
 8009086:	461a      	mov	r2, r3
 8009088:	4613      	mov	r3, r2
 800908a:	005b      	lsls	r3, r3, #1
 800908c:	4413      	add	r3, r2
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	8a52      	ldrh	r2, [r2, #18]
 8009092:	fb93 f3f2 	sdiv	r3, r3, r2
 8009096:	813b      	strh	r3, [r7, #8]
  haudio->wr_ptr=wr_rd_offset * packet_dim;
 8009098:	893a      	ldrh	r2, [r7, #8]
 800909a:	897b      	ldrh	r3, [r7, #10]
 800909c:	fb12 f303 	smulbb	r3, r2, r3
 80090a0:	b29a      	uxth	r2, r3
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	831a      	strh	r2, [r3, #24]
  haudio->rd_ptr = 0;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2200      	movs	r2, #0
 80090aa:	82da      	strh	r2, [r3, #22]
  haudio->timeout = 0;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	819a      	strh	r2, [r3, #12]
  
  ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(haudio->frequency,0,haudio->channels);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	33b0      	adds	r3, #176	; 0xb0
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4413      	add	r3, r2
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	6890      	ldr	r0, [r2, #8]
 80090c8:	68fa      	ldr	r2, [r7, #12]
 80090ca:	7912      	ldrb	r2, [r2, #4]
 80090cc:	2100      	movs	r1, #0
 80090ce:	4798      	blx	r3
  
  USBD_LL_OpenEP(pdev,
 80090d0:	f44f 7348 	mov.w	r3, #800	; 0x320
 80090d4:	2201      	movs	r2, #1
 80090d6:	2181      	movs	r1, #129	; 0x81
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7f8 f872 	bl	80011c2 <USBD_LL_OpenEP>
                 AUDIO_IN_EP,
                 USBD_EP_TYPE_ISOC,
                 AUDIO_IN_PACKET);
  
  USBD_LL_FlushEP(pdev, AUDIO_IN_EP);
 80090de:	2181      	movs	r1, #129	; 0x81
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f7f8 f89b 	bl	800121c <USBD_LL_FlushEP>
  
  
  USBD_LL_Transmit(pdev, AUDIO_IN_EP,
 80090e6:	897b      	ldrh	r3, [r7, #10]
 80090e8:	4a07      	ldr	r2, [pc, #28]	; (8009108 <USBD_AUDIO_Init+0xb4>)
 80090ea:	2181      	movs	r1, #129	; 0x81
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f7f8 f90d 	bl	800130c <USBD_LL_Transmit>
                   IsocInBuffDummy,                        
                   packet_dim);      
  
  haudio->state=STATE_USB_IDLE;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2201      	movs	r2, #1
 80090f6:	751a      	strb	r2, [r3, #20]
  return USBD_OK;
 80090f8:	2300      	movs	r3, #0
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop
 8009104:	20002c38 	.word	0x20002c38
 8009108:	20002ab4 	.word	0x20002ab4

0800910c <USBD_AUDIO_DeInit>:
* @param  cfgidx: Configuration index
* @retval status
*/
static uint8_t  USBD_AUDIO_DeInit (USBD_HandleTypeDef *pdev, 
                                   uint8_t cfgidx)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	460b      	mov	r3, r1
 8009116:	70fb      	strb	r3, [r7, #3]
  /* Close EP IN */
  USBD_LL_CloseEP(pdev,AUDIO_IN_EP);  
 8009118:	2181      	movs	r1, #129	; 0x81
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f7f8 f86b 	bl	80011f6 <USBD_LL_CloseEP>
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00d      	beq.n	8009146 <USBD_AUDIO_DeInit+0x3a>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	33b0      	adds	r3, #176	; 0xb0
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	4413      	add	r3, r2
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	2000      	movs	r0, #0
 800913e:	4798      	blx	r3
    haudioInstance.state = STATE_USB_WAITING_FOR_INIT; 
 8009140:	4b03      	ldr	r3, [pc, #12]	; (8009150 <USBD_AUDIO_DeInit+0x44>)
 8009142:	2200      	movs	r2, #0
 8009144:	751a      	strb	r2, [r3, #20]
  }
  return USBD_OK;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	3708      	adds	r7, #8
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}
 8009150:	20002c38 	.word	0x20002c38

08009154 <USBD_AUDIO_Setup>:
* @param  req: usb requests
* @retval status
*/
static uint8_t  USBD_AUDIO_Setup (USBD_HandleTypeDef *pdev, 
                                  USBD_SetupReqTypedef *req)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b086      	sub	sp, #24
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint8_t ret = USBD_OK;
 800915e:	2300      	movs	r3, #0
 8009160:	75fb      	strb	r3, [r7, #23]
  haudio = pdev->pClassData;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009168:	613b      	str	r3, [r7, #16]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009172:	2b00      	cmp	r3, #0
 8009174:	d03a      	beq.n	80091ec <USBD_AUDIO_Setup+0x98>
 8009176:	2b20      	cmp	r3, #32
 8009178:	d172      	bne.n	8009260 <USBD_AUDIO_Setup+0x10c>
  {
    /* AUDIO Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :    
    switch (req->bRequest)
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	785b      	ldrb	r3, [r3, #1]
 800917e:	2b01      	cmp	r3, #1
 8009180:	d019      	beq.n	80091b6 <USBD_AUDIO_Setup+0x62>
 8009182:	2b00      	cmp	r3, #0
 8009184:	dd2b      	ble.n	80091de <USBD_AUDIO_Setup+0x8a>
 8009186:	2b84      	cmp	r3, #132	; 0x84
 8009188:	dc29      	bgt.n	80091de <USBD_AUDIO_Setup+0x8a>
 800918a:	2b81      	cmp	r3, #129	; 0x81
 800918c:	db27      	blt.n	80091de <USBD_AUDIO_Setup+0x8a>
 800918e:	3b81      	subs	r3, #129	; 0x81
 8009190:	2b03      	cmp	r3, #3
 8009192:	d824      	bhi.n	80091de <USBD_AUDIO_Setup+0x8a>
 8009194:	a201      	add	r2, pc, #4	; (adr r2, 800919c <USBD_AUDIO_Setup+0x48>)
 8009196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919a:	bf00      	nop
 800919c:	080091ad 	.word	0x080091ad
 80091a0:	080091c1 	.word	0x080091c1
 80091a4:	080091cb 	.word	0x080091cb
 80091a8:	080091d5 	.word	0x080091d5
    {
    case AUDIO_REQ_GET_CUR:
      AUDIO_REQ_GetCurrent(pdev, req);
 80091ac:	6839      	ldr	r1, [r7, #0]
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 fa00 	bl	80095b4 <AUDIO_REQ_GetCurrent>
      break;
 80091b4:	e019      	b.n	80091ea <USBD_AUDIO_Setup+0x96>
      
    case AUDIO_REQ_SET_CUR:
      AUDIO_REQ_SetCurrent(pdev, req);   
 80091b6:	6839      	ldr	r1, [r7, #0]
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 fa23 	bl	8009604 <AUDIO_REQ_SetCurrent>
      break;
 80091be:	e014      	b.n	80091ea <USBD_AUDIO_Setup+0x96>
      
    case AUDIO_REQ_GET_MIN:
      AUDIO_REQ_GetMinimum(pdev, req);
 80091c0:	6839      	ldr	r1, [r7, #0]
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 f9be 	bl	8009544 <AUDIO_REQ_GetMinimum>
      break;
 80091c8:	e00f      	b.n	80091ea <USBD_AUDIO_Setup+0x96>
      
    case AUDIO_REQ_GET_MAX:
      AUDIO_REQ_GetMaximum(pdev, req);
 80091ca:	6839      	ldr	r1, [r7, #0]
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 f99d 	bl	800950c <AUDIO_REQ_GetMaximum>
      break;
 80091d2:	e00a      	b.n	80091ea <USBD_AUDIO_Setup+0x96>
      
    case AUDIO_REQ_GET_RES:
      AUDIO_REQ_GetResolution(pdev, req);
 80091d4:	6839      	ldr	r1, [r7, #0]
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 f9d0 	bl	800957c <AUDIO_REQ_GetResolution>
      break;
 80091dc:	e005      	b.n	80091ea <USBD_AUDIO_Setup+0x96>
      
    default:
      USBD_CtlError (pdev, req);
 80091de:	6839      	ldr	r1, [r7, #0]
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f001 fff2 	bl	800b1ca <USBD_CtlError>
      return USBD_FAIL;
 80091e6:	2303      	movs	r3, #3
 80091e8:	e03b      	b.n	8009262 <USBD_AUDIO_Setup+0x10e>
    }
    break; 
 80091ea:	e039      	b.n	8009260 <USBD_AUDIO_Setup+0x10c>
    
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	785b      	ldrb	r3, [r3, #1]
 80091f0:	2b0b      	cmp	r3, #11
 80091f2:	d023      	beq.n	800923c <USBD_AUDIO_Setup+0xe8>
 80091f4:	2b0b      	cmp	r3, #11
 80091f6:	dc33      	bgt.n	8009260 <USBD_AUDIO_Setup+0x10c>
 80091f8:	2b06      	cmp	r3, #6
 80091fa:	d002      	beq.n	8009202 <USBD_AUDIO_Setup+0xae>
 80091fc:	2b0a      	cmp	r3, #10
 80091fe:	d015      	beq.n	800922c <USBD_AUDIO_Setup+0xd8>
 8009200:	e02e      	b.n	8009260 <USBD_AUDIO_Setup+0x10c>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( (req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	885b      	ldrh	r3, [r3, #2]
 8009206:	0a1b      	lsrs	r3, r3, #8
 8009208:	b29b      	uxth	r3, r3
 800920a:	2b21      	cmp	r3, #33	; 0x21
 800920c:	d127      	bne.n	800925e <USBD_AUDIO_Setup+0x10a>
      {
        
        pbuf = USBD_AUDIO_CfgDesc + 18;
 800920e:	4b17      	ldr	r3, [pc, #92]	; (800926c <USBD_AUDIO_Setup+0x118>)
 8009210:	60fb      	str	r3, [r7, #12]
        len = MIN(USB_AUDIO_DESC_SIZ , req->wLength);   
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	88db      	ldrh	r3, [r3, #6]
 8009216:	2b09      	cmp	r3, #9
 8009218:	bf28      	it	cs
 800921a:	2309      	movcs	r3, #9
 800921c:	817b      	strh	r3, [r7, #10]
        
        USBD_CtlSendData (pdev, 
 800921e:	897b      	ldrh	r3, [r7, #10]
 8009220:	461a      	mov	r2, r3
 8009222:	68f9      	ldr	r1, [r7, #12]
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f002 f841 	bl	800b2ac <USBD_CtlSendData>
                          pbuf,
                          len);
      }
      break;
 800922a:	e018      	b.n	800925e <USBD_AUDIO_Setup+0x10a>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
                        (uint8_t *)haudio->alt_setting,
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	681b      	ldr	r3, [r3, #0]
      USBD_CtlSendData (pdev,
 8009230:	2201      	movs	r2, #1
 8009232:	4619      	mov	r1, r3
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f002 f839 	bl	800b2ac <USBD_CtlSendData>
                        1);
      break;
 800923a:	e011      	b.n	8009260 <USBD_AUDIO_Setup+0x10c>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_MAX_NUM_INTERFACES)
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	885b      	ldrh	r3, [r3, #2]
 8009240:	b2db      	uxtb	r3, r3
 8009242:	2b01      	cmp	r3, #1
 8009244:	d806      	bhi.n	8009254 <USBD_AUDIO_Setup+0x100>
      {
        haudio->alt_setting = (uint8_t)(req->wValue);
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	885b      	ldrh	r3, [r3, #2]
 800924a:	b2db      	uxtb	r3, r3
 800924c:	461a      	mov	r2, r3
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 8009252:	e005      	b.n	8009260 <USBD_AUDIO_Setup+0x10c>
        USBD_CtlError (pdev, req);
 8009254:	6839      	ldr	r1, [r7, #0]
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f001 ffb7 	bl	800b1ca <USBD_CtlError>
      break;
 800925c:	e000      	b.n	8009260 <USBD_AUDIO_Setup+0x10c>
      break;
 800925e:	bf00      	nop
    }
  }
  return ret;
 8009260:	7dfb      	ldrb	r3, [r7, #23]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3718      	adds	r7, #24
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	20002cae 	.word	0x20002cae

08009270 <USBD_AUDIO_GetCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_AUDIO_GetCfgDesc (uint16_t *length)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_AUDIO_CfgDesc);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2276      	movs	r2, #118	; 0x76
 800927c:	801a      	strh	r2, [r3, #0]
  return USBD_AUDIO_CfgDesc;
 800927e:	4b03      	ldr	r3, [pc, #12]	; (800928c <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8009280:	4618      	mov	r0, r3
 8009282:	370c      	adds	r7, #12
 8009284:	46bd      	mov	sp, r7
 8009286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928a:	4770      	bx	lr
 800928c:	20002c9c 	.word	0x20002c9c

08009290 <USBD_AUDIO_DataIn>:
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_AUDIO_DataIn (USBD_HandleTypeDef *pdev,
                                  uint8_t epnum)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b088      	sub	sp, #32
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	460b      	mov	r3, r1
 800929a:	70fb      	strb	r3, [r7, #3]
  
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092a2:	617b      	str	r3, [r7, #20]
  uint32_t length_usb_pck;
  uint16_t app;
  uint16_t IsocInWr_app = haudio->wr_ptr;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	8b1b      	ldrh	r3, [r3, #24]
 80092a8:	827b      	strh	r3, [r7, #18]
  uint16_t true_dim = haudio->buffer_length;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	89db      	ldrh	r3, [r3, #14]
 80092ae:	823b      	strh	r3, [r7, #16]
  uint16_t packet_dim = haudio->paketDimension;
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	8a5b      	ldrh	r3, [r3, #18]
 80092b4:	81fb      	strh	r3, [r7, #14]
  uint16_t channels = haudio->channels;
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	791b      	ldrb	r3, [r3, #4]
 80092ba:	81bb      	strh	r3, [r7, #12]
  length_usb_pck = packet_dim;  
 80092bc:	89fb      	ldrh	r3, [r7, #14]
 80092be:	61fb      	str	r3, [r7, #28]
  haudio->timeout=0;
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	2200      	movs	r2, #0
 80092c4:	819a      	strh	r2, [r3, #12]
  if (epnum == (AUDIO_IN_EP & 0x7F))
 80092c6:	78fb      	ldrb	r3, [r7, #3]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	f040 808f 	bne.w	80093ec <USBD_AUDIO_DataIn+0x15c>
  {    
    if (haudio->state == STATE_USB_IDLE) 
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	7d1b      	ldrb	r3, [r3, #20]
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d10c      	bne.n	80092f0 <USBD_AUDIO_DataIn+0x60>
    {
      haudio->state=STATE_USB_REQUESTS_STARTED;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	2202      	movs	r2, #2
 80092da:	751a      	strb	r2, [r3, #20]
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Record();      
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	33b0      	adds	r3, #176	; 0xb0
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	4413      	add	r3, r2
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	4798      	blx	r3
    }    
    if (haudio->state == STATE_USB_BUFFER_WRITE_STARTED)   
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	7d1b      	ldrb	r3, [r3, #20]
 80092f4:	2b03      	cmp	r3, #3
 80092f6:	d173      	bne.n	80093e0 <USBD_AUDIO_DataIn+0x150>
    {      
      haudio->rd_ptr = haudio->rd_ptr % (true_dim);              
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	8adb      	ldrh	r3, [r3, #22]
 80092fc:	8a3a      	ldrh	r2, [r7, #16]
 80092fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8009302:	fb01 f202 	mul.w	r2, r1, r2
 8009306:	1a9b      	subs	r3, r3, r2
 8009308:	b29a      	uxth	r2, r3
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	82da      	strh	r2, [r3, #22]
      if(IsocInWr_app<haudio->rd_ptr){
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	8adb      	ldrh	r3, [r3, #22]
 8009312:	8a7a      	ldrh	r2, [r7, #18]
 8009314:	429a      	cmp	r2, r3
 8009316:	d208      	bcs.n	800932a <USBD_AUDIO_DataIn+0x9a>
        app = ((true_dim) - haudio->rd_ptr) +  IsocInWr_app;
 8009318:	697b      	ldr	r3, [r7, #20]
 800931a:	8adb      	ldrh	r3, [r3, #22]
 800931c:	8a3a      	ldrh	r2, [r7, #16]
 800931e:	1ad3      	subs	r3, r2, r3
 8009320:	b29a      	uxth	r2, r3
 8009322:	8a7b      	ldrh	r3, [r7, #18]
 8009324:	4413      	add	r3, r2
 8009326:	837b      	strh	r3, [r7, #26]
 8009328:	e004      	b.n	8009334 <USBD_AUDIO_DataIn+0xa4>
      }else{
        app = IsocInWr_app - haudio->rd_ptr;
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	8adb      	ldrh	r3, [r3, #22]
 800932e:	8a7a      	ldrh	r2, [r7, #18]
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	837b      	strh	r3, [r7, #26]
      }        
      if(app >= (packet_dim*haudio->upper_treshold)){       
 8009334:	8b7a      	ldrh	r2, [r7, #26]
 8009336:	89fb      	ldrh	r3, [r7, #14]
 8009338:	6979      	ldr	r1, [r7, #20]
 800933a:	7e89      	ldrb	r1, [r1, #26]
 800933c:	fb01 f303 	mul.w	r3, r1, r3
 8009340:	429a      	cmp	r2, r3
 8009342:	db06      	blt.n	8009352 <USBD_AUDIO_DataIn+0xc2>
        length_usb_pck += channels*2;
 8009344:	89bb      	ldrh	r3, [r7, #12]
 8009346:	005b      	lsls	r3, r3, #1
 8009348:	461a      	mov	r2, r3
 800934a:	69fb      	ldr	r3, [r7, #28]
 800934c:	4413      	add	r3, r2
 800934e:	61fb      	str	r3, [r7, #28]
 8009350:	e00d      	b.n	800936e <USBD_AUDIO_DataIn+0xde>
      }else if(app <= (packet_dim*haudio->lower_treshold)){
 8009352:	8b7a      	ldrh	r2, [r7, #26]
 8009354:	89fb      	ldrh	r3, [r7, #14]
 8009356:	6979      	ldr	r1, [r7, #20]
 8009358:	7ec9      	ldrb	r1, [r1, #27]
 800935a:	fb01 f303 	mul.w	r3, r1, r3
 800935e:	429a      	cmp	r2, r3
 8009360:	dc05      	bgt.n	800936e <USBD_AUDIO_DataIn+0xde>
        length_usb_pck -= channels*2;
 8009362:	89bb      	ldrh	r3, [r7, #12]
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	461a      	mov	r2, r3
 8009368:	69fb      	ldr	r3, [r7, #28]
 800936a:	1a9b      	subs	r3, r3, r2
 800936c:	61fb      	str	r3, [r7, #28]
      }     
      USBD_LL_Transmit (pdev,AUDIO_IN_EP,
                        (uint8_t*)(&haudio->buffer[haudio->rd_ptr]),
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009372:	697a      	ldr	r2, [r7, #20]
 8009374:	8ad2      	ldrh	r2, [r2, #22]
      USBD_LL_Transmit (pdev,AUDIO_IN_EP,
 8009376:	441a      	add	r2, r3
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	2181      	movs	r1, #129	; 0x81
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7f7 ffc5 	bl	800130c <USBD_LL_Transmit>
                        length_usb_pck);      
      haudio->rd_ptr += length_usb_pck;      
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	8ada      	ldrh	r2, [r3, #22]
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	b29b      	uxth	r3, r3
 800938a:	4413      	add	r3, r2
 800938c:	b29a      	uxth	r2, r3
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	82da      	strh	r2, [r3, #22]

      if(app < haudio->buffer_length/10)
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	89db      	ldrh	r3, [r3, #14]
 8009396:	4a18      	ldr	r2, [pc, #96]	; (80093f8 <USBD_AUDIO_DataIn+0x168>)
 8009398:	fba2 2303 	umull	r2, r3, r2, r3
 800939c:	08db      	lsrs	r3, r3, #3
 800939e:	b29b      	uxth	r3, r3
 80093a0:	8b7a      	ldrh	r2, [r7, #26]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d222      	bcs.n	80093ec <USBD_AUDIO_DataIn+0x15c>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Stop();
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	33b0      	adds	r3, #176	; 0xb0
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	4413      	add	r3, r2
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	695b      	ldr	r3, [r3, #20]
 80093b8:	4798      	blx	r3
        haudio->state = STATE_USB_IDLE; 
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	2201      	movs	r2, #1
 80093be:	751a      	strb	r2, [r3, #20]
        haudio->timeout=0;
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	2200      	movs	r2, #0
 80093c4:	819a      	strh	r2, [r3, #12]
        memset(haudio->buffer,0,(haudio->buffer_length + haudio->dataAmount));
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	89db      	ldrh	r3, [r3, #14]
 80093ce:	461a      	mov	r2, r3
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	8a1b      	ldrh	r3, [r3, #16]
 80093d4:	4413      	add	r3, r2
 80093d6:	461a      	mov	r2, r3
 80093d8:	2100      	movs	r1, #0
 80093da:	f003 fde7 	bl	800cfac <memset>
 80093de:	e005      	b.n	80093ec <USBD_AUDIO_DataIn+0x15c>
      }       
    }
    else 
    {      
      USBD_LL_Transmit (pdev,AUDIO_IN_EP,
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	4a06      	ldr	r2, [pc, #24]	; (80093fc <USBD_AUDIO_DataIn+0x16c>)
 80093e4:	2181      	movs	r1, #129	; 0x81
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f7f7 ff90 	bl	800130c <USBD_LL_Transmit>
                        IsocInBuffDummy,
                        length_usb_pck);      
    }    
  }
  return USBD_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3720      	adds	r7, #32
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop
 80093f8:	cccccccd 	.word	0xcccccccd
 80093fc:	20002ab4 	.word	0x20002ab4

08009400 <USBD_AUDIO_EP0_RxReady>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t  USBD_AUDIO_EP0_RxReady (USBD_HandleTypeDef *pdev)
{  
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800940e:	60fb      	str	r3, [r7, #12]
  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	7f1b      	ldrb	r3, [r3, #28]
 8009414:	2b01      	cmp	r3, #1
 8009416:	d123      	bne.n	8009460 <USBD_AUDIO_EP0_RxReady+0x60>
  {    
    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800941e:	2b02      	cmp	r3, #2
 8009420:	d11e      	bne.n	8009460 <USBD_AUDIO_EP0_RxReady+0x60>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->VolumeCtl(VOL_CUR);    
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	33b0      	adds	r3, #176	; 0xb0
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	4413      	add	r3, r2
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	4a0d      	ldr	r2, [pc, #52]	; (800946c <USBD_AUDIO_EP0_RxReady+0x6c>)
 8009436:	f9b2 2000 	ldrsh.w	r2, [r2]
 800943a:	4610      	mov	r0, r2
 800943c:	4798      	blx	r3
      
      haudio->control.cmd = 0;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	771a      	strb	r2, [r3, #28]
      haudio->control.len = 0;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      haudio->control.unit = 0;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2200      	movs	r2, #0
 8009450:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
      haudio->control.data[0]=0;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2200      	movs	r2, #0
 8009458:	775a      	strb	r2, [r3, #29]
      haudio->control.data[0]=0;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	775a      	strb	r2, [r3, #29]
    }
  }    
  return USBD_OK;
 8009460:	2300      	movs	r3, #0
}
 8009462:	4618      	mov	r0, r3
 8009464:	3710      	adds	r7, #16
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
 800946a:	bf00      	nop
 800946c:	20002c34 	.word	0x20002c34

08009470 <USBD_AUDIO_EP0_TxReady>:
*         handle EP0 TRx Ready event
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_AUDIO_EP0_TxReady (USBD_HandleTypeDef *pdev)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  /* Only OUT control data are processed */
  return USBD_OK;
 8009478:	2300      	movs	r3, #0
}
 800947a:	4618      	mov	r0, r3
 800947c:	370c      	adds	r7, #12
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr

08009486 <USBD_AUDIO_SOF>:
*         handle SOF event
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_AUDIO_SOF (USBD_HandleTypeDef *pdev)
{  
 8009486:	b480      	push	{r7}
 8009488:	b083      	sub	sp, #12
 800948a:	af00      	add	r7, sp, #0
 800948c:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 800948e:	2300      	movs	r3, #0
}
 8009490:	4618      	mov	r0, r3
 8009492:	370c      	adds	r7, #12
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr

0800949c <USBD_AUDIO_IsoINIncomplete>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t  USBD_AUDIO_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{  
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	460b      	mov	r3, r1
 80094a6:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80094a8:	2300      	movs	r3, #0
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <USBD_AUDIO_IsoOutIncomplete>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t  USBD_AUDIO_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{  
 80094b6:	b480      	push	{r7}
 80094b8:	b083      	sub	sp, #12
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	460b      	mov	r3, r1
 80094c0:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80094c2:	2300      	movs	r3, #0
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	370c      	adds	r7, #12
 80094c8:	46bd      	mov	sp, r7
 80094ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ce:	4770      	bx	lr

080094d0 <USBD_AUDIO_DataOut>:
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t  USBD_AUDIO_DataOut (USBD_HandleTypeDef *pdev, 
                                    uint8_t epnum)
{  
 80094d0:	b480      	push	{r7}
 80094d2:	b083      	sub	sp, #12
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	460b      	mov	r3, r1
 80094da:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80094dc:	2300      	movs	r3, #0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	370c      	adds	r7, #12
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr
	...

080094ec <USBD_AUDIO_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_AUDIO_GetDeviceQualifierDesc (uint16_t *length)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_AUDIO_DeviceQualifierDesc);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	220a      	movs	r2, #10
 80094f8:	801a      	strh	r2, [r3, #0]
  return USBD_AUDIO_DeviceQualifierDesc;
 80094fa:	4b03      	ldr	r3, [pc, #12]	; (8009508 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	370c      	adds	r7, #12
 8009500:	46bd      	mov	sp, r7
 8009502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009506:	4770      	bx	lr
 8009508:	200000ac 	.word	0x200000ac

0800950c <AUDIO_REQ_GetMaximum>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetMaximum(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800951c:	60fb      	str	r3, [r7, #12]
  
  (haudio->control.data)[0] = (uint16_t)VOL_MAX & 0xFF;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2200      	movs	r2, #0
 8009522:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_MAX & 0xFF00 ) >> 8;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2200      	movs	r2, #0
 8009528:	779a      	strb	r2, [r3, #30]
  
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);  
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 8009534:	461a      	mov	r2, r3
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f001 feb8 	bl	800b2ac <USBD_CtlSendData>
}
 800953c:	bf00      	nop
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <AUDIO_REQ_GetMinimum>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetMinimum(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009554:	60fb      	str	r3, [r7, #12]
  (haudio->control.data)[0] = (uint16_t)VOL_MIN & 0xFF;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	22e0      	movs	r2, #224	; 0xe0
 800955a:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_MIN & 0xFF00 ) >> 8;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	22db      	movs	r2, #219	; 0xdb
 8009560:	779a      	strb	r2, [r3, #30]
  /* Send the current mute state */
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);   
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 800956c:	461a      	mov	r2, r3
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f001 fe9c 	bl	800b2ac <USBD_CtlSendData>
}
 8009574:	bf00      	nop
 8009576:	3710      	adds	r7, #16
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <AUDIO_REQ_GetResolution>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetResolution(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800958c:	60fb      	str	r3, [r7, #12]
  (haudio->control.data)[0] = (uint16_t)VOL_RES & 0xFF;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2223      	movs	r2, #35	; 0x23
 8009592:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_RES & 0xFF00 ) >> 8;  
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2200      	movs	r2, #0
 8009598:	779a      	strb	r2, [r3, #30]
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 80095a4:	461a      	mov	r2, r3
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f001 fe80 	bl	800b2ac <USBD_CtlSendData>
}
 80095ac:	bf00      	nop
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <AUDIO_REQ_GetCurrent>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{  
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b084      	sub	sp, #16
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095c4:	60fb      	str	r3, [r7, #12]
  
  (haudio->control.data)[0] = (uint16_t)VOL_CUR & 0xFF;
 80095c6:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <AUDIO_REQ_GetCurrent+0x4c>)
 80095c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095cc:	b2da      	uxtb	r2, r3
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_CUR & 0xFF00 ) >> 8;
 80095d2:	4b0b      	ldr	r3, [pc, #44]	; (8009600 <AUDIO_REQ_GetCurrent+0x4c>)
 80095d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095d8:	b29b      	uxth	r3, r3
 80095da:	0a1b      	lsrs	r3, r3, #8
 80095dc:	b29b      	uxth	r3, r3
 80095de:	b2da      	uxtb	r2, r3
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	779a      	strb	r2, [r3, #30]
  
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);  
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 80095ee:	461a      	mov	r2, r3
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f001 fe5b 	bl	800b2ac <USBD_CtlSendData>
}
 80095f6:	bf00      	nop
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	20002c34 	.word	0x20002c34

08009604 <AUDIO_REQ_SetCurrent>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{ 
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009614:	60fb      	str	r3, [r7, #12]
  if (req->wLength)
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	88db      	ldrh	r3, [r3, #6]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d017      	beq.n	800964e <AUDIO_REQ_SetCurrent+0x4a>
  {
    /* Prepare the reception of the buffer over EP0 */
    USBD_CtlPrepareRx (pdev,
                       (uint8_t *)&VOL_CUR,
                       req->wLength);
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	88db      	ldrh	r3, [r3, #6]
    USBD_CtlPrepareRx (pdev,
 8009622:	461a      	mov	r2, r3
 8009624:	490c      	ldr	r1, [pc, #48]	; (8009658 <AUDIO_REQ_SetCurrent+0x54>)
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f001 fe6c 	bl	800b304 <USBD_CtlPrepareRx>
    
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2201      	movs	r2, #1
 8009630:	771a      	strb	r2, [r3, #28]
    haudio->control.len = req->wLength;          /* Set the request data length */
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	88db      	ldrh	r3, [r3, #6]
 8009636:	b2da      	uxtb	r2, r3
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	889b      	ldrh	r3, [r3, #4]
 8009642:	0a1b      	lsrs	r3, r3, #8
 8009644:	b29b      	uxth	r3, r3
 8009646:	b2da      	uxtb	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
  }
}
 800964e:	bf00      	nop
 8009650:	3710      	adds	r7, #16
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	20002c34 	.word	0x20002c34

0800965c <USBD_AUDIO_Data_Transfer>:
*       you can pass 16 PCM samples if the function is called each millisecond, 
*       32 samples if called every 2 milliseconds and so on. 
* @retval status
*/
uint8_t  USBD_AUDIO_Data_Transfer(USBD_HandleTypeDef *pdev, int16_t * audioData, uint16_t PCMSamples)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b088      	sub	sp, #32
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	4613      	mov	r3, r2
 8009668:	80fb      	strh	r3, [r7, #6]
  
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassData;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009670:	61fb      	str	r3, [r7, #28]
  
  if(haudioInstance.state==STATE_USB_WAITING_FOR_INIT){    
 8009672:	4b63      	ldr	r3, [pc, #396]	; (8009800 <USBD_AUDIO_Data_Transfer+0x1a4>)
 8009674:	7d1b      	ldrb	r3, [r3, #20]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d101      	bne.n	800967e <USBD_AUDIO_Data_Transfer+0x22>
    return USBD_BUSY;    
 800967a:	2301      	movs	r3, #1
 800967c:	e0bb      	b.n	80097f6 <USBD_AUDIO_Data_Transfer+0x19a>
  }  
  uint16_t dataAmount = PCMSamples * 2; /*Bytes*/
 800967e:	88fb      	ldrh	r3, [r7, #6]
 8009680:	005b      	lsls	r3, r3, #1
 8009682:	837b      	strh	r3, [r7, #26]
  uint16_t true_dim = haudio->buffer_length;
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	89db      	ldrh	r3, [r3, #14]
 8009688:	833b      	strh	r3, [r7, #24]
  uint16_t current_data_Amount = haudio->dataAmount;
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	8a1b      	ldrh	r3, [r3, #16]
 800968e:	82fb      	strh	r3, [r7, #22]
  uint16_t packet_dim = haudio->paketDimension;
 8009690:	69fb      	ldr	r3, [r7, #28]
 8009692:	8a5b      	ldrh	r3, [r3, #18]
 8009694:	82bb      	strh	r3, [r7, #20]
  
  if(haudio->state==STATE_USB_REQUESTS_STARTED  || current_data_Amount!=dataAmount){   
 8009696:	69fb      	ldr	r3, [r7, #28]
 8009698:	7d1b      	ldrb	r3, [r3, #20]
 800969a:	2b02      	cmp	r3, #2
 800969c:	d003      	beq.n	80096a6 <USBD_AUDIO_Data_Transfer+0x4a>
 800969e:	8afa      	ldrh	r2, [r7, #22]
 80096a0:	8b7b      	ldrh	r3, [r7, #26]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d05c      	beq.n	8009760 <USBD_AUDIO_Data_Transfer+0x104>
    
    /*USB parameters definition, based on the amount of data passed*/
    haudio->dataAmount=dataAmount;                  
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	8b7a      	ldrh	r2, [r7, #26]
 80096aa:	821a      	strh	r2, [r3, #16]
    uint16_t wr_rd_offset = (AUDIO_IN_PACKET_NUM/2) * dataAmount / packet_dim; 
 80096ac:	8b7a      	ldrh	r2, [r7, #26]
 80096ae:	4613      	mov	r3, r2
 80096b0:	005b      	lsls	r3, r3, #1
 80096b2:	441a      	add	r2, r3
 80096b4:	8abb      	ldrh	r3, [r7, #20]
 80096b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80096ba:	827b      	strh	r3, [r7, #18]
    haudio->wr_ptr=wr_rd_offset * packet_dim;
 80096bc:	8a7a      	ldrh	r2, [r7, #18]
 80096be:	8abb      	ldrh	r3, [r7, #20]
 80096c0:	fb12 f303 	smulbb	r3, r2, r3
 80096c4:	b29a      	uxth	r2, r3
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	831a      	strh	r2, [r3, #24]
    haudio->rd_ptr = 0;
 80096ca:	69fb      	ldr	r3, [r7, #28]
 80096cc:	2200      	movs	r2, #0
 80096ce:	82da      	strh	r2, [r3, #22]
    haudio->upper_treshold = wr_rd_offset + 1;
 80096d0:	8a7b      	ldrh	r3, [r7, #18]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	3301      	adds	r3, #1
 80096d6:	b2da      	uxtb	r2, r3
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	769a      	strb	r2, [r3, #26]
    haudio->lower_treshold = wr_rd_offset - 1;
 80096dc:	8a7b      	ldrh	r3, [r7, #18]
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	3b01      	subs	r3, #1
 80096e2:	b2da      	uxtb	r2, r3
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	76da      	strb	r2, [r3, #27]
    haudio->buffer_length = (packet_dim * (dataAmount / packet_dim) * AUDIO_IN_PACKET_NUM);
 80096e8:	8b7a      	ldrh	r2, [r7, #26]
 80096ea:	8abb      	ldrh	r3, [r7, #20]
 80096ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	8aba      	ldrh	r2, [r7, #20]
 80096f4:	fb12 f303 	smulbb	r3, r2, r3
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	461a      	mov	r2, r3
 80096fc:	0052      	lsls	r2, r2, #1
 80096fe:	4413      	add	r3, r2
 8009700:	005b      	lsls	r3, r3, #1
 8009702:	b29a      	uxth	r2, r3
 8009704:	69fb      	ldr	r3, [r7, #28]
 8009706:	81da      	strh	r2, [r3, #14]
    
    /*Memory allocation for data buffer, depending (also) on data amount passed to the transfer function*/
    if(haudio->buffer != NULL)
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800970c:	2b00      	cmp	r3, #0
 800970e:	d004      	beq.n	800971a <USBD_AUDIO_Data_Transfer+0xbe>
    {
      USBD_free(haudio->buffer);      
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009714:	4618      	mov	r0, r3
 8009716:	f003 fb95 	bl	800ce44 <free>
    }
    haudio->buffer = USBD_malloc(haudio->buffer_length + haudio->dataAmount);
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	89db      	ldrh	r3, [r3, #14]
 800971e:	461a      	mov	r2, r3
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	8a1b      	ldrh	r3, [r3, #16]
 8009724:	4413      	add	r3, r2
 8009726:	4618      	mov	r0, r3
 8009728:	f003 fb84 	bl	800ce34 <malloc>
 800972c:	4603      	mov	r3, r0
 800972e:	461a      	mov	r2, r3
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	661a      	str	r2, [r3, #96]	; 0x60
    if(haudio->buffer == NULL)
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009738:	2b00      	cmp	r3, #0
 800973a:	d101      	bne.n	8009740 <USBD_AUDIO_Data_Transfer+0xe4>
    {
      return USBD_FAIL;       
 800973c:	2303      	movs	r3, #3
 800973e:	e05a      	b.n	80097f6 <USBD_AUDIO_Data_Transfer+0x19a>
    }
    memset(haudio->buffer,0,(haudio->buffer_length + haudio->dataAmount));
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	89db      	ldrh	r3, [r3, #14]
 8009748:	461a      	mov	r2, r3
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	8a1b      	ldrh	r3, [r3, #16]
 800974e:	4413      	add	r3, r2
 8009750:	461a      	mov	r2, r3
 8009752:	2100      	movs	r1, #0
 8009754:	f003 fc2a 	bl	800cfac <memset>
    haudio->state=STATE_USB_BUFFER_WRITE_STARTED;
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	2203      	movs	r2, #3
 800975c:	751a      	strb	r2, [r3, #20]
  if(haudio->state==STATE_USB_REQUESTS_STARTED  || current_data_Amount!=dataAmount){   
 800975e:	e049      	b.n	80097f4 <USBD_AUDIO_Data_Transfer+0x198>
    
    
  }else if(haudio->state==STATE_USB_BUFFER_WRITE_STARTED){
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	7d1b      	ldrb	r3, [r3, #20]
 8009764:	2b03      	cmp	r3, #3
 8009766:	d145      	bne.n	80097f4 <USBD_AUDIO_Data_Transfer+0x198>
    if(haudio->timeout++==TIMEOUT_VALUE){
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	899b      	ldrh	r3, [r3, #12]
 800976c:	b21b      	sxth	r3, r3
 800976e:	b29a      	uxth	r2, r3
 8009770:	3201      	adds	r2, #1
 8009772:	b292      	uxth	r2, r2
 8009774:	b211      	sxth	r1, r2
 8009776:	69fa      	ldr	r2, [r7, #28]
 8009778:	8191      	strh	r1, [r2, #12]
 800977a:	2bc8      	cmp	r3, #200	; 0xc8
 800977c:	d10f      	bne.n	800979e <USBD_AUDIO_Data_Transfer+0x142>
      haudio->state=STATE_USB_IDLE;
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	2201      	movs	r2, #1
 8009782:	751a      	strb	r2, [r3, #20]
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Stop();   
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	33b0      	adds	r3, #176	; 0xb0
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	4413      	add	r3, r2
 8009792:	685b      	ldr	r3, [r3, #4]
 8009794:	695b      	ldr	r3, [r3, #20]
 8009796:	4798      	blx	r3
     haudio->timeout=0;
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	2200      	movs	r2, #0
 800979c:	819a      	strh	r2, [r3, #12]
    }
    memcpy((uint8_t * )&haudio->buffer[haudio->wr_ptr], (uint8_t *)(audioData), dataAmount);    
 800979e:	69fb      	ldr	r3, [r7, #28]
 80097a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097a2:	69fa      	ldr	r2, [r7, #28]
 80097a4:	8b12      	ldrh	r2, [r2, #24]
 80097a6:	4413      	add	r3, r2
 80097a8:	8b7a      	ldrh	r2, [r7, #26]
 80097aa:	68b9      	ldr	r1, [r7, #8]
 80097ac:	4618      	mov	r0, r3
 80097ae:	f003 fc41 	bl	800d034 <memcpy>
    haudio->wr_ptr += dataAmount;
 80097b2:	69fb      	ldr	r3, [r7, #28]
 80097b4:	8b1a      	ldrh	r2, [r3, #24]
 80097b6:	8b7b      	ldrh	r3, [r7, #26]
 80097b8:	4413      	add	r3, r2
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	69fb      	ldr	r3, [r7, #28]
 80097be:	831a      	strh	r2, [r3, #24]
    haudio->wr_ptr = haudio->wr_ptr % (true_dim);    
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	8b1b      	ldrh	r3, [r3, #24]
 80097c4:	8b3a      	ldrh	r2, [r7, #24]
 80097c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80097ca:	fb01 f202 	mul.w	r2, r1, r2
 80097ce:	1a9b      	subs	r3, r3, r2
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	69fb      	ldr	r3, [r7, #28]
 80097d4:	831a      	strh	r2, [r3, #24]
    if((haudio->wr_ptr-dataAmount) == 0){
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	8b1b      	ldrh	r3, [r3, #24]
 80097da:	8b7a      	ldrh	r2, [r7, #26]
 80097dc:	429a      	cmp	r2, r3
 80097de:	d109      	bne.n	80097f4 <USBD_AUDIO_Data_Transfer+0x198>
      memcpy((uint8_t *)(((uint8_t *)haudio->buffer)+true_dim),(uint8_t *)haudio->buffer, dataAmount);
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80097e4:	8b3b      	ldrh	r3, [r7, #24]
 80097e6:	18d0      	adds	r0, r2, r3
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097ec:	8b7a      	ldrh	r2, [r7, #26]
 80097ee:	4619      	mov	r1, r3
 80097f0:	f003 fc20 	bl	800d034 <memcpy>
    }
  }
  return USBD_OK;  
 80097f4:	2300      	movs	r3, #0
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3720      	adds	r7, #32
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	20002c38 	.word	0x20002c38

08009804 <USBD_AUDIO_RegisterInterface>:
* @param  fops: Audio interface callback
* @retval status
*/
uint8_t  USBD_AUDIO_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                        USBD_AUDIO_ItfTypeDef *fops)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  if(fops != NULL)
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d003      	beq.n	800981c <USBD_AUDIO_RegisterInterface+0x18>
  {
    pdev->pUserData[0]= fops;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	683a      	ldr	r2, [r7, #0]
 8009818:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  }
  return 0;}
 800981c:	2300      	movs	r3, #0
 800981e:	4618      	mov	r0, r3
 8009820:	370c      	adds	r7, #12
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr
	...

0800982c <USBD_AUDIO_Init_Microphone_Descriptor>:
* @param  samplingFrequency: sampling frequency
* @param  Channels: number of channels
* @retval status
*/
void USBD_AUDIO_Init_Microphone_Descriptor(USBD_HandleTypeDef   *pdev, uint32_t samplingFrequency, uint8_t Channels)
{
 800982c:	b480      	push	{r7}
 800982e:	b087      	sub	sp, #28
 8009830:	af00      	add	r7, sp, #0
 8009832:	60f8      	str	r0, [r7, #12]
 8009834:	60b9      	str	r1, [r7, #8]
 8009836:	4613      	mov	r3, r2
 8009838:	71fb      	strb	r3, [r7, #7]
  uint16_t index;
  uint8_t AUDIO_CONTROLS;   
  USBD_AUDIO_CfgDesc[0] = 0x09;                                                /* bLength */
 800983a:	4b5c      	ldr	r3, [pc, #368]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800983c:	2209      	movs	r2, #9
 800983e:	701a      	strb	r2, [r3, #0]
  USBD_AUDIO_CfgDesc[1] = 0x02;                                                /* bDescriptorType */
 8009840:	4b5a      	ldr	r3, [pc, #360]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009842:	2202      	movs	r2, #2
 8009844:	705a      	strb	r2, [r3, #1]
  USBD_AUDIO_CfgDesc[2] = ((USB_AUDIO_CONFIG_DESC_SIZ+Channels-1)&0xff);       /* wTotalLength */
 8009846:	79fb      	ldrb	r3, [r7, #7]
 8009848:	336c      	adds	r3, #108	; 0x6c
 800984a:	b2da      	uxtb	r2, r3
 800984c:	4b57      	ldr	r3, [pc, #348]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800984e:	709a      	strb	r2, [r3, #2]
  USBD_AUDIO_CfgDesc[3] = ((USB_AUDIO_CONFIG_DESC_SIZ+Channels-1)>>8);
 8009850:	79fb      	ldrb	r3, [r7, #7]
 8009852:	336c      	adds	r3, #108	; 0x6c
 8009854:	121b      	asrs	r3, r3, #8
 8009856:	b2da      	uxtb	r2, r3
 8009858:	4b54      	ldr	r3, [pc, #336]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800985a:	70da      	strb	r2, [r3, #3]
  USBD_AUDIO_CfgDesc[4] = 0x02;                                                /* bNumInterfaces */
 800985c:	4b53      	ldr	r3, [pc, #332]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800985e:	2202      	movs	r2, #2
 8009860:	711a      	strb	r2, [r3, #4]
  USBD_AUDIO_CfgDesc[5] = 0x01;                                                /* bConfigurationValue */
 8009862:	4b52      	ldr	r3, [pc, #328]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009864:	2201      	movs	r2, #1
 8009866:	715a      	strb	r2, [r3, #5]
  USBD_AUDIO_CfgDesc[6] = 0x00;                                                /* iConfiguration */
 8009868:	4b50      	ldr	r3, [pc, #320]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800986a:	2200      	movs	r2, #0
 800986c:	719a      	strb	r2, [r3, #6]
  USBD_AUDIO_CfgDesc[7] = 0x80;                                                /* bmAttributes  BUS Powered*/
 800986e:	4b4f      	ldr	r3, [pc, #316]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009870:	2280      	movs	r2, #128	; 0x80
 8009872:	71da      	strb	r2, [r3, #7]
  USBD_AUDIO_CfgDesc[8] = 0x32;                                                /* bMaxPower = 100 mA*/   
 8009874:	4b4d      	ldr	r3, [pc, #308]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009876:	2232      	movs	r2, #50	; 0x32
 8009878:	721a      	strb	r2, [r3, #8]
  /* USB Microphone Standard interface descriptor */
  USBD_AUDIO_CfgDesc[9] = 9;                                                   /* bLength */
 800987a:	4b4c      	ldr	r3, [pc, #304]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800987c:	2209      	movs	r2, #9
 800987e:	725a      	strb	r2, [r3, #9]
  USBD_AUDIO_CfgDesc[10] = USB_INTERFACE_DESCRIPTOR_TYPE;                      /* bDescriptorType */
 8009880:	4b4a      	ldr	r3, [pc, #296]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009882:	2204      	movs	r2, #4
 8009884:	729a      	strb	r2, [r3, #10]
  USBD_AUDIO_CfgDesc[11] = 0x00;                                               /* bInterfaceNumber */
 8009886:	4b49      	ldr	r3, [pc, #292]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009888:	2200      	movs	r2, #0
 800988a:	72da      	strb	r2, [r3, #11]
  USBD_AUDIO_CfgDesc[12] = 0x00;                                               /* bAlternateSetting */
 800988c:	4b47      	ldr	r3, [pc, #284]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800988e:	2200      	movs	r2, #0
 8009890:	731a      	strb	r2, [r3, #12]
  USBD_AUDIO_CfgDesc[13] = 0x00;                                               /* bNumEndpoints */
 8009892:	4b46      	ldr	r3, [pc, #280]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009894:	2200      	movs	r2, #0
 8009896:	735a      	strb	r2, [r3, #13]
  USBD_AUDIO_CfgDesc[14] = USB_DEVICE_CLASS_AUDIO;                             /* bInterfaceClass */
 8009898:	4b44      	ldr	r3, [pc, #272]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800989a:	2201      	movs	r2, #1
 800989c:	739a      	strb	r2, [r3, #14]
  USBD_AUDIO_CfgDesc[15] = AUDIO_SUBCLASS_AUDIOCONTROL;                        /* bInterfaceSubClass */
 800989e:	4b43      	ldr	r3, [pc, #268]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098a0:	2201      	movs	r2, #1
 80098a2:	73da      	strb	r2, [r3, #15]
  USBD_AUDIO_CfgDesc[16] = AUDIO_PROTOCOL_UNDEFINED;                           /* bInterfaceProtocol */
 80098a4:	4b41      	ldr	r3, [pc, #260]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098a6:	2200      	movs	r2, #0
 80098a8:	741a      	strb	r2, [r3, #16]
  USBD_AUDIO_CfgDesc[17] = 0x00;                                               /* iInterface */   
 80098aa:	4b40      	ldr	r3, [pc, #256]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098ac:	2200      	movs	r2, #0
 80098ae:	745a      	strb	r2, [r3, #17]
  /* USB Microphone Class-specific AC Interface Descriptor */
  USBD_AUDIO_CfgDesc[18] = 9;                                                  /* bLength */
 80098b0:	4b3e      	ldr	r3, [pc, #248]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098b2:	2209      	movs	r2, #9
 80098b4:	749a      	strb	r2, [r3, #18]
  USBD_AUDIO_CfgDesc[19] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;                    /* bDescriptorType */
 80098b6:	4b3d      	ldr	r3, [pc, #244]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098b8:	2224      	movs	r2, #36	; 0x24
 80098ba:	74da      	strb	r2, [r3, #19]
  USBD_AUDIO_CfgDesc[20] = AUDIO_CONTROL_HEADER;                               /* bDescriptorSubtype */
 80098bc:	4b3b      	ldr	r3, [pc, #236]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098be:	2201      	movs	r2, #1
 80098c0:	751a      	strb	r2, [r3, #20]
  USBD_AUDIO_CfgDesc[21] = 0x00;       /* 1.00 */                              /* bcdADC */
 80098c2:	4b3a      	ldr	r3, [pc, #232]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098c4:	2200      	movs	r2, #0
 80098c6:	755a      	strb	r2, [r3, #21]
  USBD_AUDIO_CfgDesc[22] = 0x01;
 80098c8:	4b38      	ldr	r3, [pc, #224]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098ca:	2201      	movs	r2, #1
 80098cc:	759a      	strb	r2, [r3, #22]
  USBD_AUDIO_CfgDesc[23] = 0x25+Channels;                                      /* wTotalLength = 37+AUDIO_CHANNELS*/
 80098ce:	79fb      	ldrb	r3, [r7, #7]
 80098d0:	3325      	adds	r3, #37	; 0x25
 80098d2:	b2da      	uxtb	r2, r3
 80098d4:	4b35      	ldr	r3, [pc, #212]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098d6:	75da      	strb	r2, [r3, #23]
  USBD_AUDIO_CfgDesc[24] = 0x00;
 80098d8:	4b34      	ldr	r3, [pc, #208]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098da:	2200      	movs	r2, #0
 80098dc:	761a      	strb	r2, [r3, #24]
  USBD_AUDIO_CfgDesc[25] = 0x01;                                               /* bInCollection */
 80098de:	4b33      	ldr	r3, [pc, #204]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098e0:	2201      	movs	r2, #1
 80098e2:	765a      	strb	r2, [r3, #25]
  USBD_AUDIO_CfgDesc[26] = 0x01;                                               /* baInterfaceNr */   
 80098e4:	4b31      	ldr	r3, [pc, #196]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098e6:	2201      	movs	r2, #1
 80098e8:	769a      	strb	r2, [r3, #26]
  /* USB Microphone Input Terminal Descriptor */
  USBD_AUDIO_CfgDesc[27] = AUDIO_INPUT_TERMINAL_DESC_SIZE;                     /* bLength */
 80098ea:	4b30      	ldr	r3, [pc, #192]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098ec:	220c      	movs	r2, #12
 80098ee:	76da      	strb	r2, [r3, #27]
  USBD_AUDIO_CfgDesc[28] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;                    /* bDescriptorType */
 80098f0:	4b2e      	ldr	r3, [pc, #184]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098f2:	2224      	movs	r2, #36	; 0x24
 80098f4:	771a      	strb	r2, [r3, #28]
  USBD_AUDIO_CfgDesc[29] = AUDIO_CONTROL_INPUT_TERMINAL;                       /* bDescriptorSubtype */
 80098f6:	4b2d      	ldr	r3, [pc, #180]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098f8:	2202      	movs	r2, #2
 80098fa:	775a      	strb	r2, [r3, #29]
  USBD_AUDIO_CfgDesc[30] = 0x01;                                               /* bTerminalID */
 80098fc:	4b2b      	ldr	r3, [pc, #172]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80098fe:	2201      	movs	r2, #1
 8009900:	779a      	strb	r2, [r3, #30]
  USBD_AUDIO_CfgDesc[31] = 0x01;                                               /* wTerminalType AUDIO_TERMINAL_USB_MICROPHONE   0x0201 */
 8009902:	4b2a      	ldr	r3, [pc, #168]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009904:	2201      	movs	r2, #1
 8009906:	77da      	strb	r2, [r3, #31]
  USBD_AUDIO_CfgDesc[32] = 0x02;
 8009908:	4b28      	ldr	r3, [pc, #160]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800990a:	2202      	movs	r2, #2
 800990c:	f883 2020 	strb.w	r2, [r3, #32]
  USBD_AUDIO_CfgDesc[33] = 0x00;                                               /* bAssocTerminal */
 8009910:	4b26      	ldr	r3, [pc, #152]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009912:	2200      	movs	r2, #0
 8009914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  USBD_AUDIO_CfgDesc[34] = Channels;                                           /* bNrChannels */   
 8009918:	4a24      	ldr	r2, [pc, #144]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800991a:	79fb      	ldrb	r3, [r7, #7]
 800991c:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
  if(Channels != 2)
 8009920:	79fb      	ldrb	r3, [r7, #7]
 8009922:	2b02      	cmp	r3, #2
 8009924:	d008      	beq.n	8009938 <USBD_AUDIO_Init_Microphone_Descriptor+0x10c>
  {
    USBD_AUDIO_CfgDesc[35] = 0x00;                                             /* wChannelConfig 0x0000  Mono */
 8009926:	4b21      	ldr	r3, [pc, #132]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009928:	2200      	movs	r2, #0
 800992a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    USBD_AUDIO_CfgDesc[36] = 0x00;
 800992e:	4b1f      	ldr	r3, [pc, #124]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009930:	2200      	movs	r2, #0
 8009932:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009936:	e007      	b.n	8009948 <USBD_AUDIO_Init_Microphone_Descriptor+0x11c>
  }
  else
  {
    USBD_AUDIO_CfgDesc[35] = 0x03;                                             /* wChannelConfig 0x0003  Stereo */
 8009938:	4b1c      	ldr	r3, [pc, #112]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800993a:	2203      	movs	r2, #3
 800993c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    USBD_AUDIO_CfgDesc[36] = 0x00;
 8009940:	4b1a      	ldr	r3, [pc, #104]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009942:	2200      	movs	r2, #0
 8009944:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }   
  USBD_AUDIO_CfgDesc[37] = 0x00;                                               /* iChannelNames */
 8009948:	4b18      	ldr	r3, [pc, #96]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800994a:	2200      	movs	r2, #0
 800994c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  USBD_AUDIO_CfgDesc[38] = 0x00;                                               /* iTerminal */   
 8009950:	4b16      	ldr	r3, [pc, #88]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009952:	2200      	movs	r2, #0
 8009954:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  /* USB Microphone Audio Feature Unit Descriptor */
  USBD_AUDIO_CfgDesc[39] = 0x07+Channels+1;                                    /* bLength */
 8009958:	79fb      	ldrb	r3, [r7, #7]
 800995a:	3308      	adds	r3, #8
 800995c:	b2da      	uxtb	r2, r3
 800995e:	4b13      	ldr	r3, [pc, #76]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009960:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  USBD_AUDIO_CfgDesc[40] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;                    /* bDescriptorType */
 8009964:	4b11      	ldr	r3, [pc, #68]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009966:	2224      	movs	r2, #36	; 0x24
 8009968:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  USBD_AUDIO_CfgDesc[41] = AUDIO_CONTROL_FEATURE_UNIT;                         /* bDescriptorSubtype */
 800996c:	4b0f      	ldr	r3, [pc, #60]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800996e:	2206      	movs	r2, #6
 8009970:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  USBD_AUDIO_CfgDesc[42] = 0x02;                                               /* bUnitID */
 8009974:	4b0d      	ldr	r3, [pc, #52]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009976:	2202      	movs	r2, #2
 8009978:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  USBD_AUDIO_CfgDesc[43] = 0x01;                                               /* bSourceID */
 800997c:	4b0b      	ldr	r3, [pc, #44]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800997e:	2201      	movs	r2, #1
 8009980:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  USBD_AUDIO_CfgDesc[44] = 0x01;                                               /* bControlSize */   
 8009984:	4b09      	ldr	r3, [pc, #36]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8009986:	2201      	movs	r2, #1
 8009988:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  index = 47;   
 800998c:	232f      	movs	r3, #47	; 0x2f
 800998e:	82fb      	strh	r3, [r7, #22]
  if(Channels == 1)
 8009990:	79fb      	ldrb	r3, [r7, #7]
 8009992:	2b01      	cmp	r3, #1
 8009994:	d10c      	bne.n	80099b0 <USBD_AUDIO_Init_Microphone_Descriptor+0x184>
  {
    AUDIO_CONTROLS = (0x02);     
 8009996:	2302      	movs	r3, #2
 8009998:	757b      	strb	r3, [r7, #21]
    USBD_AUDIO_CfgDesc[45] = AUDIO_CONTROLS;
 800999a:	4a04      	ldr	r2, [pc, #16]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800999c:	7d7b      	ldrb	r3, [r7, #21]
 800999e:	f882 302d 	strb.w	r3, [r2, #45]	; 0x2d
    USBD_AUDIO_CfgDesc[46] = 0x00;     
 80099a2:	4b02      	ldr	r3, [pc, #8]	; (80099ac <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 80099aa:	e012      	b.n	80099d2 <USBD_AUDIO_Init_Microphone_Descriptor+0x1a6>
 80099ac:	20002c9c 	.word	0x20002c9c
  }
  else
  {
    AUDIO_CONTROLS = (0x02);     
 80099b0:	2302      	movs	r3, #2
 80099b2:	757b      	strb	r3, [r7, #21]
    USBD_AUDIO_CfgDesc[45] = 0x00;
 80099b4:	4bab      	ldr	r3, [pc, #684]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    USBD_AUDIO_CfgDesc[46] = AUDIO_CONTROLS;
 80099bc:	4aa9      	ldr	r2, [pc, #676]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 80099be:	7d7b      	ldrb	r3, [r7, #21]
 80099c0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 80099c4:	8afb      	ldrh	r3, [r7, #22]
 80099c6:	49a7      	ldr	r1, [pc, #668]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 80099c8:	7d7a      	ldrb	r2, [r7, #21]
 80099ca:	54ca      	strb	r2, [r1, r3]
    index++;
 80099cc:	8afb      	ldrh	r3, [r7, #22]
 80099ce:	3301      	adds	r3, #1
 80099d0:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 2)
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	d906      	bls.n	80099e6 <USBD_AUDIO_Init_Microphone_Descriptor+0x1ba>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 80099d8:	8afb      	ldrh	r3, [r7, #22]
 80099da:	49a2      	ldr	r1, [pc, #648]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 80099dc:	7d7a      	ldrb	r2, [r7, #21]
 80099de:	54ca      	strb	r2, [r1, r3]
    index++;
 80099e0:	8afb      	ldrh	r3, [r7, #22]
 80099e2:	3301      	adds	r3, #1
 80099e4:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 3)
 80099e6:	79fb      	ldrb	r3, [r7, #7]
 80099e8:	2b03      	cmp	r3, #3
 80099ea:	d906      	bls.n	80099fa <USBD_AUDIO_Init_Microphone_Descriptor+0x1ce>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 80099ec:	8afb      	ldrh	r3, [r7, #22]
 80099ee:	499d      	ldr	r1, [pc, #628]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 80099f0:	7d7a      	ldrb	r2, [r7, #21]
 80099f2:	54ca      	strb	r2, [r1, r3]
    index++;
 80099f4:	8afb      	ldrh	r3, [r7, #22]
 80099f6:	3301      	adds	r3, #1
 80099f8:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 4)
 80099fa:	79fb      	ldrb	r3, [r7, #7]
 80099fc:	2b04      	cmp	r3, #4
 80099fe:	d906      	bls.n	8009a0e <USBD_AUDIO_Init_Microphone_Descriptor+0x1e2>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8009a00:	8afb      	ldrh	r3, [r7, #22]
 8009a02:	4998      	ldr	r1, [pc, #608]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a04:	7d7a      	ldrb	r2, [r7, #21]
 8009a06:	54ca      	strb	r2, [r1, r3]
    index++;
 8009a08:	8afb      	ldrh	r3, [r7, #22]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 5)
 8009a0e:	79fb      	ldrb	r3, [r7, #7]
 8009a10:	2b05      	cmp	r3, #5
 8009a12:	d906      	bls.n	8009a22 <USBD_AUDIO_Init_Microphone_Descriptor+0x1f6>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8009a14:	8afb      	ldrh	r3, [r7, #22]
 8009a16:	4993      	ldr	r1, [pc, #588]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a18:	7d7a      	ldrb	r2, [r7, #21]
 8009a1a:	54ca      	strb	r2, [r1, r3]
    index++;
 8009a1c:	8afb      	ldrh	r3, [r7, #22]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 6)
 8009a22:	79fb      	ldrb	r3, [r7, #7]
 8009a24:	2b06      	cmp	r3, #6
 8009a26:	d906      	bls.n	8009a36 <USBD_AUDIO_Init_Microphone_Descriptor+0x20a>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8009a28:	8afb      	ldrh	r3, [r7, #22]
 8009a2a:	498e      	ldr	r1, [pc, #568]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a2c:	7d7a      	ldrb	r2, [r7, #21]
 8009a2e:	54ca      	strb	r2, [r1, r3]
    index++;
 8009a30:	8afb      	ldrh	r3, [r7, #22]
 8009a32:	3301      	adds	r3, #1
 8009a34:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 7)
 8009a36:	79fb      	ldrb	r3, [r7, #7]
 8009a38:	2b07      	cmp	r3, #7
 8009a3a:	d906      	bls.n	8009a4a <USBD_AUDIO_Init_Microphone_Descriptor+0x21e>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8009a3c:	8afb      	ldrh	r3, [r7, #22]
 8009a3e:	4989      	ldr	r1, [pc, #548]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a40:	7d7a      	ldrb	r2, [r7, #21]
 8009a42:	54ca      	strb	r2, [r1, r3]
    index++;
 8009a44:	8afb      	ldrh	r3, [r7, #22]
 8009a46:	3301      	adds	r3, #1
 8009a48:	82fb      	strh	r3, [r7, #22]
  }   
  USBD_AUDIO_CfgDesc[index] = 0x00;                                            /* iTerminal */
 8009a4a:	8afb      	ldrh	r3, [r7, #22]
 8009a4c:	4a85      	ldr	r2, [pc, #532]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a4e:	2100      	movs	r1, #0
 8009a50:	54d1      	strb	r1, [r2, r3]
  index++;   
 8009a52:	8afb      	ldrh	r3, [r7, #22]
 8009a54:	3301      	adds	r3, #1
 8009a56:	82fb      	strh	r3, [r7, #22]
  /*USB Microphone Output Terminal Descriptor */
  USBD_AUDIO_CfgDesc[index++] = 0x09;                                          /* bLength */
 8009a58:	8afb      	ldrh	r3, [r7, #22]
 8009a5a:	1c5a      	adds	r2, r3, #1
 8009a5c:	82fa      	strh	r2, [r7, #22]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	4b80      	ldr	r3, [pc, #512]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a62:	2109      	movs	r1, #9
 8009a64:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;               /* bDescriptorType */
 8009a66:	8afb      	ldrh	r3, [r7, #22]
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	82fa      	strh	r2, [r7, #22]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	4b7d      	ldr	r3, [pc, #500]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a70:	2124      	movs	r1, #36	; 0x24
 8009a72:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_CONTROL_OUTPUT_TERMINAL;                 /* bDescriptorSubtype */
 8009a74:	8afb      	ldrh	r3, [r7, #22]
 8009a76:	1c5a      	adds	r2, r3, #1
 8009a78:	82fa      	strh	r2, [r7, #22]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	4b79      	ldr	r3, [pc, #484]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a7e:	2103      	movs	r1, #3
 8009a80:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x03;                                          /* bTerminalID */
 8009a82:	8afb      	ldrh	r3, [r7, #22]
 8009a84:	1c5a      	adds	r2, r3, #1
 8009a86:	82fa      	strh	r2, [r7, #22]
 8009a88:	461a      	mov	r2, r3
 8009a8a:	4b76      	ldr	r3, [pc, #472]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a8c:	2103      	movs	r1, #3
 8009a8e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* wTerminalType AUDIO_TERMINAL_USB_STREAMING 0x0101*/
 8009a90:	8afb      	ldrh	r3, [r7, #22]
 8009a92:	1c5a      	adds	r2, r3, #1
 8009a94:	82fa      	strh	r2, [r7, #22]
 8009a96:	461a      	mov	r2, r3
 8009a98:	4b72      	ldr	r3, [pc, #456]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009a9a:	2101      	movs	r1, #1
 8009a9c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;
 8009a9e:	8afb      	ldrh	r3, [r7, #22]
 8009aa0:	1c5a      	adds	r2, r3, #1
 8009aa2:	82fa      	strh	r2, [r7, #22]
 8009aa4:	461a      	mov	r2, r3
 8009aa6:	4b6f      	ldr	r3, [pc, #444]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009aa8:	2101      	movs	r1, #1
 8009aaa:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 8009aac:	8afb      	ldrh	r3, [r7, #22]
 8009aae:	1c5a      	adds	r2, r3, #1
 8009ab0:	82fa      	strh	r2, [r7, #22]
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	4b6b      	ldr	r3, [pc, #428]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x02;
 8009aba:	8afb      	ldrh	r3, [r7, #22]
 8009abc:	1c5a      	adds	r2, r3, #1
 8009abe:	82fa      	strh	r2, [r7, #22]
 8009ac0:	461a      	mov	r2, r3
 8009ac2:	4b68      	ldr	r3, [pc, #416]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009ac4:	2102      	movs	r1, #2
 8009ac6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;   
 8009ac8:	8afb      	ldrh	r3, [r7, #22]
 8009aca:	1c5a      	adds	r2, r3, #1
 8009acc:	82fa      	strh	r2, [r7, #22]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	4b64      	ldr	r3, [pc, #400]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009ad2:	2100      	movs	r1, #0
 8009ad4:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Standard AS Interface Descriptor - Audio Streaming Zero Bandwith */
  /* Interface 1, Alternate Setting 0                                             */
  USBD_AUDIO_CfgDesc[index++] = 9;                                             /* bLength */
 8009ad6:	8afb      	ldrh	r3, [r7, #22]
 8009ad8:	1c5a      	adds	r2, r3, #1
 8009ada:	82fa      	strh	r2, [r7, #22]
 8009adc:	461a      	mov	r2, r3
 8009ade:	4b61      	ldr	r3, [pc, #388]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009ae0:	2109      	movs	r1, #9
 8009ae2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_INTERFACE_DESCRIPTOR_TYPE;                 /* bDescriptorType */
 8009ae4:	8afb      	ldrh	r3, [r7, #22]
 8009ae6:	1c5a      	adds	r2, r3, #1
 8009ae8:	82fa      	strh	r2, [r7, #22]
 8009aea:	461a      	mov	r2, r3
 8009aec:	4b5d      	ldr	r3, [pc, #372]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009aee:	2104      	movs	r1, #4
 8009af0:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bInterfaceNumber */
 8009af2:	8afb      	ldrh	r3, [r7, #22]
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	82fa      	strh	r2, [r7, #22]
 8009af8:	461a      	mov	r2, r3
 8009afa:	4b5a      	ldr	r3, [pc, #360]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009afc:	2101      	movs	r1, #1
 8009afe:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bAlternateSetting */
 8009b00:	8afb      	ldrh	r3, [r7, #22]
 8009b02:	1c5a      	adds	r2, r3, #1
 8009b04:	82fa      	strh	r2, [r7, #22]
 8009b06:	461a      	mov	r2, r3
 8009b08:	4b56      	ldr	r3, [pc, #344]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bNumEndpoints */
 8009b0e:	8afb      	ldrh	r3, [r7, #22]
 8009b10:	1c5a      	adds	r2, r3, #1
 8009b12:	82fa      	strh	r2, [r7, #22]
 8009b14:	461a      	mov	r2, r3
 8009b16:	4b53      	ldr	r3, [pc, #332]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b18:	2100      	movs	r1, #0
 8009b1a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_DEVICE_CLASS_AUDIO;                        /* bInterfaceClass */
 8009b1c:	8afb      	ldrh	r3, [r7, #22]
 8009b1e:	1c5a      	adds	r2, r3, #1
 8009b20:	82fa      	strh	r2, [r7, #22]
 8009b22:	461a      	mov	r2, r3
 8009b24:	4b4f      	ldr	r3, [pc, #316]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b26:	2101      	movs	r1, #1
 8009b28:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_SUBCLASS_AUDIOSTREAMING;                 /* bInterfaceSubClass */
 8009b2a:	8afb      	ldrh	r3, [r7, #22]
 8009b2c:	1c5a      	adds	r2, r3, #1
 8009b2e:	82fa      	strh	r2, [r7, #22]
 8009b30:	461a      	mov	r2, r3
 8009b32:	4b4c      	ldr	r3, [pc, #304]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b34:	2102      	movs	r1, #2
 8009b36:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_PROTOCOL_UNDEFINED;                      /* bInterfaceProtocol */
 8009b38:	8afb      	ldrh	r3, [r7, #22]
 8009b3a:	1c5a      	adds	r2, r3, #1
 8009b3c:	82fa      	strh	r2, [r7, #22]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	4b48      	ldr	r3, [pc, #288]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b42:	2100      	movs	r1, #0
 8009b44:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;   
 8009b46:	8afb      	ldrh	r3, [r7, #22]
 8009b48:	1c5a      	adds	r2, r3, #1
 8009b4a:	82fa      	strh	r2, [r7, #22]
 8009b4c:	461a      	mov	r2, r3
 8009b4e:	4b45      	ldr	r3, [pc, #276]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b50:	2100      	movs	r1, #0
 8009b52:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Standard AS Interface Descriptor - Audio Streaming Operational */
  /* Interface 1, Alternate Setting 1                                           */
  USBD_AUDIO_CfgDesc[index++] = 9;                                             /* bLength */
 8009b54:	8afb      	ldrh	r3, [r7, #22]
 8009b56:	1c5a      	adds	r2, r3, #1
 8009b58:	82fa      	strh	r2, [r7, #22]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	4b41      	ldr	r3, [pc, #260]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b5e:	2109      	movs	r1, #9
 8009b60:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_INTERFACE_DESCRIPTOR_TYPE;                 /* bDescriptorType */
 8009b62:	8afb      	ldrh	r3, [r7, #22]
 8009b64:	1c5a      	adds	r2, r3, #1
 8009b66:	82fa      	strh	r2, [r7, #22]
 8009b68:	461a      	mov	r2, r3
 8009b6a:	4b3e      	ldr	r3, [pc, #248]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b6c:	2104      	movs	r1, #4
 8009b6e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bInterfaceNumber */
 8009b70:	8afb      	ldrh	r3, [r7, #22]
 8009b72:	1c5a      	adds	r2, r3, #1
 8009b74:	82fa      	strh	r2, [r7, #22]
 8009b76:	461a      	mov	r2, r3
 8009b78:	4b3a      	ldr	r3, [pc, #232]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b7a:	2101      	movs	r1, #1
 8009b7c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bAlternateSetting */
 8009b7e:	8afb      	ldrh	r3, [r7, #22]
 8009b80:	1c5a      	adds	r2, r3, #1
 8009b82:	82fa      	strh	r2, [r7, #22]
 8009b84:	461a      	mov	r2, r3
 8009b86:	4b37      	ldr	r3, [pc, #220]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b88:	2101      	movs	r1, #1
 8009b8a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bNumEndpoints */
 8009b8c:	8afb      	ldrh	r3, [r7, #22]
 8009b8e:	1c5a      	adds	r2, r3, #1
 8009b90:	82fa      	strh	r2, [r7, #22]
 8009b92:	461a      	mov	r2, r3
 8009b94:	4b33      	ldr	r3, [pc, #204]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009b96:	2101      	movs	r1, #1
 8009b98:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_DEVICE_CLASS_AUDIO;                        /* bInterfaceClass */
 8009b9a:	8afb      	ldrh	r3, [r7, #22]
 8009b9c:	1c5a      	adds	r2, r3, #1
 8009b9e:	82fa      	strh	r2, [r7, #22]
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	4b30      	ldr	r3, [pc, #192]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009ba4:	2101      	movs	r1, #1
 8009ba6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_SUBCLASS_AUDIOSTREAMING;                 /* bInterfaceSubClass */
 8009ba8:	8afb      	ldrh	r3, [r7, #22]
 8009baa:	1c5a      	adds	r2, r3, #1
 8009bac:	82fa      	strh	r2, [r7, #22]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	4b2c      	ldr	r3, [pc, #176]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009bb2:	2102      	movs	r1, #2
 8009bb4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_PROTOCOL_UNDEFINED;                      /* bInterfaceProtocol */
 8009bb6:	8afb      	ldrh	r3, [r7, #22]
 8009bb8:	1c5a      	adds	r2, r3, #1
 8009bba:	82fa      	strh	r2, [r7, #22]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	4b29      	ldr	r3, [pc, #164]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* iInterface */   
 8009bc4:	8afb      	ldrh	r3, [r7, #22]
 8009bc6:	1c5a      	adds	r2, r3, #1
 8009bc8:	82fa      	strh	r2, [r7, #22]
 8009bca:	461a      	mov	r2, r3
 8009bcc:	4b25      	ldr	r3, [pc, #148]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009bce:	2100      	movs	r1, #0
 8009bd0:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Audio Streaming Interface Descriptor */
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_INTERFACE_DESC_SIZE;           /* bLength */
 8009bd2:	8afb      	ldrh	r3, [r7, #22]
 8009bd4:	1c5a      	adds	r2, r3, #1
 8009bd6:	82fa      	strh	r2, [r7, #22]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	4b22      	ldr	r3, [pc, #136]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009bdc:	2107      	movs	r1, #7
 8009bde:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;               /* bDescriptorType */
 8009be0:	8afb      	ldrh	r3, [r7, #22]
 8009be2:	1c5a      	adds	r2, r3, #1
 8009be4:	82fa      	strh	r2, [r7, #22]
 8009be6:	461a      	mov	r2, r3
 8009be8:	4b1e      	ldr	r3, [pc, #120]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009bea:	2124      	movs	r1, #36	; 0x24
 8009bec:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_GENERAL;                       /* bDescriptorSubtype */
 8009bee:	8afb      	ldrh	r3, [r7, #22]
 8009bf0:	1c5a      	adds	r2, r3, #1
 8009bf2:	82fa      	strh	r2, [r7, #22]
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	4b1b      	ldr	r3, [pc, #108]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009bf8:	2101      	movs	r1, #1
 8009bfa:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x03;                                          /* bTerminalLink */
 8009bfc:	8afb      	ldrh	r3, [r7, #22]
 8009bfe:	1c5a      	adds	r2, r3, #1
 8009c00:	82fa      	strh	r2, [r7, #22]
 8009c02:	461a      	mov	r2, r3
 8009c04:	4b17      	ldr	r3, [pc, #92]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c06:	2103      	movs	r1, #3
 8009c08:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bDelay */
 8009c0a:	8afb      	ldrh	r3, [r7, #22]
 8009c0c:	1c5a      	adds	r2, r3, #1
 8009c0e:	82fa      	strh	r2, [r7, #22]
 8009c10:	461a      	mov	r2, r3
 8009c12:	4b14      	ldr	r3, [pc, #80]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c14:	2101      	movs	r1, #1
 8009c16:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* wFormatTag AUDIO_FORMAT_PCM  0x0001*/
 8009c18:	8afb      	ldrh	r3, [r7, #22]
 8009c1a:	1c5a      	adds	r2, r3, #1
 8009c1c:	82fa      	strh	r2, [r7, #22]
 8009c1e:	461a      	mov	r2, r3
 8009c20:	4b10      	ldr	r3, [pc, #64]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c22:	2101      	movs	r1, #1
 8009c24:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                
 8009c26:	8afb      	ldrh	r3, [r7, #22]
 8009c28:	1c5a      	adds	r2, r3, #1
 8009c2a:	82fa      	strh	r2, [r7, #22]
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	4b0d      	ldr	r3, [pc, #52]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c30:	2100      	movs	r1, #0
 8009c32:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Audio Type I Format Interface Descriptor */                
  USBD_AUDIO_CfgDesc[index++] = 0x0B;                                          /* bLength */
 8009c34:	8afb      	ldrh	r3, [r7, #22]
 8009c36:	1c5a      	adds	r2, r3, #1
 8009c38:	82fa      	strh	r2, [r7, #22]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	4b09      	ldr	r3, [pc, #36]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c3e:	210b      	movs	r1, #11
 8009c40:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;               /* bDescriptorType */
 8009c42:	8afb      	ldrh	r3, [r7, #22]
 8009c44:	1c5a      	adds	r2, r3, #1
 8009c46:	82fa      	strh	r2, [r7, #22]
 8009c48:	461a      	mov	r2, r3
 8009c4a:	4b06      	ldr	r3, [pc, #24]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c4c:	2124      	movs	r1, #36	; 0x24
 8009c4e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_FORMAT_TYPE;                   /* bDescriptorSubtype */
 8009c50:	8afb      	ldrh	r3, [r7, #22]
 8009c52:	1c5a      	adds	r2, r3, #1
 8009c54:	82fa      	strh	r2, [r7, #22]
 8009c56:	461a      	mov	r2, r3
 8009c58:	4b02      	ldr	r3, [pc, #8]	; (8009c64 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8009c5a:	2102      	movs	r1, #2
 8009c5c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_FORMAT_TYPE_I;                           /* bFormatType */
 8009c5e:	8afb      	ldrh	r3, [r7, #22]
 8009c60:	1c5a      	adds	r2, r3, #1
 8009c62:	e001      	b.n	8009c68 <USBD_AUDIO_Init_Microphone_Descriptor+0x43c>
 8009c64:	20002c9c 	.word	0x20002c9c
 8009c68:	82fa      	strh	r2, [r7, #22]
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	4b7e      	ldr	r3, [pc, #504]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009c6e:	2101      	movs	r1, #1
 8009c70:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = Channels;                                      /* bNrChannels */
 8009c72:	8afb      	ldrh	r3, [r7, #22]
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	82fa      	strh	r2, [r7, #22]
 8009c78:	4619      	mov	r1, r3
 8009c7a:	4a7b      	ldr	r2, [pc, #492]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009c7c:	79fb      	ldrb	r3, [r7, #7]
 8009c7e:	5453      	strb	r3, [r2, r1]
  USBD_AUDIO_CfgDesc[index++] = 0x02;                                          /* bSubFrameSize */
 8009c80:	8afb      	ldrh	r3, [r7, #22]
 8009c82:	1c5a      	adds	r2, r3, #1
 8009c84:	82fa      	strh	r2, [r7, #22]
 8009c86:	461a      	mov	r2, r3
 8009c88:	4b77      	ldr	r3, [pc, #476]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009c8a:	2102      	movs	r1, #2
 8009c8c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 16;                                            /* bBitResolution */
 8009c8e:	8afb      	ldrh	r3, [r7, #22]
 8009c90:	1c5a      	adds	r2, r3, #1
 8009c92:	82fa      	strh	r2, [r7, #22]
 8009c94:	461a      	mov	r2, r3
 8009c96:	4b74      	ldr	r3, [pc, #464]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009c98:	2110      	movs	r1, #16
 8009c9a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                           /* bSamFreqType */
 8009c9c:	8afb      	ldrh	r3, [r7, #22]
 8009c9e:	1c5a      	adds	r2, r3, #1
 8009ca0:	82fa      	strh	r2, [r7, #22]
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	4b70      	ldr	r3, [pc, #448]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009ca6:	2101      	movs	r1, #1
 8009ca8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = samplingFrequency&0xff;                        /* tSamFreq 8000 = 0x1F40 */
 8009caa:	8afb      	ldrh	r3, [r7, #22]
 8009cac:	1c5a      	adds	r2, r3, #1
 8009cae:	82fa      	strh	r2, [r7, #22]
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	b2d9      	uxtb	r1, r3
 8009cb6:	4b6c      	ldr	r3, [pc, #432]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009cb8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = (samplingFrequency>>8)&0xff;
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	0a19      	lsrs	r1, r3, #8
 8009cbe:	8afb      	ldrh	r3, [r7, #22]
 8009cc0:	1c5a      	adds	r2, r3, #1
 8009cc2:	82fa      	strh	r2, [r7, #22]
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	b2c9      	uxtb	r1, r1
 8009cc8:	4b67      	ldr	r3, [pc, #412]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009cca:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = samplingFrequency>>16;   
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	0c19      	lsrs	r1, r3, #16
 8009cd0:	8afb      	ldrh	r3, [r7, #22]
 8009cd2:	1c5a      	adds	r2, r3, #1
 8009cd4:	82fa      	strh	r2, [r7, #22]
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	b2c9      	uxtb	r1, r1
 8009cda:	4b63      	ldr	r3, [pc, #396]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009cdc:	5499      	strb	r1, [r3, r2]
  /* Endpoint 1 - Standard Descriptor */
  USBD_AUDIO_CfgDesc[index++] =  AUDIO_STANDARD_ENDPOINT_DESC_SIZE;            /* bLength */
 8009cde:	8afb      	ldrh	r3, [r7, #22]
 8009ce0:	1c5a      	adds	r2, r3, #1
 8009ce2:	82fa      	strh	r2, [r7, #22]
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	4b60      	ldr	r3, [pc, #384]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009ce8:	2109      	movs	r1, #9
 8009cea:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x05;                                          /* bDescriptorType */
 8009cec:	8afb      	ldrh	r3, [r7, #22]
 8009cee:	1c5a      	adds	r2, r3, #1
 8009cf0:	82fa      	strh	r2, [r7, #22]
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	4b5c      	ldr	r3, [pc, #368]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009cf6:	2105      	movs	r1, #5
 8009cf8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_IN_EP;                                   /* bEndpointAddress 1 in endpoint*/
 8009cfa:	8afb      	ldrh	r3, [r7, #22]
 8009cfc:	1c5a      	adds	r2, r3, #1
 8009cfe:	82fa      	strh	r2, [r7, #22]
 8009d00:	461a      	mov	r2, r3
 8009d02:	4b59      	ldr	r3, [pc, #356]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d04:	2181      	movs	r1, #129	; 0x81
 8009d06:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x05;                                          /* bmAttributes */
 8009d08:	8afb      	ldrh	r3, [r7, #22]
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	82fa      	strh	r2, [r7, #22]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	4b55      	ldr	r3, [pc, #340]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d12:	2105      	movs	r1, #5
 8009d14:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = ((samplingFrequency/1000+2)*Channels*2)&0xFF;  /* wMaxPacketSize */ 
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	4a54      	ldr	r2, [pc, #336]	; (8009e6c <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 8009d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d1e:	099b      	lsrs	r3, r3, #6
 8009d20:	3302      	adds	r3, #2
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	79fa      	ldrb	r2, [r7, #7]
 8009d26:	fb12 f303 	smulbb	r3, r2, r3
 8009d2a:	b2da      	uxtb	r2, r3
 8009d2c:	8afb      	ldrh	r3, [r7, #22]
 8009d2e:	1c59      	adds	r1, r3, #1
 8009d30:	82f9      	strh	r1, [r7, #22]
 8009d32:	4619      	mov	r1, r3
 8009d34:	0053      	lsls	r3, r2, #1
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	4b4b      	ldr	r3, [pc, #300]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d3a:	545a      	strb	r2, [r3, r1]
  USBD_AUDIO_CfgDesc[index++] = ((samplingFrequency/1000+2)*Channels*2)>>8; 
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	4a4b      	ldr	r2, [pc, #300]	; (8009e6c <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 8009d40:	fba2 2303 	umull	r2, r3, r2, r3
 8009d44:	099b      	lsrs	r3, r3, #6
 8009d46:	3302      	adds	r3, #2
 8009d48:	79fa      	ldrb	r2, [r7, #7]
 8009d4a:	fb02 f303 	mul.w	r3, r2, r3
 8009d4e:	005b      	lsls	r3, r3, #1
 8009d50:	0a19      	lsrs	r1, r3, #8
 8009d52:	8afb      	ldrh	r3, [r7, #22]
 8009d54:	1c5a      	adds	r2, r3, #1
 8009d56:	82fa      	strh	r2, [r7, #22]
 8009d58:	461a      	mov	r2, r3
 8009d5a:	b2c9      	uxtb	r1, r1
 8009d5c:	4b42      	ldr	r3, [pc, #264]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d5e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bInterval */
 8009d60:	8afb      	ldrh	r3, [r7, #22]
 8009d62:	1c5a      	adds	r2, r3, #1
 8009d64:	82fa      	strh	r2, [r7, #22]
 8009d66:	461a      	mov	r2, r3
 8009d68:	4b3f      	ldr	r3, [pc, #252]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bRefresh */
 8009d6e:	8afb      	ldrh	r3, [r7, #22]
 8009d70:	1c5a      	adds	r2, r3, #1
 8009d72:	82fa      	strh	r2, [r7, #22]
 8009d74:	461a      	mov	r2, r3
 8009d76:	4b3c      	ldr	r3, [pc, #240]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d78:	2100      	movs	r1, #0
 8009d7a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bSynchAddress */   
 8009d7c:	8afb      	ldrh	r3, [r7, #22]
 8009d7e:	1c5a      	adds	r2, r3, #1
 8009d80:	82fa      	strh	r2, [r7, #22]
 8009d82:	461a      	mov	r2, r3
 8009d84:	4b38      	ldr	r3, [pc, #224]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d86:	2100      	movs	r1, #0
 8009d88:	5499      	strb	r1, [r3, r2]
  /* Endpoint - Audio Streaming Descriptor*/
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_ENDPOINT_DESC_SIZE;            /* bLength */
 8009d8a:	8afb      	ldrh	r3, [r7, #22]
 8009d8c:	1c5a      	adds	r2, r3, #1
 8009d8e:	82fa      	strh	r2, [r7, #22]
 8009d90:	461a      	mov	r2, r3
 8009d92:	4b35      	ldr	r3, [pc, #212]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009d94:	2107      	movs	r1, #7
 8009d96:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_ENDPOINT_DESCRIPTOR_TYPE;                /* bDescriptorType */
 8009d98:	8afb      	ldrh	r3, [r7, #22]
 8009d9a:	1c5a      	adds	r2, r3, #1
 8009d9c:	82fa      	strh	r2, [r7, #22]
 8009d9e:	461a      	mov	r2, r3
 8009da0:	4b31      	ldr	r3, [pc, #196]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009da2:	2125      	movs	r1, #37	; 0x25
 8009da4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_ENDPOINT_GENERAL;                        /* bDescriptor */
 8009da6:	8afb      	ldrh	r3, [r7, #22]
 8009da8:	1c5a      	adds	r2, r3, #1
 8009daa:	82fa      	strh	r2, [r7, #22]
 8009dac:	461a      	mov	r2, r3
 8009dae:	4b2e      	ldr	r3, [pc, #184]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009db0:	2101      	movs	r1, #1
 8009db2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bmAttributes */
 8009db4:	8afb      	ldrh	r3, [r7, #22]
 8009db6:	1c5a      	adds	r2, r3, #1
 8009db8:	82fa      	strh	r2, [r7, #22]
 8009dba:	461a      	mov	r2, r3
 8009dbc:	4b2a      	ldr	r3, [pc, #168]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bLockDelayUnits */
 8009dc2:	8afb      	ldrh	r3, [r7, #22]
 8009dc4:	1c5a      	adds	r2, r3, #1
 8009dc6:	82fa      	strh	r2, [r7, #22]
 8009dc8:	461a      	mov	r2, r3
 8009dca:	4b27      	ldr	r3, [pc, #156]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009dcc:	2100      	movs	r1, #0
 8009dce:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* wLockDelay */
 8009dd0:	8afb      	ldrh	r3, [r7, #22]
 8009dd2:	1c5a      	adds	r2, r3, #1
 8009dd4:	82fa      	strh	r2, [r7, #22]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	4b23      	ldr	r3, [pc, #140]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009dda:	2100      	movs	r1, #0
 8009ddc:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;    
 8009dde:	8afb      	ldrh	r3, [r7, #22]
 8009de0:	1c5a      	adds	r2, r3, #1
 8009de2:	82fa      	strh	r2, [r7, #22]
 8009de4:	461a      	mov	r2, r3
 8009de6:	4b20      	ldr	r3, [pc, #128]	; (8009e68 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8009de8:	2100      	movs	r1, #0
 8009dea:	5499      	strb	r1, [r3, r2]
    
  haudioInstance.paketDimension = (samplingFrequency/1000*Channels*2);
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	4a1f      	ldr	r2, [pc, #124]	; (8009e6c <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 8009df0:	fba2 2303 	umull	r2, r3, r2, r3
 8009df4:	099b      	lsrs	r3, r3, #6
 8009df6:	b29a      	uxth	r2, r3
 8009df8:	79fb      	ldrb	r3, [r7, #7]
 8009dfa:	b29b      	uxth	r3, r3
 8009dfc:	fb12 f303 	smulbb	r3, r2, r3
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	005b      	lsls	r3, r3, #1
 8009e04:	b29a      	uxth	r2, r3
 8009e06:	4b1a      	ldr	r3, [pc, #104]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e08:	825a      	strh	r2, [r3, #18]
  haudioInstance.frequency=samplingFrequency;
 8009e0a:	4a19      	ldr	r2, [pc, #100]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	6093      	str	r3, [r2, #8]
  haudioInstance.buffer_length = haudioInstance.paketDimension * AUDIO_IN_PACKET_NUM;
 8009e10:	4b17      	ldr	r3, [pc, #92]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e12:	8a5b      	ldrh	r3, [r3, #18]
 8009e14:	461a      	mov	r2, r3
 8009e16:	0052      	lsls	r2, r2, #1
 8009e18:	4413      	add	r3, r2
 8009e1a:	005b      	lsls	r3, r3, #1
 8009e1c:	b29a      	uxth	r2, r3
 8009e1e:	4b14      	ldr	r3, [pc, #80]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e20:	81da      	strh	r2, [r3, #14]
  haudioInstance.channels=Channels;  
 8009e22:	4a13      	ldr	r2, [pc, #76]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e24:	79fb      	ldrb	r3, [r7, #7]
 8009e26:	7113      	strb	r3, [r2, #4]
  haudioInstance.upper_treshold = 5;
 8009e28:	4b11      	ldr	r3, [pc, #68]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e2a:	2205      	movs	r2, #5
 8009e2c:	769a      	strb	r2, [r3, #26]
  haudioInstance.lower_treshold = 2;
 8009e2e:	4b10      	ldr	r3, [pc, #64]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e30:	2202      	movs	r2, #2
 8009e32:	76da      	strb	r2, [r3, #27]
  haudioInstance.state = STATE_USB_WAITING_FOR_INIT;
 8009e34:	4b0e      	ldr	r3, [pc, #56]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e36:	2200      	movs	r2, #0
 8009e38:	751a      	strb	r2, [r3, #20]
  haudioInstance.wr_ptr = 3 * haudioInstance.paketDimension;
 8009e3a:	4b0d      	ldr	r3, [pc, #52]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e3c:	8a5b      	ldrh	r3, [r3, #18]
 8009e3e:	461a      	mov	r2, r3
 8009e40:	0052      	lsls	r2, r2, #1
 8009e42:	4413      	add	r3, r2
 8009e44:	b29a      	uxth	r2, r3
 8009e46:	4b0a      	ldr	r3, [pc, #40]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e48:	831a      	strh	r2, [r3, #24]
  haudioInstance.rd_ptr = 0;  
 8009e4a:	4b09      	ldr	r3, [pc, #36]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	82da      	strh	r2, [r3, #22]
  haudioInstance.dataAmount=0;
 8009e50:	4b07      	ldr	r3, [pc, #28]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	821a      	strh	r2, [r3, #16]
  haudioInstance.buffer = 0;
 8009e56:	4b06      	ldr	r3, [pc, #24]	; (8009e70 <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	661a      	str	r2, [r3, #96]	; 0x60
}
 8009e5c:	bf00      	nop
 8009e5e:	371c      	adds	r7, #28
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr
 8009e68:	20002c9c 	.word	0x20002c9c
 8009e6c:	10624dd3 	.word	0x10624dd3
 8009e70:	20002c38 	.word	0x20002c38

08009e74 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b086      	sub	sp, #24
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	60f8      	str	r0, [r7, #12]
 8009e7c:	60b9      	str	r1, [r7, #8]
 8009e7e:	4613      	mov	r3, r2
 8009e80:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d101      	bne.n	8009e8c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009e88:	2303      	movs	r3, #3
 8009e8a:	e01f      	b.n	8009ecc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d003      	beq.n	8009eb2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	79fa      	ldrb	r2, [r7, #7]
 8009ebe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009ec0:	68f8      	ldr	r0, [r7, #12]
 8009ec2:	f7f7 f927 	bl	8001114 <USBD_LL_Init>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009eca:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3718      	adds	r7, #24
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d101      	bne.n	8009eec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e025      	b.n	8009f38 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	683a      	ldr	r2, [r7, #0]
 8009ef0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	32ae      	adds	r2, #174	; 0xae
 8009efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00f      	beq.n	8009f28 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	32ae      	adds	r2, #174	; 0xae
 8009f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f18:	f107 020e 	add.w	r2, r7, #14
 8009f1c:	4610      	mov	r0, r2
 8009f1e:	4798      	blx	r3
 8009f20:	4602      	mov	r2, r0
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009f2e:	1c5a      	adds	r2, r3, #1
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009f36:	2300      	movs	r3, #0
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3710      	adds	r7, #16
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b082      	sub	sp, #8
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f7f7 f92b 	bl	80011a4 <USBD_LL_Start>
 8009f4e:	4603      	mov	r3, r0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009f60:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	370c      	adds	r7, #12
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr

08009f6e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b084      	sub	sp, #16
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	460b      	mov	r3, r1
 8009f78:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d009      	beq.n	8009f9c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	78fa      	ldrb	r2, [r7, #3]
 8009f92:	4611      	mov	r1, r2
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	4798      	blx	r3
 8009f98:	4603      	mov	r3, r0
 8009f9a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3710      	adds	r7, #16
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
 8009fae:	460b      	mov	r3, r1
 8009fb0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	78fa      	ldrb	r2, [r7, #3]
 8009fc0:	4611      	mov	r1, r2
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	4798      	blx	r3
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d001      	beq.n	8009fd0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009fcc:	2303      	movs	r3, #3
 8009fce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}

08009fda <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b084      	sub	sp, #16
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6078      	str	r0, [r7, #4]
 8009fe2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009fea:	6839      	ldr	r1, [r7, #0]
 8009fec:	4618      	mov	r0, r3
 8009fee:	f001 f8b2 	bl	800b156 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a000:	461a      	mov	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a00e:	f003 031f 	and.w	r3, r3, #31
 800a012:	2b02      	cmp	r3, #2
 800a014:	d01a      	beq.n	800a04c <USBD_LL_SetupStage+0x72>
 800a016:	2b02      	cmp	r3, #2
 800a018:	d822      	bhi.n	800a060 <USBD_LL_SetupStage+0x86>
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d002      	beq.n	800a024 <USBD_LL_SetupStage+0x4a>
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d00a      	beq.n	800a038 <USBD_LL_SetupStage+0x5e>
 800a022:	e01d      	b.n	800a060 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a02a:	4619      	mov	r1, r3
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f000 fb09 	bl	800a644 <USBD_StdDevReq>
 800a032:	4603      	mov	r3, r0
 800a034:	73fb      	strb	r3, [r7, #15]
      break;
 800a036:	e020      	b.n	800a07a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a03e:	4619      	mov	r1, r3
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 fb71 	bl	800a728 <USBD_StdItfReq>
 800a046:	4603      	mov	r3, r0
 800a048:	73fb      	strb	r3, [r7, #15]
      break;
 800a04a:	e016      	b.n	800a07a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a052:	4619      	mov	r1, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 fbd3 	bl	800a800 <USBD_StdEPReq>
 800a05a:	4603      	mov	r3, r0
 800a05c:	73fb      	strb	r3, [r7, #15]
      break;
 800a05e:	e00c      	b.n	800a07a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a066:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	4619      	mov	r1, r3
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f7f7 f8e7 	bl	8001242 <USBD_LL_StallEP>
 800a074:	4603      	mov	r3, r0
 800a076:	73fb      	strb	r3, [r7, #15]
      break;
 800a078:	bf00      	nop
  }

  return ret;
 800a07a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	460b      	mov	r3, r1
 800a08e:	607a      	str	r2, [r7, #4]
 800a090:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a092:	2300      	movs	r3, #0
 800a094:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a096:	7afb      	ldrb	r3, [r7, #11]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d16e      	bne.n	800a17a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a0a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a0aa:	2b03      	cmp	r3, #3
 800a0ac:	f040 8098 	bne.w	800a1e0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	689a      	ldr	r2, [r3, #8]
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	68db      	ldr	r3, [r3, #12]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d913      	bls.n	800a0e4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	689a      	ldr	r2, [r3, #8]
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	1ad2      	subs	r2, r2, r3
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	68da      	ldr	r2, [r3, #12]
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	bf28      	it	cs
 800a0d6:	4613      	movcs	r3, r2
 800a0d8:	461a      	mov	r2, r3
 800a0da:	6879      	ldr	r1, [r7, #4]
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f001 f92e 	bl	800b33e <USBD_CtlContinueRx>
 800a0e2:	e07d      	b.n	800a1e0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a0ea:	f003 031f 	and.w	r3, r3, #31
 800a0ee:	2b02      	cmp	r3, #2
 800a0f0:	d014      	beq.n	800a11c <USBD_LL_DataOutStage+0x98>
 800a0f2:	2b02      	cmp	r3, #2
 800a0f4:	d81d      	bhi.n	800a132 <USBD_LL_DataOutStage+0xae>
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d002      	beq.n	800a100 <USBD_LL_DataOutStage+0x7c>
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d003      	beq.n	800a106 <USBD_LL_DataOutStage+0x82>
 800a0fe:	e018      	b.n	800a132 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a100:	2300      	movs	r3, #0
 800a102:	75bb      	strb	r3, [r7, #22]
            break;
 800a104:	e018      	b.n	800a138 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	4619      	mov	r1, r3
 800a110:	68f8      	ldr	r0, [r7, #12]
 800a112:	f000 fa5e 	bl	800a5d2 <USBD_CoreFindIF>
 800a116:	4603      	mov	r3, r0
 800a118:	75bb      	strb	r3, [r7, #22]
            break;
 800a11a:	e00d      	b.n	800a138 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a122:	b2db      	uxtb	r3, r3
 800a124:	4619      	mov	r1, r3
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f000 fa60 	bl	800a5ec <USBD_CoreFindEP>
 800a12c:	4603      	mov	r3, r0
 800a12e:	75bb      	strb	r3, [r7, #22]
            break;
 800a130:	e002      	b.n	800a138 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a132:	2300      	movs	r3, #0
 800a134:	75bb      	strb	r3, [r7, #22]
            break;
 800a136:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a138:	7dbb      	ldrb	r3, [r7, #22]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d119      	bne.n	800a172 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a144:	b2db      	uxtb	r3, r3
 800a146:	2b03      	cmp	r3, #3
 800a148:	d113      	bne.n	800a172 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a14a:	7dba      	ldrb	r2, [r7, #22]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	32ae      	adds	r2, #174	; 0xae
 800a150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a154:	691b      	ldr	r3, [r3, #16]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d00b      	beq.n	800a172 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a15a:	7dba      	ldrb	r2, [r7, #22]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a162:	7dba      	ldrb	r2, [r7, #22]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	32ae      	adds	r2, #174	; 0xae
 800a168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a16c:	691b      	ldr	r3, [r3, #16]
 800a16e:	68f8      	ldr	r0, [r7, #12]
 800a170:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a172:	68f8      	ldr	r0, [r7, #12]
 800a174:	f001 f8f4 	bl	800b360 <USBD_CtlSendStatus>
 800a178:	e032      	b.n	800a1e0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a17a:	7afb      	ldrb	r3, [r7, #11]
 800a17c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a180:	b2db      	uxtb	r3, r3
 800a182:	4619      	mov	r1, r3
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f000 fa31 	bl	800a5ec <USBD_CoreFindEP>
 800a18a:	4603      	mov	r3, r0
 800a18c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a18e:	7dbb      	ldrb	r3, [r7, #22]
 800a190:	2bff      	cmp	r3, #255	; 0xff
 800a192:	d025      	beq.n	800a1e0 <USBD_LL_DataOutStage+0x15c>
 800a194:	7dbb      	ldrb	r3, [r7, #22]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d122      	bne.n	800a1e0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1a0:	b2db      	uxtb	r3, r3
 800a1a2:	2b03      	cmp	r3, #3
 800a1a4:	d117      	bne.n	800a1d6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a1a6:	7dba      	ldrb	r2, [r7, #22]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	32ae      	adds	r2, #174	; 0xae
 800a1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d00f      	beq.n	800a1d6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a1b6:	7dba      	ldrb	r2, [r7, #22]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a1be:	7dba      	ldrb	r2, [r7, #22]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	32ae      	adds	r2, #174	; 0xae
 800a1c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c8:	699b      	ldr	r3, [r3, #24]
 800a1ca:	7afa      	ldrb	r2, [r7, #11]
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	4798      	blx	r3
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a1d6:	7dfb      	ldrb	r3, [r7, #23]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d001      	beq.n	800a1e0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a1dc:	7dfb      	ldrb	r3, [r7, #23]
 800a1de:	e000      	b.n	800a1e2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a1e0:	2300      	movs	r3, #0
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3718      	adds	r7, #24
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}

0800a1ea <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a1ea:	b580      	push	{r7, lr}
 800a1ec:	b086      	sub	sp, #24
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	60f8      	str	r0, [r7, #12]
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	607a      	str	r2, [r7, #4]
 800a1f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a1f8:	7afb      	ldrb	r3, [r7, #11]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d16f      	bne.n	800a2de <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3314      	adds	r3, #20
 800a202:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a20a:	2b02      	cmp	r3, #2
 800a20c:	d15a      	bne.n	800a2c4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	689a      	ldr	r2, [r3, #8]
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	68db      	ldr	r3, [r3, #12]
 800a216:	429a      	cmp	r2, r3
 800a218:	d914      	bls.n	800a244 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	689a      	ldr	r2, [r3, #8]
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	68db      	ldr	r3, [r3, #12]
 800a222:	1ad2      	subs	r2, r2, r3
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	461a      	mov	r2, r3
 800a22e:	6879      	ldr	r1, [r7, #4]
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	f001 f856 	bl	800b2e2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a236:	2300      	movs	r3, #0
 800a238:	2200      	movs	r2, #0
 800a23a:	2100      	movs	r1, #0
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7f7 f87a 	bl	8001336 <USBD_LL_PrepareReceive>
 800a242:	e03f      	b.n	800a2c4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	68da      	ldr	r2, [r3, #12]
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d11c      	bne.n	800a28a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a258:	429a      	cmp	r2, r3
 800a25a:	d316      	bcc.n	800a28a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a266:	429a      	cmp	r2, r3
 800a268:	d20f      	bcs.n	800a28a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a26a:	2200      	movs	r2, #0
 800a26c:	2100      	movs	r1, #0
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	f001 f837 	bl	800b2e2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2200      	movs	r2, #0
 800a278:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a27c:	2300      	movs	r3, #0
 800a27e:	2200      	movs	r2, #0
 800a280:	2100      	movs	r1, #0
 800a282:	68f8      	ldr	r0, [r7, #12]
 800a284:	f7f7 f857 	bl	8001336 <USBD_LL_PrepareReceive>
 800a288:	e01c      	b.n	800a2c4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a290:	b2db      	uxtb	r3, r3
 800a292:	2b03      	cmp	r3, #3
 800a294:	d10f      	bne.n	800a2b6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a29c:	68db      	ldr	r3, [r3, #12]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d009      	beq.n	800a2b6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2b6:	2180      	movs	r1, #128	; 0x80
 800a2b8:	68f8      	ldr	r0, [r7, #12]
 800a2ba:	f7f6 ffc2 	bl	8001242 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a2be:	68f8      	ldr	r0, [r7, #12]
 800a2c0:	f001 f861 	bl	800b386 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d03a      	beq.n	800a344 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f7ff fe42 	bl	8009f58 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a2dc:	e032      	b.n	800a344 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a2de:	7afb      	ldrb	r3, [r7, #11]
 800a2e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	4619      	mov	r1, r3
 800a2e8:	68f8      	ldr	r0, [r7, #12]
 800a2ea:	f000 f97f 	bl	800a5ec <USBD_CoreFindEP>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2f2:	7dfb      	ldrb	r3, [r7, #23]
 800a2f4:	2bff      	cmp	r3, #255	; 0xff
 800a2f6:	d025      	beq.n	800a344 <USBD_LL_DataInStage+0x15a>
 800a2f8:	7dfb      	ldrb	r3, [r7, #23]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d122      	bne.n	800a344 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a304:	b2db      	uxtb	r3, r3
 800a306:	2b03      	cmp	r3, #3
 800a308:	d11c      	bne.n	800a344 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a30a:	7dfa      	ldrb	r2, [r7, #23]
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	32ae      	adds	r2, #174	; 0xae
 800a310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a314:	695b      	ldr	r3, [r3, #20]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d014      	beq.n	800a344 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a31a:	7dfa      	ldrb	r2, [r7, #23]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a322:	7dfa      	ldrb	r2, [r7, #23]
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	32ae      	adds	r2, #174	; 0xae
 800a328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a32c:	695b      	ldr	r3, [r3, #20]
 800a32e:	7afa      	ldrb	r2, [r7, #11]
 800a330:	4611      	mov	r1, r2
 800a332:	68f8      	ldr	r0, [r7, #12]
 800a334:	4798      	blx	r3
 800a336:	4603      	mov	r3, r0
 800a338:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a33a:	7dbb      	ldrb	r3, [r7, #22]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d001      	beq.n	800a344 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a340:	7dbb      	ldrb	r3, [r7, #22]
 800a342:	e000      	b.n	800a346 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3718      	adds	r7, #24
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a34e:	b580      	push	{r7, lr}
 800a350:	b084      	sub	sp, #16
 800a352:	af00      	add	r7, sp, #0
 800a354:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a356:	2300      	movs	r3, #0
 800a358:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2200      	movs	r2, #0
 800a374:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a386:	2b00      	cmp	r3, #0
 800a388:	d014      	beq.n	800a3b4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00e      	beq.n	800a3b4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	6852      	ldr	r2, [r2, #4]
 800a3a2:	b2d2      	uxtb	r2, r2
 800a3a4:	4611      	mov	r1, r2
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	4798      	blx	r3
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d001      	beq.n	800a3b4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a3b0:	2303      	movs	r3, #3
 800a3b2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a3b4:	2340      	movs	r3, #64	; 0x40
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	2100      	movs	r1, #0
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f7f6 ff01 	bl	80011c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2240      	movs	r2, #64	; 0x40
 800a3cc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a3d0:	2340      	movs	r3, #64	; 0x40
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	2180      	movs	r1, #128	; 0x80
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7f6 fef3 	bl	80011c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2201      	movs	r2, #1
 800a3e0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2240      	movs	r2, #64	; 0x40
 800a3e6:	621a      	str	r2, [r3, #32]

  return ret;
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3710      	adds	r7, #16
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a3f2:	b480      	push	{r7}
 800a3f4:	b083      	sub	sp, #12
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	78fa      	ldrb	r2, [r7, #3]
 800a402:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	370c      	adds	r7, #12
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a412:	b480      	push	{r7}
 800a414:	b083      	sub	sp, #12
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a420:	b2da      	uxtb	r2, r3
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2204      	movs	r2, #4
 800a42c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	370c      	adds	r7, #12
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a43e:	b480      	push	{r7}
 800a440:	b083      	sub	sp, #12
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	2b04      	cmp	r3, #4
 800a450:	d106      	bne.n	800a460 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a458:	b2da      	uxtb	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	370c      	adds	r7, #12
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr

0800a46e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a46e:	b580      	push	{r7, lr}
 800a470:	b082      	sub	sp, #8
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b03      	cmp	r3, #3
 800a480:	d110      	bne.n	800a4a4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d00b      	beq.n	800a4a4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a492:	69db      	ldr	r3, [r3, #28]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d005      	beq.n	800a4a4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a49e:	69db      	ldr	r3, [r3, #28]
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a4a4:	2300      	movs	r3, #0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3708      	adds	r7, #8
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}

0800a4ae <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b082      	sub	sp, #8
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	32ae      	adds	r2, #174	; 0xae
 800a4c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d101      	bne.n	800a4d0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	e01c      	b.n	800a50a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b03      	cmp	r3, #3
 800a4da:	d115      	bne.n	800a508 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	32ae      	adds	r2, #174	; 0xae
 800a4e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ea:	6a1b      	ldr	r3, [r3, #32]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00b      	beq.n	800a508 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	32ae      	adds	r2, #174	; 0xae
 800a4fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4fe:	6a1b      	ldr	r3, [r3, #32]
 800a500:	78fa      	ldrb	r2, [r7, #3]
 800a502:	4611      	mov	r1, r2
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a508:	2300      	movs	r3, #0
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3708      	adds	r7, #8
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}

0800a512 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a512:	b580      	push	{r7, lr}
 800a514:	b082      	sub	sp, #8
 800a516:	af00      	add	r7, sp, #0
 800a518:	6078      	str	r0, [r7, #4]
 800a51a:	460b      	mov	r3, r1
 800a51c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	32ae      	adds	r2, #174	; 0xae
 800a528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d101      	bne.n	800a534 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a530:	2303      	movs	r3, #3
 800a532:	e01c      	b.n	800a56e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	2b03      	cmp	r3, #3
 800a53e:	d115      	bne.n	800a56c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	32ae      	adds	r2, #174	; 0xae
 800a54a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a550:	2b00      	cmp	r3, #0
 800a552:	d00b      	beq.n	800a56c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	32ae      	adds	r2, #174	; 0xae
 800a55e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a564:	78fa      	ldrb	r2, [r7, #3]
 800a566:	4611      	mov	r1, r2
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a56c:	2300      	movs	r3, #0
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3708      	adds	r7, #8
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}

0800a576 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a576:	b480      	push	{r7}
 800a578:	b083      	sub	sp, #12
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a57e:	2300      	movs	r3, #0
}
 800a580:	4618      	mov	r0, r3
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b084      	sub	sp, #16
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a594:	2300      	movs	r3, #0
 800a596:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d00e      	beq.n	800a5c8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	6852      	ldr	r2, [r2, #4]
 800a5b6:	b2d2      	uxtb	r2, r2
 800a5b8:	4611      	mov	r1, r2
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	4798      	blx	r3
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a5c4:	2303      	movs	r3, #3
 800a5c6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a5c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3710      	adds	r7, #16
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}

0800a5d2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a5d2:	b480      	push	{r7}
 800a5d4:	b083      	sub	sp, #12
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
 800a5da:	460b      	mov	r3, r1
 800a5dc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a5de:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a5f8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	370c      	adds	r7, #12
 800a5fe:	46bd      	mov	sp, r7
 800a600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a604:	4770      	bx	lr

0800a606 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a606:	b480      	push	{r7}
 800a608:	b087      	sub	sp, #28
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	781b      	ldrb	r3, [r3, #0]
 800a616:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	3301      	adds	r3, #1
 800a61c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a624:	8a3b      	ldrh	r3, [r7, #16]
 800a626:	021b      	lsls	r3, r3, #8
 800a628:	b21a      	sxth	r2, r3
 800a62a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a62e:	4313      	orrs	r3, r2
 800a630:	b21b      	sxth	r3, r3
 800a632:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a634:	89fb      	ldrh	r3, [r7, #14]
}
 800a636:	4618      	mov	r0, r3
 800a638:	371c      	adds	r7, #28
 800a63a:	46bd      	mov	sp, r7
 800a63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a640:	4770      	bx	lr
	...

0800a644 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a64e:	2300      	movs	r3, #0
 800a650:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a65a:	2b40      	cmp	r3, #64	; 0x40
 800a65c:	d005      	beq.n	800a66a <USBD_StdDevReq+0x26>
 800a65e:	2b40      	cmp	r3, #64	; 0x40
 800a660:	d857      	bhi.n	800a712 <USBD_StdDevReq+0xce>
 800a662:	2b00      	cmp	r3, #0
 800a664:	d00f      	beq.n	800a686 <USBD_StdDevReq+0x42>
 800a666:	2b20      	cmp	r3, #32
 800a668:	d153      	bne.n	800a712 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	32ae      	adds	r2, #174	; 0xae
 800a674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	6839      	ldr	r1, [r7, #0]
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	4798      	blx	r3
 800a680:	4603      	mov	r3, r0
 800a682:	73fb      	strb	r3, [r7, #15]
      break;
 800a684:	e04a      	b.n	800a71c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	785b      	ldrb	r3, [r3, #1]
 800a68a:	2b09      	cmp	r3, #9
 800a68c:	d83b      	bhi.n	800a706 <USBD_StdDevReq+0xc2>
 800a68e:	a201      	add	r2, pc, #4	; (adr r2, 800a694 <USBD_StdDevReq+0x50>)
 800a690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a694:	0800a6e9 	.word	0x0800a6e9
 800a698:	0800a6fd 	.word	0x0800a6fd
 800a69c:	0800a707 	.word	0x0800a707
 800a6a0:	0800a6f3 	.word	0x0800a6f3
 800a6a4:	0800a707 	.word	0x0800a707
 800a6a8:	0800a6c7 	.word	0x0800a6c7
 800a6ac:	0800a6bd 	.word	0x0800a6bd
 800a6b0:	0800a707 	.word	0x0800a707
 800a6b4:	0800a6df 	.word	0x0800a6df
 800a6b8:	0800a6d1 	.word	0x0800a6d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 fa3c 	bl	800ab3c <USBD_GetDescriptor>
          break;
 800a6c4:	e024      	b.n	800a710 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a6c6:	6839      	ldr	r1, [r7, #0]
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 fba1 	bl	800ae10 <USBD_SetAddress>
          break;
 800a6ce:	e01f      	b.n	800a710 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a6d0:	6839      	ldr	r1, [r7, #0]
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 fbe0 	bl	800ae98 <USBD_SetConfig>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	73fb      	strb	r3, [r7, #15]
          break;
 800a6dc:	e018      	b.n	800a710 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a6de:	6839      	ldr	r1, [r7, #0]
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 fc83 	bl	800afec <USBD_GetConfig>
          break;
 800a6e6:	e013      	b.n	800a710 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a6e8:	6839      	ldr	r1, [r7, #0]
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 fcb4 	bl	800b058 <USBD_GetStatus>
          break;
 800a6f0:	e00e      	b.n	800a710 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a6f2:	6839      	ldr	r1, [r7, #0]
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 fce3 	bl	800b0c0 <USBD_SetFeature>
          break;
 800a6fa:	e009      	b.n	800a710 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a6fc:	6839      	ldr	r1, [r7, #0]
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 fd07 	bl	800b112 <USBD_ClrFeature>
          break;
 800a704:	e004      	b.n	800a710 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f000 fd5e 	bl	800b1ca <USBD_CtlError>
          break;
 800a70e:	bf00      	nop
      }
      break;
 800a710:	e004      	b.n	800a71c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a712:	6839      	ldr	r1, [r7, #0]
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 fd58 	bl	800b1ca <USBD_CtlError>
      break;
 800a71a:	bf00      	nop
  }

  return ret;
 800a71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3710      	adds	r7, #16
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop

0800a728 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a732:	2300      	movs	r3, #0
 800a734:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	781b      	ldrb	r3, [r3, #0]
 800a73a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a73e:	2b40      	cmp	r3, #64	; 0x40
 800a740:	d005      	beq.n	800a74e <USBD_StdItfReq+0x26>
 800a742:	2b40      	cmp	r3, #64	; 0x40
 800a744:	d852      	bhi.n	800a7ec <USBD_StdItfReq+0xc4>
 800a746:	2b00      	cmp	r3, #0
 800a748:	d001      	beq.n	800a74e <USBD_StdItfReq+0x26>
 800a74a:	2b20      	cmp	r3, #32
 800a74c:	d14e      	bne.n	800a7ec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a754:	b2db      	uxtb	r3, r3
 800a756:	3b01      	subs	r3, #1
 800a758:	2b02      	cmp	r3, #2
 800a75a:	d840      	bhi.n	800a7de <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	889b      	ldrh	r3, [r3, #4]
 800a760:	b2db      	uxtb	r3, r3
 800a762:	2b02      	cmp	r3, #2
 800a764:	d836      	bhi.n	800a7d4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	889b      	ldrh	r3, [r3, #4]
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	4619      	mov	r1, r3
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f7ff ff2f 	bl	800a5d2 <USBD_CoreFindIF>
 800a774:	4603      	mov	r3, r0
 800a776:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a778:	7bbb      	ldrb	r3, [r7, #14]
 800a77a:	2bff      	cmp	r3, #255	; 0xff
 800a77c:	d01d      	beq.n	800a7ba <USBD_StdItfReq+0x92>
 800a77e:	7bbb      	ldrb	r3, [r7, #14]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d11a      	bne.n	800a7ba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a784:	7bba      	ldrb	r2, [r7, #14]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	32ae      	adds	r2, #174	; 0xae
 800a78a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d00f      	beq.n	800a7b4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a794:	7bba      	ldrb	r2, [r7, #14]
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a79c:	7bba      	ldrb	r2, [r7, #14]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	32ae      	adds	r2, #174	; 0xae
 800a7a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7a6:	689b      	ldr	r3, [r3, #8]
 800a7a8:	6839      	ldr	r1, [r7, #0]
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	4798      	blx	r3
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a7b2:	e004      	b.n	800a7be <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a7b8:	e001      	b.n	800a7be <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	88db      	ldrh	r3, [r3, #6]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d110      	bne.n	800a7e8 <USBD_StdItfReq+0xc0>
 800a7c6:	7bfb      	ldrb	r3, [r7, #15]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10d      	bne.n	800a7e8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 fdc7 	bl	800b360 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a7d2:	e009      	b.n	800a7e8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a7d4:	6839      	ldr	r1, [r7, #0]
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 fcf7 	bl	800b1ca <USBD_CtlError>
          break;
 800a7dc:	e004      	b.n	800a7e8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a7de:	6839      	ldr	r1, [r7, #0]
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 fcf2 	bl	800b1ca <USBD_CtlError>
          break;
 800a7e6:	e000      	b.n	800a7ea <USBD_StdItfReq+0xc2>
          break;
 800a7e8:	bf00      	nop
      }
      break;
 800a7ea:	e004      	b.n	800a7f6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 fceb 	bl	800b1ca <USBD_CtlError>
      break;
 800a7f4:	bf00      	nop
  }

  return ret;
 800a7f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3710      	adds	r7, #16
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a80a:	2300      	movs	r3, #0
 800a80c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	889b      	ldrh	r3, [r3, #4]
 800a812:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a81c:	2b40      	cmp	r3, #64	; 0x40
 800a81e:	d007      	beq.n	800a830 <USBD_StdEPReq+0x30>
 800a820:	2b40      	cmp	r3, #64	; 0x40
 800a822:	f200 817f 	bhi.w	800ab24 <USBD_StdEPReq+0x324>
 800a826:	2b00      	cmp	r3, #0
 800a828:	d02a      	beq.n	800a880 <USBD_StdEPReq+0x80>
 800a82a:	2b20      	cmp	r3, #32
 800a82c:	f040 817a 	bne.w	800ab24 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a830:	7bbb      	ldrb	r3, [r7, #14]
 800a832:	4619      	mov	r1, r3
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f7ff fed9 	bl	800a5ec <USBD_CoreFindEP>
 800a83a:	4603      	mov	r3, r0
 800a83c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a83e:	7b7b      	ldrb	r3, [r7, #13]
 800a840:	2bff      	cmp	r3, #255	; 0xff
 800a842:	f000 8174 	beq.w	800ab2e <USBD_StdEPReq+0x32e>
 800a846:	7b7b      	ldrb	r3, [r7, #13]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f040 8170 	bne.w	800ab2e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a84e:	7b7a      	ldrb	r2, [r7, #13]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a856:	7b7a      	ldrb	r2, [r7, #13]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	32ae      	adds	r2, #174	; 0xae
 800a85c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	2b00      	cmp	r3, #0
 800a864:	f000 8163 	beq.w	800ab2e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a868:	7b7a      	ldrb	r2, [r7, #13]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	32ae      	adds	r2, #174	; 0xae
 800a86e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	6839      	ldr	r1, [r7, #0]
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	4798      	blx	r3
 800a87a:	4603      	mov	r3, r0
 800a87c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a87e:	e156      	b.n	800ab2e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	785b      	ldrb	r3, [r3, #1]
 800a884:	2b03      	cmp	r3, #3
 800a886:	d008      	beq.n	800a89a <USBD_StdEPReq+0x9a>
 800a888:	2b03      	cmp	r3, #3
 800a88a:	f300 8145 	bgt.w	800ab18 <USBD_StdEPReq+0x318>
 800a88e:	2b00      	cmp	r3, #0
 800a890:	f000 809b 	beq.w	800a9ca <USBD_StdEPReq+0x1ca>
 800a894:	2b01      	cmp	r3, #1
 800a896:	d03c      	beq.n	800a912 <USBD_StdEPReq+0x112>
 800a898:	e13e      	b.n	800ab18 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8a0:	b2db      	uxtb	r3, r3
 800a8a2:	2b02      	cmp	r3, #2
 800a8a4:	d002      	beq.n	800a8ac <USBD_StdEPReq+0xac>
 800a8a6:	2b03      	cmp	r3, #3
 800a8a8:	d016      	beq.n	800a8d8 <USBD_StdEPReq+0xd8>
 800a8aa:	e02c      	b.n	800a906 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a8ac:	7bbb      	ldrb	r3, [r7, #14]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00d      	beq.n	800a8ce <USBD_StdEPReq+0xce>
 800a8b2:	7bbb      	ldrb	r3, [r7, #14]
 800a8b4:	2b80      	cmp	r3, #128	; 0x80
 800a8b6:	d00a      	beq.n	800a8ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8b8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f7f6 fcc0 	bl	8001242 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8c2:	2180      	movs	r1, #128	; 0x80
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f7f6 fcbc 	bl	8001242 <USBD_LL_StallEP>
 800a8ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a8cc:	e020      	b.n	800a910 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a8ce:	6839      	ldr	r1, [r7, #0]
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f000 fc7a 	bl	800b1ca <USBD_CtlError>
              break;
 800a8d6:	e01b      	b.n	800a910 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	885b      	ldrh	r3, [r3, #2]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10e      	bne.n	800a8fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a8e0:	7bbb      	ldrb	r3, [r7, #14]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00b      	beq.n	800a8fe <USBD_StdEPReq+0xfe>
 800a8e6:	7bbb      	ldrb	r3, [r7, #14]
 800a8e8:	2b80      	cmp	r3, #128	; 0x80
 800a8ea:	d008      	beq.n	800a8fe <USBD_StdEPReq+0xfe>
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	88db      	ldrh	r3, [r3, #6]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d104      	bne.n	800a8fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8f4:	7bbb      	ldrb	r3, [r7, #14]
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7f6 fca2 	bl	8001242 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 fd2e 	bl	800b360 <USBD_CtlSendStatus>

              break;
 800a904:	e004      	b.n	800a910 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a906:	6839      	ldr	r1, [r7, #0]
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 fc5e 	bl	800b1ca <USBD_CtlError>
              break;
 800a90e:	bf00      	nop
          }
          break;
 800a910:	e107      	b.n	800ab22 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a918:	b2db      	uxtb	r3, r3
 800a91a:	2b02      	cmp	r3, #2
 800a91c:	d002      	beq.n	800a924 <USBD_StdEPReq+0x124>
 800a91e:	2b03      	cmp	r3, #3
 800a920:	d016      	beq.n	800a950 <USBD_StdEPReq+0x150>
 800a922:	e04b      	b.n	800a9bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a924:	7bbb      	ldrb	r3, [r7, #14]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d00d      	beq.n	800a946 <USBD_StdEPReq+0x146>
 800a92a:	7bbb      	ldrb	r3, [r7, #14]
 800a92c:	2b80      	cmp	r3, #128	; 0x80
 800a92e:	d00a      	beq.n	800a946 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a930:	7bbb      	ldrb	r3, [r7, #14]
 800a932:	4619      	mov	r1, r3
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7f6 fc84 	bl	8001242 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a93a:	2180      	movs	r1, #128	; 0x80
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f7f6 fc80 	bl	8001242 <USBD_LL_StallEP>
 800a942:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a944:	e040      	b.n	800a9c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a946:	6839      	ldr	r1, [r7, #0]
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 fc3e 	bl	800b1ca <USBD_CtlError>
              break;
 800a94e:	e03b      	b.n	800a9c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	885b      	ldrh	r3, [r3, #2]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d136      	bne.n	800a9c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a958:	7bbb      	ldrb	r3, [r7, #14]
 800a95a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d004      	beq.n	800a96c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a962:	7bbb      	ldrb	r3, [r7, #14]
 800a964:	4619      	mov	r1, r3
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f7f6 fc7e 	bl	8001268 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 fcf7 	bl	800b360 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a972:	7bbb      	ldrb	r3, [r7, #14]
 800a974:	4619      	mov	r1, r3
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7ff fe38 	bl	800a5ec <USBD_CoreFindEP>
 800a97c:	4603      	mov	r3, r0
 800a97e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a980:	7b7b      	ldrb	r3, [r7, #13]
 800a982:	2bff      	cmp	r3, #255	; 0xff
 800a984:	d01f      	beq.n	800a9c6 <USBD_StdEPReq+0x1c6>
 800a986:	7b7b      	ldrb	r3, [r7, #13]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d11c      	bne.n	800a9c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a98c:	7b7a      	ldrb	r2, [r7, #13]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a994:	7b7a      	ldrb	r2, [r7, #13]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	32ae      	adds	r2, #174	; 0xae
 800a99a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d010      	beq.n	800a9c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a9a4:	7b7a      	ldrb	r2, [r7, #13]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	32ae      	adds	r2, #174	; 0xae
 800a9aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	6839      	ldr	r1, [r7, #0]
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	4798      	blx	r3
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a9ba:	e004      	b.n	800a9c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a9bc:	6839      	ldr	r1, [r7, #0]
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 fc03 	bl	800b1ca <USBD_CtlError>
              break;
 800a9c4:	e000      	b.n	800a9c8 <USBD_StdEPReq+0x1c8>
              break;
 800a9c6:	bf00      	nop
          }
          break;
 800a9c8:	e0ab      	b.n	800ab22 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9d0:	b2db      	uxtb	r3, r3
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	d002      	beq.n	800a9dc <USBD_StdEPReq+0x1dc>
 800a9d6:	2b03      	cmp	r3, #3
 800a9d8:	d032      	beq.n	800aa40 <USBD_StdEPReq+0x240>
 800a9da:	e097      	b.n	800ab0c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9dc:	7bbb      	ldrb	r3, [r7, #14]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d007      	beq.n	800a9f2 <USBD_StdEPReq+0x1f2>
 800a9e2:	7bbb      	ldrb	r3, [r7, #14]
 800a9e4:	2b80      	cmp	r3, #128	; 0x80
 800a9e6:	d004      	beq.n	800a9f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a9e8:	6839      	ldr	r1, [r7, #0]
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 fbed 	bl	800b1ca <USBD_CtlError>
                break;
 800a9f0:	e091      	b.n	800ab16 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	da0b      	bge.n	800aa12 <USBD_StdEPReq+0x212>
 800a9fa:	7bbb      	ldrb	r3, [r7, #14]
 800a9fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa00:	4613      	mov	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4413      	add	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	3310      	adds	r3, #16
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	3304      	adds	r3, #4
 800aa10:	e00b      	b.n	800aa2a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aa12:	7bbb      	ldrb	r3, [r7, #14]
 800aa14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa18:	4613      	mov	r3, r2
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	4413      	add	r3, r2
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aa24:	687a      	ldr	r2, [r7, #4]
 800aa26:	4413      	add	r3, r2
 800aa28:	3304      	adds	r3, #4
 800aa2a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	2202      	movs	r2, #2
 800aa36:	4619      	mov	r1, r3
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 fc37 	bl	800b2ac <USBD_CtlSendData>
              break;
 800aa3e:	e06a      	b.n	800ab16 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800aa40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	da11      	bge.n	800aa6c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aa48:	7bbb      	ldrb	r3, [r7, #14]
 800aa4a:	f003 020f 	and.w	r2, r3, #15
 800aa4e:	6879      	ldr	r1, [r7, #4]
 800aa50:	4613      	mov	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4413      	add	r3, r2
 800aa56:	009b      	lsls	r3, r3, #2
 800aa58:	440b      	add	r3, r1
 800aa5a:	3324      	adds	r3, #36	; 0x24
 800aa5c:	881b      	ldrh	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d117      	bne.n	800aa92 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa62:	6839      	ldr	r1, [r7, #0]
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f000 fbb0 	bl	800b1ca <USBD_CtlError>
                  break;
 800aa6a:	e054      	b.n	800ab16 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aa6c:	7bbb      	ldrb	r3, [r7, #14]
 800aa6e:	f003 020f 	and.w	r2, r3, #15
 800aa72:	6879      	ldr	r1, [r7, #4]
 800aa74:	4613      	mov	r3, r2
 800aa76:	009b      	lsls	r3, r3, #2
 800aa78:	4413      	add	r3, r2
 800aa7a:	009b      	lsls	r3, r3, #2
 800aa7c:	440b      	add	r3, r1
 800aa7e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800aa82:	881b      	ldrh	r3, [r3, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d104      	bne.n	800aa92 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa88:	6839      	ldr	r1, [r7, #0]
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 fb9d 	bl	800b1ca <USBD_CtlError>
                  break;
 800aa90:	e041      	b.n	800ab16 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	da0b      	bge.n	800aab2 <USBD_StdEPReq+0x2b2>
 800aa9a:	7bbb      	ldrb	r3, [r7, #14]
 800aa9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	4413      	add	r3, r2
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	3310      	adds	r3, #16
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	4413      	add	r3, r2
 800aaae:	3304      	adds	r3, #4
 800aab0:	e00b      	b.n	800aaca <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aab2:	7bbb      	ldrb	r3, [r7, #14]
 800aab4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aab8:	4613      	mov	r3, r2
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4413      	add	r3, r2
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	4413      	add	r3, r2
 800aac8:	3304      	adds	r3, #4
 800aaca:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aacc:	7bbb      	ldrb	r3, [r7, #14]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d002      	beq.n	800aad8 <USBD_StdEPReq+0x2d8>
 800aad2:	7bbb      	ldrb	r3, [r7, #14]
 800aad4:	2b80      	cmp	r3, #128	; 0x80
 800aad6:	d103      	bne.n	800aae0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	2200      	movs	r2, #0
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	e00e      	b.n	800aafe <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aae0:	7bbb      	ldrb	r3, [r7, #14]
 800aae2:	4619      	mov	r1, r3
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f7f6 fbd2 	bl	800128e <USBD_LL_IsStallEP>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d003      	beq.n	800aaf8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	601a      	str	r2, [r3, #0]
 800aaf6:	e002      	b.n	800aafe <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	2200      	movs	r2, #0
 800aafc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	2202      	movs	r2, #2
 800ab02:	4619      	mov	r1, r3
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fbd1 	bl	800b2ac <USBD_CtlSendData>
              break;
 800ab0a:	e004      	b.n	800ab16 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 fb5b 	bl	800b1ca <USBD_CtlError>
              break;
 800ab14:	bf00      	nop
          }
          break;
 800ab16:	e004      	b.n	800ab22 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ab18:	6839      	ldr	r1, [r7, #0]
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f000 fb55 	bl	800b1ca <USBD_CtlError>
          break;
 800ab20:	bf00      	nop
      }
      break;
 800ab22:	e005      	b.n	800ab30 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ab24:	6839      	ldr	r1, [r7, #0]
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f000 fb4f 	bl	800b1ca <USBD_CtlError>
      break;
 800ab2c:	e000      	b.n	800ab30 <USBD_StdEPReq+0x330>
      break;
 800ab2e:	bf00      	nop
  }

  return ret;
 800ab30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3710      	adds	r7, #16
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}
	...

0800ab3c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab46:	2300      	movs	r3, #0
 800ab48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	885b      	ldrh	r3, [r3, #2]
 800ab56:	0a1b      	lsrs	r3, r3, #8
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	2b06      	cmp	r3, #6
 800ab5e:	f200 8128 	bhi.w	800adb2 <USBD_GetDescriptor+0x276>
 800ab62:	a201      	add	r2, pc, #4	; (adr r2, 800ab68 <USBD_GetDescriptor+0x2c>)
 800ab64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab68:	0800ab85 	.word	0x0800ab85
 800ab6c:	0800ab9d 	.word	0x0800ab9d
 800ab70:	0800abdd 	.word	0x0800abdd
 800ab74:	0800adb3 	.word	0x0800adb3
 800ab78:	0800adb3 	.word	0x0800adb3
 800ab7c:	0800ad53 	.word	0x0800ad53
 800ab80:	0800ad7f 	.word	0x0800ad7f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	687a      	ldr	r2, [r7, #4]
 800ab8e:	7c12      	ldrb	r2, [r2, #16]
 800ab90:	f107 0108 	add.w	r1, r7, #8
 800ab94:	4610      	mov	r0, r2
 800ab96:	4798      	blx	r3
 800ab98:	60f8      	str	r0, [r7, #12]
      break;
 800ab9a:	e112      	b.n	800adc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	7c1b      	ldrb	r3, [r3, #16]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d10d      	bne.n	800abc0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abac:	f107 0208 	add.w	r2, r7, #8
 800abb0:	4610      	mov	r0, r2
 800abb2:	4798      	blx	r3
 800abb4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	3301      	adds	r3, #1
 800abba:	2202      	movs	r2, #2
 800abbc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800abbe:	e100      	b.n	800adc2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abc8:	f107 0208 	add.w	r2, r7, #8
 800abcc:	4610      	mov	r0, r2
 800abce:	4798      	blx	r3
 800abd0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	3301      	adds	r3, #1
 800abd6:	2202      	movs	r2, #2
 800abd8:	701a      	strb	r2, [r3, #0]
      break;
 800abda:	e0f2      	b.n	800adc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	885b      	ldrh	r3, [r3, #2]
 800abe0:	b2db      	uxtb	r3, r3
 800abe2:	2b05      	cmp	r3, #5
 800abe4:	f200 80ac 	bhi.w	800ad40 <USBD_GetDescriptor+0x204>
 800abe8:	a201      	add	r2, pc, #4	; (adr r2, 800abf0 <USBD_GetDescriptor+0xb4>)
 800abea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abee:	bf00      	nop
 800abf0:	0800ac09 	.word	0x0800ac09
 800abf4:	0800ac3d 	.word	0x0800ac3d
 800abf8:	0800ac71 	.word	0x0800ac71
 800abfc:	0800aca5 	.word	0x0800aca5
 800ac00:	0800acd9 	.word	0x0800acd9
 800ac04:	0800ad0d 	.word	0x0800ad0d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00b      	beq.n	800ac2c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac1a:	685b      	ldr	r3, [r3, #4]
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	7c12      	ldrb	r2, [r2, #16]
 800ac20:	f107 0108 	add.w	r1, r7, #8
 800ac24:	4610      	mov	r0, r2
 800ac26:	4798      	blx	r3
 800ac28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac2a:	e091      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac2c:	6839      	ldr	r1, [r7, #0]
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 facb 	bl	800b1ca <USBD_CtlError>
            err++;
 800ac34:	7afb      	ldrb	r3, [r7, #11]
 800ac36:	3301      	adds	r3, #1
 800ac38:	72fb      	strb	r3, [r7, #11]
          break;
 800ac3a:	e089      	b.n	800ad50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00b      	beq.n	800ac60 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	7c12      	ldrb	r2, [r2, #16]
 800ac54:	f107 0108 	add.w	r1, r7, #8
 800ac58:	4610      	mov	r0, r2
 800ac5a:	4798      	blx	r3
 800ac5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac5e:	e077      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac60:	6839      	ldr	r1, [r7, #0]
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f000 fab1 	bl	800b1ca <USBD_CtlError>
            err++;
 800ac68:	7afb      	ldrb	r3, [r7, #11]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac6e:	e06f      	b.n	800ad50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac76:	68db      	ldr	r3, [r3, #12]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d00b      	beq.n	800ac94 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac82:	68db      	ldr	r3, [r3, #12]
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	7c12      	ldrb	r2, [r2, #16]
 800ac88:	f107 0108 	add.w	r1, r7, #8
 800ac8c:	4610      	mov	r0, r2
 800ac8e:	4798      	blx	r3
 800ac90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac92:	e05d      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac94:	6839      	ldr	r1, [r7, #0]
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f000 fa97 	bl	800b1ca <USBD_CtlError>
            err++;
 800ac9c:	7afb      	ldrb	r3, [r7, #11]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	72fb      	strb	r3, [r7, #11]
          break;
 800aca2:	e055      	b.n	800ad50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acaa:	691b      	ldr	r3, [r3, #16]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d00b      	beq.n	800acc8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	7c12      	ldrb	r2, [r2, #16]
 800acbc:	f107 0108 	add.w	r1, r7, #8
 800acc0:	4610      	mov	r0, r2
 800acc2:	4798      	blx	r3
 800acc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acc6:	e043      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800acc8:	6839      	ldr	r1, [r7, #0]
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f000 fa7d 	bl	800b1ca <USBD_CtlError>
            err++;
 800acd0:	7afb      	ldrb	r3, [r7, #11]
 800acd2:	3301      	adds	r3, #1
 800acd4:	72fb      	strb	r3, [r7, #11]
          break;
 800acd6:	e03b      	b.n	800ad50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acde:	695b      	ldr	r3, [r3, #20]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d00b      	beq.n	800acfc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acea:	695b      	ldr	r3, [r3, #20]
 800acec:	687a      	ldr	r2, [r7, #4]
 800acee:	7c12      	ldrb	r2, [r2, #16]
 800acf0:	f107 0108 	add.w	r1, r7, #8
 800acf4:	4610      	mov	r0, r2
 800acf6:	4798      	blx	r3
 800acf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acfa:	e029      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800acfc:	6839      	ldr	r1, [r7, #0]
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 fa63 	bl	800b1ca <USBD_CtlError>
            err++;
 800ad04:	7afb      	ldrb	r3, [r7, #11]
 800ad06:	3301      	adds	r3, #1
 800ad08:	72fb      	strb	r3, [r7, #11]
          break;
 800ad0a:	e021      	b.n	800ad50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad12:	699b      	ldr	r3, [r3, #24]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d00b      	beq.n	800ad30 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad1e:	699b      	ldr	r3, [r3, #24]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	7c12      	ldrb	r2, [r2, #16]
 800ad24:	f107 0108 	add.w	r1, r7, #8
 800ad28:	4610      	mov	r0, r2
 800ad2a:	4798      	blx	r3
 800ad2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad2e:	e00f      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad30:	6839      	ldr	r1, [r7, #0]
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 fa49 	bl	800b1ca <USBD_CtlError>
            err++;
 800ad38:	7afb      	ldrb	r3, [r7, #11]
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	72fb      	strb	r3, [r7, #11]
          break;
 800ad3e:	e007      	b.n	800ad50 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ad40:	6839      	ldr	r1, [r7, #0]
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f000 fa41 	bl	800b1ca <USBD_CtlError>
          err++;
 800ad48:	7afb      	ldrb	r3, [r7, #11]
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ad4e:	bf00      	nop
      }
      break;
 800ad50:	e037      	b.n	800adc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	7c1b      	ldrb	r3, [r3, #16]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d109      	bne.n	800ad6e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad62:	f107 0208 	add.w	r2, r7, #8
 800ad66:	4610      	mov	r0, r2
 800ad68:	4798      	blx	r3
 800ad6a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad6c:	e029      	b.n	800adc2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ad6e:	6839      	ldr	r1, [r7, #0]
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 fa2a 	bl	800b1ca <USBD_CtlError>
        err++;
 800ad76:	7afb      	ldrb	r3, [r7, #11]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	72fb      	strb	r3, [r7, #11]
      break;
 800ad7c:	e021      	b.n	800adc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	7c1b      	ldrb	r3, [r3, #16]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d10d      	bne.n	800ada2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad8e:	f107 0208 	add.w	r2, r7, #8
 800ad92:	4610      	mov	r0, r2
 800ad94:	4798      	blx	r3
 800ad96:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	2207      	movs	r2, #7
 800ad9e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ada0:	e00f      	b.n	800adc2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ada2:	6839      	ldr	r1, [r7, #0]
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 fa10 	bl	800b1ca <USBD_CtlError>
        err++;
 800adaa:	7afb      	ldrb	r3, [r7, #11]
 800adac:	3301      	adds	r3, #1
 800adae:	72fb      	strb	r3, [r7, #11]
      break;
 800adb0:	e007      	b.n	800adc2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800adb2:	6839      	ldr	r1, [r7, #0]
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 fa08 	bl	800b1ca <USBD_CtlError>
      err++;
 800adba:	7afb      	ldrb	r3, [r7, #11]
 800adbc:	3301      	adds	r3, #1
 800adbe:	72fb      	strb	r3, [r7, #11]
      break;
 800adc0:	bf00      	nop
  }

  if (err != 0U)
 800adc2:	7afb      	ldrb	r3, [r7, #11]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d11e      	bne.n	800ae06 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	88db      	ldrh	r3, [r3, #6]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d016      	beq.n	800adfe <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800add0:	893b      	ldrh	r3, [r7, #8]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00e      	beq.n	800adf4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	88da      	ldrh	r2, [r3, #6]
 800adda:	893b      	ldrh	r3, [r7, #8]
 800addc:	4293      	cmp	r3, r2
 800adde:	bf28      	it	cs
 800ade0:	4613      	movcs	r3, r2
 800ade2:	b29b      	uxth	r3, r3
 800ade4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ade6:	893b      	ldrh	r3, [r7, #8]
 800ade8:	461a      	mov	r2, r3
 800adea:	68f9      	ldr	r1, [r7, #12]
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f000 fa5d 	bl	800b2ac <USBD_CtlSendData>
 800adf2:	e009      	b.n	800ae08 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800adf4:	6839      	ldr	r1, [r7, #0]
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	f000 f9e7 	bl	800b1ca <USBD_CtlError>
 800adfc:	e004      	b.n	800ae08 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 faae 	bl	800b360 <USBD_CtlSendStatus>
 800ae04:	e000      	b.n	800ae08 <USBD_GetDescriptor+0x2cc>
    return;
 800ae06:	bf00      	nop
  }
}
 800ae08:	3710      	adds	r7, #16
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
 800ae0e:	bf00      	nop

0800ae10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	889b      	ldrh	r3, [r3, #4]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d131      	bne.n	800ae86 <USBD_SetAddress+0x76>
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	88db      	ldrh	r3, [r3, #6]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d12d      	bne.n	800ae86 <USBD_SetAddress+0x76>
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	885b      	ldrh	r3, [r3, #2]
 800ae2e:	2b7f      	cmp	r3, #127	; 0x7f
 800ae30:	d829      	bhi.n	800ae86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	885b      	ldrh	r3, [r3, #2]
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	2b03      	cmp	r3, #3
 800ae48:	d104      	bne.n	800ae54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ae4a:	6839      	ldr	r1, [r7, #0]
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 f9bc 	bl	800b1ca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae52:	e01d      	b.n	800ae90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	7bfa      	ldrb	r2, [r7, #15]
 800ae58:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ae5c:	7bfb      	ldrb	r3, [r7, #15]
 800ae5e:	4619      	mov	r1, r3
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f7f6 fa40 	bl	80012e6 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fa7a 	bl	800b360 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ae6c:	7bfb      	ldrb	r3, [r7, #15]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d004      	beq.n	800ae7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2202      	movs	r2, #2
 800ae76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae7a:	e009      	b.n	800ae90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae84:	e004      	b.n	800ae90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ae86:	6839      	ldr	r1, [r7, #0]
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f99e 	bl	800b1ca <USBD_CtlError>
  }
}
 800ae8e:	bf00      	nop
 800ae90:	bf00      	nop
 800ae92:	3710      	adds	r7, #16
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b084      	sub	sp, #16
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aea2:	2300      	movs	r3, #0
 800aea4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	885b      	ldrh	r3, [r3, #2]
 800aeaa:	b2da      	uxtb	r2, r3
 800aeac:	4b4e      	ldr	r3, [pc, #312]	; (800afe8 <USBD_SetConfig+0x150>)
 800aeae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800aeb0:	4b4d      	ldr	r3, [pc, #308]	; (800afe8 <USBD_SetConfig+0x150>)
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d905      	bls.n	800aec4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800aeb8:	6839      	ldr	r1, [r7, #0]
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 f985 	bl	800b1ca <USBD_CtlError>
    return USBD_FAIL;
 800aec0:	2303      	movs	r3, #3
 800aec2:	e08c      	b.n	800afde <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aeca:	b2db      	uxtb	r3, r3
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d002      	beq.n	800aed6 <USBD_SetConfig+0x3e>
 800aed0:	2b03      	cmp	r3, #3
 800aed2:	d029      	beq.n	800af28 <USBD_SetConfig+0x90>
 800aed4:	e075      	b.n	800afc2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800aed6:	4b44      	ldr	r3, [pc, #272]	; (800afe8 <USBD_SetConfig+0x150>)
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d020      	beq.n	800af20 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800aede:	4b42      	ldr	r3, [pc, #264]	; (800afe8 <USBD_SetConfig+0x150>)
 800aee0:	781b      	ldrb	r3, [r3, #0]
 800aee2:	461a      	mov	r2, r3
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aee8:	4b3f      	ldr	r3, [pc, #252]	; (800afe8 <USBD_SetConfig+0x150>)
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	4619      	mov	r1, r3
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f7ff f83d 	bl	8009f6e <USBD_SetClassConfig>
 800aef4:	4603      	mov	r3, r0
 800aef6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800aef8:	7bfb      	ldrb	r3, [r7, #15]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d008      	beq.n	800af10 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aefe:	6839      	ldr	r1, [r7, #0]
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 f962 	bl	800b1ca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2202      	movs	r2, #2
 800af0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800af0e:	e065      	b.n	800afdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 fa25 	bl	800b360 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2203      	movs	r2, #3
 800af1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800af1e:	e05d      	b.n	800afdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f000 fa1d 	bl	800b360 <USBD_CtlSendStatus>
      break;
 800af26:	e059      	b.n	800afdc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800af28:	4b2f      	ldr	r3, [pc, #188]	; (800afe8 <USBD_SetConfig+0x150>)
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d112      	bne.n	800af56 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2202      	movs	r2, #2
 800af34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800af38:	4b2b      	ldr	r3, [pc, #172]	; (800afe8 <USBD_SetConfig+0x150>)
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	461a      	mov	r2, r3
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af42:	4b29      	ldr	r3, [pc, #164]	; (800afe8 <USBD_SetConfig+0x150>)
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	4619      	mov	r1, r3
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f7ff f82c 	bl	8009fa6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 fa06 	bl	800b360 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800af54:	e042      	b.n	800afdc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800af56:	4b24      	ldr	r3, [pc, #144]	; (800afe8 <USBD_SetConfig+0x150>)
 800af58:	781b      	ldrb	r3, [r3, #0]
 800af5a:	461a      	mov	r2, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	429a      	cmp	r2, r3
 800af62:	d02a      	beq.n	800afba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	4619      	mov	r1, r3
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f7ff f81a 	bl	8009fa6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800af72:	4b1d      	ldr	r3, [pc, #116]	; (800afe8 <USBD_SetConfig+0x150>)
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	461a      	mov	r2, r3
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800af7c:	4b1a      	ldr	r3, [pc, #104]	; (800afe8 <USBD_SetConfig+0x150>)
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	4619      	mov	r1, r3
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f7fe fff3 	bl	8009f6e <USBD_SetClassConfig>
 800af88:	4603      	mov	r3, r0
 800af8a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800af8c:	7bfb      	ldrb	r3, [r7, #15]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d00f      	beq.n	800afb2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800af92:	6839      	ldr	r1, [r7, #0]
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f000 f918 	bl	800b1ca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	b2db      	uxtb	r3, r3
 800afa0:	4619      	mov	r1, r3
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f7fe ffff 	bl	8009fa6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2202      	movs	r2, #2
 800afac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800afb0:	e014      	b.n	800afdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f9d4 	bl	800b360 <USBD_CtlSendStatus>
      break;
 800afb8:	e010      	b.n	800afdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f000 f9d0 	bl	800b360 <USBD_CtlSendStatus>
      break;
 800afc0:	e00c      	b.n	800afdc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800afc2:	6839      	ldr	r1, [r7, #0]
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f000 f900 	bl	800b1ca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800afca:	4b07      	ldr	r3, [pc, #28]	; (800afe8 <USBD_SetConfig+0x150>)
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	4619      	mov	r1, r3
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f7fe ffe8 	bl	8009fa6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800afd6:	2303      	movs	r3, #3
 800afd8:	73fb      	strb	r3, [r7, #15]
      break;
 800afda:	bf00      	nop
  }

  return ret;
 800afdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800afde:	4618      	mov	r0, r3
 800afe0:	3710      	adds	r7, #16
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
 800afe6:	bf00      	nop
 800afe8:	20002d12 	.word	0x20002d12

0800afec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b082      	sub	sp, #8
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	88db      	ldrh	r3, [r3, #6]
 800affa:	2b01      	cmp	r3, #1
 800affc:	d004      	beq.n	800b008 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800affe:	6839      	ldr	r1, [r7, #0]
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 f8e2 	bl	800b1ca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b006:	e023      	b.n	800b050 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b00e:	b2db      	uxtb	r3, r3
 800b010:	2b02      	cmp	r3, #2
 800b012:	dc02      	bgt.n	800b01a <USBD_GetConfig+0x2e>
 800b014:	2b00      	cmp	r3, #0
 800b016:	dc03      	bgt.n	800b020 <USBD_GetConfig+0x34>
 800b018:	e015      	b.n	800b046 <USBD_GetConfig+0x5a>
 800b01a:	2b03      	cmp	r3, #3
 800b01c:	d00b      	beq.n	800b036 <USBD_GetConfig+0x4a>
 800b01e:	e012      	b.n	800b046 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2200      	movs	r2, #0
 800b024:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	3308      	adds	r3, #8
 800b02a:	2201      	movs	r2, #1
 800b02c:	4619      	mov	r1, r3
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f93c 	bl	800b2ac <USBD_CtlSendData>
        break;
 800b034:	e00c      	b.n	800b050 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	3304      	adds	r3, #4
 800b03a:	2201      	movs	r2, #1
 800b03c:	4619      	mov	r1, r3
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f000 f934 	bl	800b2ac <USBD_CtlSendData>
        break;
 800b044:	e004      	b.n	800b050 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b046:	6839      	ldr	r1, [r7, #0]
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f000 f8be 	bl	800b1ca <USBD_CtlError>
        break;
 800b04e:	bf00      	nop
}
 800b050:	bf00      	nop
 800b052:	3708      	adds	r7, #8
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}

0800b058 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b082      	sub	sp, #8
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	3b01      	subs	r3, #1
 800b06c:	2b02      	cmp	r3, #2
 800b06e:	d81e      	bhi.n	800b0ae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	88db      	ldrh	r3, [r3, #6]
 800b074:	2b02      	cmp	r3, #2
 800b076:	d004      	beq.n	800b082 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b078:	6839      	ldr	r1, [r7, #0]
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f000 f8a5 	bl	800b1ca <USBD_CtlError>
        break;
 800b080:	e01a      	b.n	800b0b8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2201      	movs	r2, #1
 800b086:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d005      	beq.n	800b09e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	68db      	ldr	r3, [r3, #12]
 800b096:	f043 0202 	orr.w	r2, r3, #2
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	330c      	adds	r3, #12
 800b0a2:	2202      	movs	r2, #2
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 f900 	bl	800b2ac <USBD_CtlSendData>
      break;
 800b0ac:	e004      	b.n	800b0b8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b0ae:	6839      	ldr	r1, [r7, #0]
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 f88a 	bl	800b1ca <USBD_CtlError>
      break;
 800b0b6:	bf00      	nop
  }
}
 800b0b8:	bf00      	nop
 800b0ba:	3708      	adds	r7, #8
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	885b      	ldrh	r3, [r3, #2]
 800b0ce:	2b01      	cmp	r3, #1
 800b0d0:	d107      	bne.n	800b0e2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 f940 	bl	800b360 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b0e0:	e013      	b.n	800b10a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	885b      	ldrh	r3, [r3, #2]
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	d10b      	bne.n	800b102 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	889b      	ldrh	r3, [r3, #4]
 800b0ee:	0a1b      	lsrs	r3, r3, #8
 800b0f0:	b29b      	uxth	r3, r3
 800b0f2:	b2da      	uxtb	r2, r3
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f000 f930 	bl	800b360 <USBD_CtlSendStatus>
}
 800b100:	e003      	b.n	800b10a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b102:	6839      	ldr	r1, [r7, #0]
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f000 f860 	bl	800b1ca <USBD_CtlError>
}
 800b10a:	bf00      	nop
 800b10c:	3708      	adds	r7, #8
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}

0800b112 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b112:	b580      	push	{r7, lr}
 800b114:	b082      	sub	sp, #8
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]
 800b11a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b122:	b2db      	uxtb	r3, r3
 800b124:	3b01      	subs	r3, #1
 800b126:	2b02      	cmp	r3, #2
 800b128:	d80b      	bhi.n	800b142 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	885b      	ldrh	r3, [r3, #2]
 800b12e:	2b01      	cmp	r3, #1
 800b130:	d10c      	bne.n	800b14c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2200      	movs	r2, #0
 800b136:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 f910 	bl	800b360 <USBD_CtlSendStatus>
      }
      break;
 800b140:	e004      	b.n	800b14c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b142:	6839      	ldr	r1, [r7, #0]
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 f840 	bl	800b1ca <USBD_CtlError>
      break;
 800b14a:	e000      	b.n	800b14e <USBD_ClrFeature+0x3c>
      break;
 800b14c:	bf00      	nop
  }
}
 800b14e:	bf00      	nop
 800b150:	3708      	adds	r7, #8
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b084      	sub	sp, #16
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
 800b15e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	781a      	ldrb	r2, [r3, #0]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	3301      	adds	r3, #1
 800b170:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	781a      	ldrb	r2, [r3, #0]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	3301      	adds	r3, #1
 800b17e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b180:	68f8      	ldr	r0, [r7, #12]
 800b182:	f7ff fa40 	bl	800a606 <SWAPBYTE>
 800b186:	4603      	mov	r3, r0
 800b188:	461a      	mov	r2, r3
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	3301      	adds	r3, #1
 800b192:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	3301      	adds	r3, #1
 800b198:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b19a:	68f8      	ldr	r0, [r7, #12]
 800b19c:	f7ff fa33 	bl	800a606 <SWAPBYTE>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b1b4:	68f8      	ldr	r0, [r7, #12]
 800b1b6:	f7ff fa26 	bl	800a606 <SWAPBYTE>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	461a      	mov	r2, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	80da      	strh	r2, [r3, #6]
}
 800b1c2:	bf00      	nop
 800b1c4:	3710      	adds	r7, #16
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b082      	sub	sp, #8
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b1d4:	2180      	movs	r1, #128	; 0x80
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f7f6 f833 	bl	8001242 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b1dc:	2100      	movs	r1, #0
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f7f6 f82f 	bl	8001242 <USBD_LL_StallEP>
}
 800b1e4:	bf00      	nop
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b086      	sub	sp, #24
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d036      	beq.n	800b270 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b206:	6938      	ldr	r0, [r7, #16]
 800b208:	f000 f836 	bl	800b278 <USBD_GetLen>
 800b20c:	4603      	mov	r3, r0
 800b20e:	3301      	adds	r3, #1
 800b210:	b29b      	uxth	r3, r3
 800b212:	005b      	lsls	r3, r3, #1
 800b214:	b29a      	uxth	r2, r3
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b21a:	7dfb      	ldrb	r3, [r7, #23]
 800b21c:	68ba      	ldr	r2, [r7, #8]
 800b21e:	4413      	add	r3, r2
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	7812      	ldrb	r2, [r2, #0]
 800b224:	701a      	strb	r2, [r3, #0]
  idx++;
 800b226:	7dfb      	ldrb	r3, [r7, #23]
 800b228:	3301      	adds	r3, #1
 800b22a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b22c:	7dfb      	ldrb	r3, [r7, #23]
 800b22e:	68ba      	ldr	r2, [r7, #8]
 800b230:	4413      	add	r3, r2
 800b232:	2203      	movs	r2, #3
 800b234:	701a      	strb	r2, [r3, #0]
  idx++;
 800b236:	7dfb      	ldrb	r3, [r7, #23]
 800b238:	3301      	adds	r3, #1
 800b23a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b23c:	e013      	b.n	800b266 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b23e:	7dfb      	ldrb	r3, [r7, #23]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	4413      	add	r3, r2
 800b244:	693a      	ldr	r2, [r7, #16]
 800b246:	7812      	ldrb	r2, [r2, #0]
 800b248:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	3301      	adds	r3, #1
 800b24e:	613b      	str	r3, [r7, #16]
    idx++;
 800b250:	7dfb      	ldrb	r3, [r7, #23]
 800b252:	3301      	adds	r3, #1
 800b254:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b256:	7dfb      	ldrb	r3, [r7, #23]
 800b258:	68ba      	ldr	r2, [r7, #8]
 800b25a:	4413      	add	r3, r2
 800b25c:	2200      	movs	r2, #0
 800b25e:	701a      	strb	r2, [r3, #0]
    idx++;
 800b260:	7dfb      	ldrb	r3, [r7, #23]
 800b262:	3301      	adds	r3, #1
 800b264:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d1e7      	bne.n	800b23e <USBD_GetString+0x52>
 800b26e:	e000      	b.n	800b272 <USBD_GetString+0x86>
    return;
 800b270:	bf00      	nop
  }
}
 800b272:	3718      	adds	r7, #24
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b280:	2300      	movs	r3, #0
 800b282:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b288:	e005      	b.n	800b296 <USBD_GetLen+0x1e>
  {
    len++;
 800b28a:	7bfb      	ldrb	r3, [r7, #15]
 800b28c:	3301      	adds	r3, #1
 800b28e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	3301      	adds	r3, #1
 800b294:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	781b      	ldrb	r3, [r3, #0]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1f5      	bne.n	800b28a <USBD_GetLen+0x12>
  }

  return len;
 800b29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3714      	adds	r7, #20
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b084      	sub	sp, #16
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	60b9      	str	r1, [r7, #8]
 800b2b6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2202      	movs	r2, #2
 800b2bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	68ba      	ldr	r2, [r7, #8]
 800b2d0:	2100      	movs	r1, #0
 800b2d2:	68f8      	ldr	r0, [r7, #12]
 800b2d4:	f7f6 f81a 	bl	800130c <USBD_LL_Transmit>

  return USBD_OK;
 800b2d8:	2300      	movs	r3, #0
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b2e2:	b580      	push	{r7, lr}
 800b2e4:	b084      	sub	sp, #16
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	60f8      	str	r0, [r7, #12]
 800b2ea:	60b9      	str	r1, [r7, #8]
 800b2ec:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	68ba      	ldr	r2, [r7, #8]
 800b2f2:	2100      	movs	r1, #0
 800b2f4:	68f8      	ldr	r0, [r7, #12]
 800b2f6:	f7f6 f809 	bl	800130c <USBD_LL_Transmit>

  return USBD_OK;
 800b2fa:	2300      	movs	r3, #0
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3710      	adds	r7, #16
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	60b9      	str	r1, [r7, #8]
 800b30e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2203      	movs	r2, #3
 800b314:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	687a      	ldr	r2, [r7, #4]
 800b31c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	687a      	ldr	r2, [r7, #4]
 800b324:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	68ba      	ldr	r2, [r7, #8]
 800b32c:	2100      	movs	r1, #0
 800b32e:	68f8      	ldr	r0, [r7, #12]
 800b330:	f7f6 f801 	bl	8001336 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	3710      	adds	r7, #16
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b084      	sub	sp, #16
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	2100      	movs	r1, #0
 800b350:	68f8      	ldr	r0, [r7, #12]
 800b352:	f7f5 fff0 	bl	8001336 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b356:	2300      	movs	r3, #0
}
 800b358:	4618      	mov	r0, r3
 800b35a:	3710      	adds	r7, #16
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b082      	sub	sp, #8
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2204      	movs	r2, #4
 800b36c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b370:	2300      	movs	r3, #0
 800b372:	2200      	movs	r2, #0
 800b374:	2100      	movs	r1, #0
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7f5 ffc8 	bl	800130c <USBD_LL_Transmit>

  return USBD_OK;
 800b37c:	2300      	movs	r3, #0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3708      	adds	r7, #8
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b082      	sub	sp, #8
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2205      	movs	r2, #5
 800b392:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b396:	2300      	movs	r3, #0
 800b398:	2200      	movs	r2, #0
 800b39a:	2100      	movs	r1, #0
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f7f5 ffca 	bl	8001336 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3a2:	2300      	movs	r3, #0
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <arm_rfft_32_fast_init_f32>:
 800b3ac:	b178      	cbz	r0, 800b3ce <arm_rfft_32_fast_init_f32+0x22>
 800b3ae:	b430      	push	{r4, r5}
 800b3b0:	4908      	ldr	r1, [pc, #32]	; (800b3d4 <arm_rfft_32_fast_init_f32+0x28>)
 800b3b2:	4a09      	ldr	r2, [pc, #36]	; (800b3d8 <arm_rfft_32_fast_init_f32+0x2c>)
 800b3b4:	2310      	movs	r3, #16
 800b3b6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b3ba:	8003      	strh	r3, [r0, #0]
 800b3bc:	2520      	movs	r5, #32
 800b3be:	2414      	movs	r4, #20
 800b3c0:	4b06      	ldr	r3, [pc, #24]	; (800b3dc <arm_rfft_32_fast_init_f32+0x30>)
 800b3c2:	8205      	strh	r5, [r0, #16]
 800b3c4:	8184      	strh	r4, [r0, #12]
 800b3c6:	6143      	str	r3, [r0, #20]
 800b3c8:	bc30      	pop	{r4, r5}
 800b3ca:	2000      	movs	r0, #0
 800b3cc:	4770      	bx	lr
 800b3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d2:	4770      	bx	lr
 800b3d4:	0800e27c 	.word	0x0800e27c
 800b3d8:	08012bb4 	.word	0x08012bb4
 800b3dc:	0801b934 	.word	0x0801b934

0800b3e0 <arm_rfft_64_fast_init_f32>:
 800b3e0:	b178      	cbz	r0, 800b402 <arm_rfft_64_fast_init_f32+0x22>
 800b3e2:	b430      	push	{r4, r5}
 800b3e4:	4908      	ldr	r1, [pc, #32]	; (800b408 <arm_rfft_64_fast_init_f32+0x28>)
 800b3e6:	4a09      	ldr	r2, [pc, #36]	; (800b40c <arm_rfft_64_fast_init_f32+0x2c>)
 800b3e8:	2320      	movs	r3, #32
 800b3ea:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b3ee:	8003      	strh	r3, [r0, #0]
 800b3f0:	2540      	movs	r5, #64	; 0x40
 800b3f2:	2430      	movs	r4, #48	; 0x30
 800b3f4:	4b06      	ldr	r3, [pc, #24]	; (800b410 <arm_rfft_64_fast_init_f32+0x30>)
 800b3f6:	8205      	strh	r5, [r0, #16]
 800b3f8:	8184      	strh	r4, [r0, #12]
 800b3fa:	6143      	str	r3, [r0, #20]
 800b3fc:	bc30      	pop	{r4, r5}
 800b3fe:	2000      	movs	r0, #0
 800b400:	4770      	bx	lr
 800b402:	f04f 30ff 	mov.w	r0, #4294967295
 800b406:	4770      	bx	lr
 800b408:	080103d4 	.word	0x080103d4
 800b40c:	08017434 	.word	0x08017434
 800b410:	080201b4 	.word	0x080201b4

0800b414 <arm_rfft_256_fast_init_f32>:
 800b414:	b180      	cbz	r0, 800b438 <arm_rfft_256_fast_init_f32+0x24>
 800b416:	b430      	push	{r4, r5}
 800b418:	4909      	ldr	r1, [pc, #36]	; (800b440 <arm_rfft_256_fast_init_f32+0x2c>)
 800b41a:	4a0a      	ldr	r2, [pc, #40]	; (800b444 <arm_rfft_256_fast_init_f32+0x30>)
 800b41c:	2380      	movs	r3, #128	; 0x80
 800b41e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b422:	8003      	strh	r3, [r0, #0]
 800b424:	f44f 7580 	mov.w	r5, #256	; 0x100
 800b428:	24d0      	movs	r4, #208	; 0xd0
 800b42a:	4b07      	ldr	r3, [pc, #28]	; (800b448 <arm_rfft_256_fast_init_f32+0x34>)
 800b42c:	8205      	strh	r5, [r0, #16]
 800b42e:	8184      	strh	r4, [r0, #12]
 800b430:	6143      	str	r3, [r0, #20]
 800b432:	bc30      	pop	{r4, r5}
 800b434:	2000      	movs	r0, #0
 800b436:	4770      	bx	lr
 800b438:	f04f 30ff 	mov.w	r0, #4294967295
 800b43c:	4770      	bx	lr
 800b43e:	bf00      	nop
 800b440:	0800e0dc 	.word	0x0800e0dc
 800b444:	080127b4 	.word	0x080127b4
 800b448:	0801b534 	.word	0x0801b534

0800b44c <arm_rfft_512_fast_init_f32>:
 800b44c:	b190      	cbz	r0, 800b474 <arm_rfft_512_fast_init_f32+0x28>
 800b44e:	b430      	push	{r4, r5}
 800b450:	490a      	ldr	r1, [pc, #40]	; (800b47c <arm_rfft_512_fast_init_f32+0x30>)
 800b452:	4a0b      	ldr	r2, [pc, #44]	; (800b480 <arm_rfft_512_fast_init_f32+0x34>)
 800b454:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b458:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b45c:	8003      	strh	r3, [r0, #0]
 800b45e:	f44f 7500 	mov.w	r5, #512	; 0x200
 800b462:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800b466:	4b07      	ldr	r3, [pc, #28]	; (800b484 <arm_rfft_512_fast_init_f32+0x38>)
 800b468:	8205      	strh	r5, [r0, #16]
 800b46a:	8184      	strh	r4, [r0, #12]
 800b46c:	6143      	str	r3, [r0, #20]
 800b46e:	bc30      	pop	{r4, r5}
 800b470:	2000      	movs	r0, #0
 800b472:	4770      	bx	lr
 800b474:	f04f 30ff 	mov.w	r0, #4294967295
 800b478:	4770      	bx	lr
 800b47a:	bf00      	nop
 800b47c:	08010064 	.word	0x08010064
 800b480:	08016c34 	.word	0x08016c34
 800b484:	0801f9b4 	.word	0x0801f9b4

0800b488 <arm_rfft_1024_fast_init_f32>:
 800b488:	b190      	cbz	r0, 800b4b0 <arm_rfft_1024_fast_init_f32+0x28>
 800b48a:	b430      	push	{r4, r5}
 800b48c:	490a      	ldr	r1, [pc, #40]	; (800b4b8 <arm_rfft_1024_fast_init_f32+0x30>)
 800b48e:	4a0b      	ldr	r2, [pc, #44]	; (800b4bc <arm_rfft_1024_fast_init_f32+0x34>)
 800b490:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b494:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b498:	8003      	strh	r3, [r0, #0]
 800b49a:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800b49e:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800b4a2:	4b07      	ldr	r3, [pc, #28]	; (800b4c0 <arm_rfft_1024_fast_init_f32+0x38>)
 800b4a4:	8205      	strh	r5, [r0, #16]
 800b4a6:	8184      	strh	r4, [r0, #12]
 800b4a8:	6143      	str	r3, [r0, #20]
 800b4aa:	bc30      	pop	{r4, r5}
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	4770      	bx	lr
 800b4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	08010434 	.word	0x08010434
 800b4bc:	08017534 	.word	0x08017534
 800b4c0:	08018534 	.word	0x08018534

0800b4c4 <arm_rfft_2048_fast_init_f32>:
 800b4c4:	b190      	cbz	r0, 800b4ec <arm_rfft_2048_fast_init_f32+0x28>
 800b4c6:	b430      	push	{r4, r5}
 800b4c8:	490a      	ldr	r1, [pc, #40]	; (800b4f4 <arm_rfft_2048_fast_init_f32+0x30>)
 800b4ca:	4a0b      	ldr	r2, [pc, #44]	; (800b4f8 <arm_rfft_2048_fast_init_f32+0x34>)
 800b4cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4d0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b4d4:	8003      	strh	r3, [r0, #0]
 800b4d6:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800b4da:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800b4de:	4b07      	ldr	r3, [pc, #28]	; (800b4fc <arm_rfft_2048_fast_init_f32+0x38>)
 800b4e0:	8205      	strh	r5, [r0, #16]
 800b4e2:	8184      	strh	r4, [r0, #12]
 800b4e4:	6143      	str	r3, [r0, #20]
 800b4e6:	bc30      	pop	{r4, r5}
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	4770      	bx	lr
 800b4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop
 800b4f4:	0800d2cc 	.word	0x0800d2cc
 800b4f8:	080107b4 	.word	0x080107b4
 800b4fc:	08019534 	.word	0x08019534

0800b500 <arm_rfft_4096_fast_init_f32>:
 800b500:	b190      	cbz	r0, 800b528 <arm_rfft_4096_fast_init_f32+0x28>
 800b502:	b430      	push	{r4, r5}
 800b504:	490a      	ldr	r1, [pc, #40]	; (800b530 <arm_rfft_4096_fast_init_f32+0x30>)
 800b506:	4a0b      	ldr	r2, [pc, #44]	; (800b534 <arm_rfft_4096_fast_init_f32+0x34>)
 800b508:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b50c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b510:	8003      	strh	r3, [r0, #0]
 800b512:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800b516:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800b51a:	4b07      	ldr	r3, [pc, #28]	; (800b538 <arm_rfft_4096_fast_init_f32+0x38>)
 800b51c:	8205      	strh	r5, [r0, #16]
 800b51e:	8184      	strh	r4, [r0, #12]
 800b520:	6143      	str	r3, [r0, #20]
 800b522:	bc30      	pop	{r4, r5}
 800b524:	2000      	movs	r0, #0
 800b526:	4770      	bx	lr
 800b528:	f04f 30ff 	mov.w	r0, #4294967295
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop
 800b530:	0800e2a4 	.word	0x0800e2a4
 800b534:	08012c34 	.word	0x08012c34
 800b538:	0801b9b4 	.word	0x0801b9b4

0800b53c <arm_rfft_fast_init_f32>:
 800b53c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b540:	d01f      	beq.n	800b582 <arm_rfft_fast_init_f32+0x46>
 800b542:	d90b      	bls.n	800b55c <arm_rfft_fast_init_f32+0x20>
 800b544:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800b548:	d019      	beq.n	800b57e <arm_rfft_fast_init_f32+0x42>
 800b54a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800b54e:	d012      	beq.n	800b576 <arm_rfft_fast_init_f32+0x3a>
 800b550:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b554:	d00d      	beq.n	800b572 <arm_rfft_fast_init_f32+0x36>
 800b556:	f04f 30ff 	mov.w	r0, #4294967295
 800b55a:	4770      	bx	lr
 800b55c:	2940      	cmp	r1, #64	; 0x40
 800b55e:	d00c      	beq.n	800b57a <arm_rfft_fast_init_f32+0x3e>
 800b560:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b564:	d003      	beq.n	800b56e <arm_rfft_fast_init_f32+0x32>
 800b566:	2920      	cmp	r1, #32
 800b568:	d1f5      	bne.n	800b556 <arm_rfft_fast_init_f32+0x1a>
 800b56a:	4b07      	ldr	r3, [pc, #28]	; (800b588 <arm_rfft_fast_init_f32+0x4c>)
 800b56c:	4718      	bx	r3
 800b56e:	4b07      	ldr	r3, [pc, #28]	; (800b58c <arm_rfft_fast_init_f32+0x50>)
 800b570:	4718      	bx	r3
 800b572:	4b07      	ldr	r3, [pc, #28]	; (800b590 <arm_rfft_fast_init_f32+0x54>)
 800b574:	4718      	bx	r3
 800b576:	4b07      	ldr	r3, [pc, #28]	; (800b594 <arm_rfft_fast_init_f32+0x58>)
 800b578:	4718      	bx	r3
 800b57a:	4b07      	ldr	r3, [pc, #28]	; (800b598 <arm_rfft_fast_init_f32+0x5c>)
 800b57c:	e7f6      	b.n	800b56c <arm_rfft_fast_init_f32+0x30>
 800b57e:	4b07      	ldr	r3, [pc, #28]	; (800b59c <arm_rfft_fast_init_f32+0x60>)
 800b580:	e7f4      	b.n	800b56c <arm_rfft_fast_init_f32+0x30>
 800b582:	4b07      	ldr	r3, [pc, #28]	; (800b5a0 <arm_rfft_fast_init_f32+0x64>)
 800b584:	e7f2      	b.n	800b56c <arm_rfft_fast_init_f32+0x30>
 800b586:	bf00      	nop
 800b588:	0800b3ad 	.word	0x0800b3ad
 800b58c:	0800b415 	.word	0x0800b415
 800b590:	0800b489 	.word	0x0800b489
 800b594:	0800b501 	.word	0x0800b501
 800b598:	0800b3e1 	.word	0x0800b3e1
 800b59c:	0800b4c5 	.word	0x0800b4c5
 800b5a0:	0800b44d 	.word	0x0800b44d

0800b5a4 <stage_rfft_f32>:
 800b5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a8:	460e      	mov	r6, r1
 800b5aa:	8803      	ldrh	r3, [r0, #0]
 800b5ac:	6809      	ldr	r1, [r1, #0]
 800b5ae:	6945      	ldr	r5, [r0, #20]
 800b5b0:	b087      	sub	sp, #28
 800b5b2:	3b01      	subs	r3, #1
 800b5b4:	4608      	mov	r0, r1
 800b5b6:	4614      	mov	r4, r2
 800b5b8:	9302      	str	r3, [sp, #8]
 800b5ba:	f7f4 fe27 	bl	800020c <__addsf3>
 800b5be:	6871      	ldr	r1, [r6, #4]
 800b5c0:	4607      	mov	r7, r0
 800b5c2:	4608      	mov	r0, r1
 800b5c4:	f7f4 fe22 	bl	800020c <__addsf3>
 800b5c8:	4601      	mov	r1, r0
 800b5ca:	4680      	mov	r8, r0
 800b5cc:	4638      	mov	r0, r7
 800b5ce:	f7f4 fe1d 	bl	800020c <__addsf3>
 800b5d2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b5d6:	f7f4 ff21 	bl	800041c <__aeabi_fmul>
 800b5da:	4641      	mov	r1, r8
 800b5dc:	6020      	str	r0, [r4, #0]
 800b5de:	4638      	mov	r0, r7
 800b5e0:	f7f4 fe12 	bl	8000208 <__aeabi_fsub>
 800b5e4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b5e8:	f7f4 ff18 	bl	800041c <__aeabi_fmul>
 800b5ec:	9b02      	ldr	r3, [sp, #8]
 800b5ee:	6060      	str	r0, [r4, #4]
 800b5f0:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800b5f4:	3b08      	subs	r3, #8
 800b5f6:	3510      	adds	r5, #16
 800b5f8:	3410      	adds	r4, #16
 800b5fa:	3610      	adds	r6, #16
 800b5fc:	461f      	mov	r7, r3
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	f856 2c08 	ldr.w	r2, [r6, #-8]
 800b604:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800b608:	9101      	str	r1, [sp, #4]
 800b60a:	4618      	mov	r0, r3
 800b60c:	4611      	mov	r1, r2
 800b60e:	9305      	str	r3, [sp, #20]
 800b610:	9204      	str	r2, [sp, #16]
 800b612:	f7f4 fdf9 	bl	8000208 <__aeabi_fsub>
 800b616:	f8d7 900c 	ldr.w	r9, [r7, #12]
 800b61a:	9901      	ldr	r1, [sp, #4]
 800b61c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b620:	4683      	mov	fp, r0
 800b622:	4648      	mov	r0, r9
 800b624:	f7f4 fdf2 	bl	800020c <__addsf3>
 800b628:	9a04      	ldr	r2, [sp, #16]
 800b62a:	9b05      	ldr	r3, [sp, #20]
 800b62c:	f855 8c08 	ldr.w	r8, [r5, #-8]
 800b630:	f855 ac04 	ldr.w	sl, [r5, #-4]
 800b634:	4611      	mov	r1, r2
 800b636:	4681      	mov	r9, r0
 800b638:	4618      	mov	r0, r3
 800b63a:	f7f4 fde7 	bl	800020c <__addsf3>
 800b63e:	4659      	mov	r1, fp
 800b640:	9004      	str	r0, [sp, #16]
 800b642:	4640      	mov	r0, r8
 800b644:	f7f4 feea 	bl	800041c <__aeabi_fmul>
 800b648:	9b04      	ldr	r3, [sp, #16]
 800b64a:	4601      	mov	r1, r0
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7f4 fddd 	bl	800020c <__addsf3>
 800b652:	4649      	mov	r1, r9
 800b654:	9004      	str	r0, [sp, #16]
 800b656:	4650      	mov	r0, sl
 800b658:	f7f4 fee0 	bl	800041c <__aeabi_fmul>
 800b65c:	9b04      	ldr	r3, [sp, #16]
 800b65e:	4601      	mov	r1, r0
 800b660:	4618      	mov	r0, r3
 800b662:	f7f4 fdd3 	bl	800020c <__addsf3>
 800b666:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b66a:	f7f4 fed7 	bl	800041c <__aeabi_fmul>
 800b66e:	9903      	ldr	r1, [sp, #12]
 800b670:	f844 0c08 	str.w	r0, [r4, #-8]
 800b674:	9801      	ldr	r0, [sp, #4]
 800b676:	f7f4 fdc7 	bl	8000208 <__aeabi_fsub>
 800b67a:	4659      	mov	r1, fp
 800b67c:	9001      	str	r0, [sp, #4]
 800b67e:	4650      	mov	r0, sl
 800b680:	f7f4 fecc 	bl	800041c <__aeabi_fmul>
 800b684:	9b01      	ldr	r3, [sp, #4]
 800b686:	4601      	mov	r1, r0
 800b688:	4618      	mov	r0, r3
 800b68a:	f7f4 fdbf 	bl	800020c <__addsf3>
 800b68e:	4649      	mov	r1, r9
 800b690:	4682      	mov	sl, r0
 800b692:	4640      	mov	r0, r8
 800b694:	f7f4 fec2 	bl	800041c <__aeabi_fmul>
 800b698:	4601      	mov	r1, r0
 800b69a:	4650      	mov	r0, sl
 800b69c:	f7f4 fdb4 	bl	8000208 <__aeabi_fsub>
 800b6a0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b6a4:	f7f4 feba 	bl	800041c <__aeabi_fmul>
 800b6a8:	9b02      	ldr	r3, [sp, #8]
 800b6aa:	f844 0c04 	str.w	r0, [r4, #-4]
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	f1a7 0708 	sub.w	r7, r7, #8
 800b6b4:	f106 0608 	add.w	r6, r6, #8
 800b6b8:	f105 0508 	add.w	r5, r5, #8
 800b6bc:	f104 0408 	add.w	r4, r4, #8
 800b6c0:	9302      	str	r3, [sp, #8]
 800b6c2:	d19c      	bne.n	800b5fe <stage_rfft_f32+0x5a>
 800b6c4:	b007      	add	sp, #28
 800b6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ca:	bf00      	nop

0800b6cc <merge_rfft_f32>:
 800b6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6d0:	680c      	ldr	r4, [r1, #0]
 800b6d2:	f8d1 8004 	ldr.w	r8, [r1, #4]
 800b6d6:	8803      	ldrh	r3, [r0, #0]
 800b6d8:	6945      	ldr	r5, [r0, #20]
 800b6da:	b087      	sub	sp, #28
 800b6dc:	3b01      	subs	r3, #1
 800b6de:	460e      	mov	r6, r1
 800b6e0:	4620      	mov	r0, r4
 800b6e2:	4641      	mov	r1, r8
 800b6e4:	4617      	mov	r7, r2
 800b6e6:	9302      	str	r3, [sp, #8]
 800b6e8:	f7f4 fd90 	bl	800020c <__addsf3>
 800b6ec:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b6f0:	f7f4 fe94 	bl	800041c <__aeabi_fmul>
 800b6f4:	4641      	mov	r1, r8
 800b6f6:	6038      	str	r0, [r7, #0]
 800b6f8:	4620      	mov	r0, r4
 800b6fa:	f7f4 fd85 	bl	8000208 <__aeabi_fsub>
 800b6fe:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b702:	f7f4 fe8b 	bl	800041c <__aeabi_fmul>
 800b706:	9b02      	ldr	r3, [sp, #8]
 800b708:	6078      	str	r0, [r7, #4]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d068      	beq.n	800b7e0 <merge_rfft_f32+0x114>
 800b70e:	00dc      	lsls	r4, r3, #3
 800b710:	3c08      	subs	r4, #8
 800b712:	4434      	add	r4, r6
 800b714:	3510      	adds	r5, #16
 800b716:	3710      	adds	r7, #16
 800b718:	3610      	adds	r6, #16
 800b71a:	68a3      	ldr	r3, [r4, #8]
 800b71c:	f856 2c08 	ldr.w	r2, [r6, #-8]
 800b720:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800b724:	9101      	str	r1, [sp, #4]
 800b726:	4610      	mov	r0, r2
 800b728:	4619      	mov	r1, r3
 800b72a:	9305      	str	r3, [sp, #20]
 800b72c:	9204      	str	r2, [sp, #16]
 800b72e:	f7f4 fd6b 	bl	8000208 <__aeabi_fsub>
 800b732:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800b736:	9901      	ldr	r1, [sp, #4]
 800b738:	f8cd 900c 	str.w	r9, [sp, #12]
 800b73c:	4683      	mov	fp, r0
 800b73e:	4648      	mov	r0, r9
 800b740:	f7f4 fd64 	bl	800020c <__addsf3>
 800b744:	9a04      	ldr	r2, [sp, #16]
 800b746:	9b05      	ldr	r3, [sp, #20]
 800b748:	f855 8c08 	ldr.w	r8, [r5, #-8]
 800b74c:	f855 ac04 	ldr.w	sl, [r5, #-4]
 800b750:	4611      	mov	r1, r2
 800b752:	4681      	mov	r9, r0
 800b754:	4618      	mov	r0, r3
 800b756:	f7f4 fd59 	bl	800020c <__addsf3>
 800b75a:	4659      	mov	r1, fp
 800b75c:	9004      	str	r0, [sp, #16]
 800b75e:	4640      	mov	r0, r8
 800b760:	f7f4 fe5c 	bl	800041c <__aeabi_fmul>
 800b764:	9b04      	ldr	r3, [sp, #16]
 800b766:	4601      	mov	r1, r0
 800b768:	4618      	mov	r0, r3
 800b76a:	f7f4 fd4d 	bl	8000208 <__aeabi_fsub>
 800b76e:	4649      	mov	r1, r9
 800b770:	9004      	str	r0, [sp, #16]
 800b772:	4650      	mov	r0, sl
 800b774:	f7f4 fe52 	bl	800041c <__aeabi_fmul>
 800b778:	9b04      	ldr	r3, [sp, #16]
 800b77a:	4601      	mov	r1, r0
 800b77c:	4618      	mov	r0, r3
 800b77e:	f7f4 fd43 	bl	8000208 <__aeabi_fsub>
 800b782:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b786:	f7f4 fe49 	bl	800041c <__aeabi_fmul>
 800b78a:	9903      	ldr	r1, [sp, #12]
 800b78c:	f847 0c08 	str.w	r0, [r7, #-8]
 800b790:	9801      	ldr	r0, [sp, #4]
 800b792:	f7f4 fd39 	bl	8000208 <__aeabi_fsub>
 800b796:	4659      	mov	r1, fp
 800b798:	9001      	str	r0, [sp, #4]
 800b79a:	4650      	mov	r0, sl
 800b79c:	f7f4 fe3e 	bl	800041c <__aeabi_fmul>
 800b7a0:	9b01      	ldr	r3, [sp, #4]
 800b7a2:	4601      	mov	r1, r0
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f7f4 fd31 	bl	800020c <__addsf3>
 800b7aa:	4649      	mov	r1, r9
 800b7ac:	4682      	mov	sl, r0
 800b7ae:	4640      	mov	r0, r8
 800b7b0:	f7f4 fe34 	bl	800041c <__aeabi_fmul>
 800b7b4:	4601      	mov	r1, r0
 800b7b6:	4650      	mov	r0, sl
 800b7b8:	f7f4 fd26 	bl	8000208 <__aeabi_fsub>
 800b7bc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b7c0:	f7f4 fe2c 	bl	800041c <__aeabi_fmul>
 800b7c4:	9b02      	ldr	r3, [sp, #8]
 800b7c6:	f847 0c04 	str.w	r0, [r7, #-4]
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	f1a4 0408 	sub.w	r4, r4, #8
 800b7d0:	f106 0608 	add.w	r6, r6, #8
 800b7d4:	f105 0508 	add.w	r5, r5, #8
 800b7d8:	f107 0708 	add.w	r7, r7, #8
 800b7dc:	9302      	str	r3, [sp, #8]
 800b7de:	d19c      	bne.n	800b71a <merge_rfft_f32+0x4e>
 800b7e0:	b007      	add	sp, #28
 800b7e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7e6:	bf00      	nop

0800b7e8 <arm_rfft_fast_f32>:
 800b7e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ec:	8a05      	ldrh	r5, [r0, #16]
 800b7ee:	086d      	lsrs	r5, r5, #1
 800b7f0:	8005      	strh	r5, [r0, #0]
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	4616      	mov	r6, r2
 800b7f6:	461d      	mov	r5, r3
 800b7f8:	b14b      	cbz	r3, 800b80e <arm_rfft_fast_f32+0x26>
 800b7fa:	f7ff ff67 	bl	800b6cc <merge_rfft_f32>
 800b7fe:	462a      	mov	r2, r5
 800b800:	4631      	mov	r1, r6
 800b802:	4620      	mov	r0, r4
 800b804:	2301      	movs	r3, #1
 800b806:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b80a:	f000 bcfd 	b.w	800c208 <arm_cfft_f32>
 800b80e:	460f      	mov	r7, r1
 800b810:	461a      	mov	r2, r3
 800b812:	2301      	movs	r3, #1
 800b814:	f000 fcf8 	bl	800c208 <arm_cfft_f32>
 800b818:	4632      	mov	r2, r6
 800b81a:	4639      	mov	r1, r7
 800b81c:	4620      	mov	r0, r4
 800b81e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b822:	f7ff bebf 	b.w	800b5a4 <stage_rfft_f32>
 800b826:	bf00      	nop

0800b828 <arm_cfft_radix8by2_f32>:
 800b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	b093      	sub	sp, #76	; 0x4c
 800b82e:	8802      	ldrh	r2, [r0, #0]
 800b830:	900e      	str	r0, [sp, #56]	; 0x38
 800b832:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800b836:	460d      	mov	r5, r1
 800b838:	9111      	str	r1, [sp, #68]	; 0x44
 800b83a:	6843      	ldr	r3, [r0, #4]
 800b83c:	940f      	str	r4, [sp, #60]	; 0x3c
 800b83e:	0850      	lsrs	r0, r2, #1
 800b840:	08d1      	lsrs	r1, r2, #3
 800b842:	9010      	str	r0, [sp, #64]	; 0x40
 800b844:	f000 8134 	beq.w	800bab0 <arm_cfft_radix8by2_f32+0x288>
 800b848:	0080      	lsls	r0, r0, #2
 800b84a:	3010      	adds	r0, #16
 800b84c:	3310      	adds	r3, #16
 800b84e:	f105 0610 	add.w	r6, r5, #16
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	1822      	adds	r2, r4, r0
 800b856:	eb06 1301 	add.w	r3, r6, r1, lsl #4
 800b85a:	182f      	adds	r7, r5, r0
 800b85c:	930d      	str	r3, [sp, #52]	; 0x34
 800b85e:	f104 0910 	add.w	r9, r4, #16
 800b862:	4693      	mov	fp, r2
 800b864:	f859 2c10 	ldr.w	r2, [r9, #-16]
 800b868:	f856 3c10 	ldr.w	r3, [r6, #-16]
 800b86c:	f859 1c0c 	ldr.w	r1, [r9, #-12]
 800b870:	f859 0c08 	ldr.w	r0, [r9, #-8]
 800b874:	f857 cc0c 	ldr.w	ip, [r7, #-12]
 800b878:	f857 8c04 	ldr.w	r8, [r7, #-4]
 800b87c:	9101      	str	r1, [sp, #4]
 800b87e:	9002      	str	r0, [sp, #8]
 800b880:	f85b 1c0c 	ldr.w	r1, [fp, #-12]
 800b884:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 800b888:	f857 ec08 	ldr.w	lr, [r7, #-8]
 800b88c:	f857 4c10 	ldr.w	r4, [r7, #-16]
 800b890:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 800b894:	f8cd 8010 	str.w	r8, [sp, #16]
 800b898:	f85b cc04 	ldr.w	ip, [fp, #-4]
 800b89c:	f85b 8c10 	ldr.w	r8, [fp, #-16]
 800b8a0:	9105      	str	r1, [sp, #20]
 800b8a2:	9006      	str	r0, [sp, #24]
 800b8a4:	4611      	mov	r1, r2
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f8cd e00c 	str.w	lr, [sp, #12]
 800b8ac:	f8cd c01c 	str.w	ip, [sp, #28]
 800b8b0:	930c      	str	r3, [sp, #48]	; 0x30
 800b8b2:	9208      	str	r2, [sp, #32]
 800b8b4:	9409      	str	r4, [sp, #36]	; 0x24
 800b8b6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800b8ba:	f7f4 fca7 	bl	800020c <__addsf3>
 800b8be:	f856 ac0c 	ldr.w	sl, [r6, #-12]
 800b8c2:	f859 5c04 	ldr.w	r5, [r9, #-4]
 800b8c6:	9901      	ldr	r1, [sp, #4]
 800b8c8:	f846 0c10 	str.w	r0, [r6, #-16]
 800b8cc:	4650      	mov	r0, sl
 800b8ce:	f7f4 fc9d 	bl	800020c <__addsf3>
 800b8d2:	f856 8c08 	ldr.w	r8, [r6, #-8]
 800b8d6:	f846 0c0c 	str.w	r0, [r6, #-12]
 800b8da:	9902      	ldr	r1, [sp, #8]
 800b8dc:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800b8e0:	4640      	mov	r0, r8
 800b8e2:	f7f4 fc93 	bl	800020c <__addsf3>
 800b8e6:	4629      	mov	r1, r5
 800b8e8:	f846 0c08 	str.w	r0, [r6, #-8]
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	f7f4 fc8d 	bl	800020c <__addsf3>
 800b8f2:	9a08      	ldr	r2, [sp, #32]
 800b8f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8f6:	f846 0c04 	str.w	r0, [r6, #-4]
 800b8fa:	4611      	mov	r1, r2
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f7f4 fc83 	bl	8000208 <__aeabi_fsub>
 800b902:	9901      	ldr	r1, [sp, #4]
 800b904:	9008      	str	r0, [sp, #32]
 800b906:	4650      	mov	r0, sl
 800b908:	f7f4 fc7e 	bl	8000208 <__aeabi_fsub>
 800b90c:	9902      	ldr	r1, [sp, #8]
 800b90e:	4682      	mov	sl, r0
 800b910:	4640      	mov	r0, r8
 800b912:	f7f4 fc79 	bl	8000208 <__aeabi_fsub>
 800b916:	4629      	mov	r1, r5
 800b918:	9001      	str	r0, [sp, #4]
 800b91a:	4620      	mov	r0, r4
 800b91c:	f7f4 fc74 	bl	8000208 <__aeabi_fsub>
 800b920:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800b924:	900c      	str	r0, [sp, #48]	; 0x30
 800b926:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b928:	4641      	mov	r1, r8
 800b92a:	4620      	mov	r0, r4
 800b92c:	f7f4 fc6e 	bl	800020c <__addsf3>
 800b930:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b932:	9905      	ldr	r1, [sp, #20]
 800b934:	f847 0c10 	str.w	r0, [r7, #-16]
 800b938:	4628      	mov	r0, r5
 800b93a:	f7f4 fc67 	bl	800020c <__addsf3>
 800b93e:	9906      	ldr	r1, [sp, #24]
 800b940:	f847 0c0c 	str.w	r0, [r7, #-12]
 800b944:	9803      	ldr	r0, [sp, #12]
 800b946:	f7f4 fc61 	bl	800020c <__addsf3>
 800b94a:	9907      	ldr	r1, [sp, #28]
 800b94c:	f847 0c08 	str.w	r0, [r7, #-8]
 800b950:	9804      	ldr	r0, [sp, #16]
 800b952:	f7f4 fc5b 	bl	800020c <__addsf3>
 800b956:	4621      	mov	r1, r4
 800b958:	f847 0c04 	str.w	r0, [r7, #-4]
 800b95c:	4640      	mov	r0, r8
 800b95e:	f7f4 fc53 	bl	8000208 <__aeabi_fsub>
 800b962:	4629      	mov	r1, r5
 800b964:	4680      	mov	r8, r0
 800b966:	9805      	ldr	r0, [sp, #20]
 800b968:	f7f4 fc4e 	bl	8000208 <__aeabi_fsub>
 800b96c:	9903      	ldr	r1, [sp, #12]
 800b96e:	9002      	str	r0, [sp, #8]
 800b970:	9806      	ldr	r0, [sp, #24]
 800b972:	f7f4 fc49 	bl	8000208 <__aeabi_fsub>
 800b976:	9904      	ldr	r1, [sp, #16]
 800b978:	9003      	str	r0, [sp, #12]
 800b97a:	9807      	ldr	r0, [sp, #28]
 800b97c:	f7f4 fc44 	bl	8000208 <__aeabi_fsub>
 800b980:	9b00      	ldr	r3, [sp, #0]
 800b982:	9004      	str	r0, [sp, #16]
 800b984:	f853 4c10 	ldr.w	r4, [r3, #-16]
 800b988:	9808      	ldr	r0, [sp, #32]
 800b98a:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 800b98e:	4621      	mov	r1, r4
 800b990:	f7f4 fd44 	bl	800041c <__aeabi_fmul>
 800b994:	4629      	mov	r1, r5
 800b996:	9005      	str	r0, [sp, #20]
 800b998:	4650      	mov	r0, sl
 800b99a:	f7f4 fd3f 	bl	800041c <__aeabi_fmul>
 800b99e:	9b05      	ldr	r3, [sp, #20]
 800b9a0:	4601      	mov	r1, r0
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f7f4 fc32 	bl	800020c <__addsf3>
 800b9a8:	4621      	mov	r1, r4
 800b9aa:	f849 0c10 	str.w	r0, [r9, #-16]
 800b9ae:	4650      	mov	r0, sl
 800b9b0:	f7f4 fd34 	bl	800041c <__aeabi_fmul>
 800b9b4:	4629      	mov	r1, r5
 800b9b6:	4682      	mov	sl, r0
 800b9b8:	9808      	ldr	r0, [sp, #32]
 800b9ba:	f7f4 fd2f 	bl	800041c <__aeabi_fmul>
 800b9be:	4601      	mov	r1, r0
 800b9c0:	4650      	mov	r0, sl
 800b9c2:	f7f4 fc21 	bl	8000208 <__aeabi_fsub>
 800b9c6:	4629      	mov	r1, r5
 800b9c8:	f849 0c0c 	str.w	r0, [r9, #-12]
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	f7f4 fd25 	bl	800041c <__aeabi_fmul>
 800b9d2:	4621      	mov	r1, r4
 800b9d4:	4682      	mov	sl, r0
 800b9d6:	9802      	ldr	r0, [sp, #8]
 800b9d8:	f7f4 fd20 	bl	800041c <__aeabi_fmul>
 800b9dc:	4601      	mov	r1, r0
 800b9de:	4650      	mov	r0, sl
 800b9e0:	f7f4 fc12 	bl	8000208 <__aeabi_fsub>
 800b9e4:	4629      	mov	r1, r5
 800b9e6:	f84b 0c10 	str.w	r0, [fp, #-16]
 800b9ea:	9802      	ldr	r0, [sp, #8]
 800b9ec:	f7f4 fd16 	bl	800041c <__aeabi_fmul>
 800b9f0:	4621      	mov	r1, r4
 800b9f2:	4605      	mov	r5, r0
 800b9f4:	4640      	mov	r0, r8
 800b9f6:	f7f4 fd11 	bl	800041c <__aeabi_fmul>
 800b9fa:	4601      	mov	r1, r0
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	f7f4 fc05 	bl	800020c <__addsf3>
 800ba02:	9b00      	ldr	r3, [sp, #0]
 800ba04:	f84b 0c0c 	str.w	r0, [fp, #-12]
 800ba08:	f853 4c08 	ldr.w	r4, [r3, #-8]
 800ba0c:	9801      	ldr	r0, [sp, #4]
 800ba0e:	f853 5c04 	ldr.w	r5, [r3, #-4]
 800ba12:	4621      	mov	r1, r4
 800ba14:	f7f4 fd02 	bl	800041c <__aeabi_fmul>
 800ba18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ba1c:	4680      	mov	r8, r0
 800ba1e:	4629      	mov	r1, r5
 800ba20:	4650      	mov	r0, sl
 800ba22:	f7f4 fcfb 	bl	800041c <__aeabi_fmul>
 800ba26:	4601      	mov	r1, r0
 800ba28:	4640      	mov	r0, r8
 800ba2a:	f7f4 fbef 	bl	800020c <__addsf3>
 800ba2e:	4621      	mov	r1, r4
 800ba30:	f849 0c08 	str.w	r0, [r9, #-8]
 800ba34:	4650      	mov	r0, sl
 800ba36:	f7f4 fcf1 	bl	800041c <__aeabi_fmul>
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	4680      	mov	r8, r0
 800ba3e:	9801      	ldr	r0, [sp, #4]
 800ba40:	f7f4 fcec 	bl	800041c <__aeabi_fmul>
 800ba44:	4601      	mov	r1, r0
 800ba46:	4640      	mov	r0, r8
 800ba48:	f7f4 fbde 	bl	8000208 <__aeabi_fsub>
 800ba4c:	4629      	mov	r1, r5
 800ba4e:	f849 0c04 	str.w	r0, [r9, #-4]
 800ba52:	9803      	ldr	r0, [sp, #12]
 800ba54:	f7f4 fce2 	bl	800041c <__aeabi_fmul>
 800ba58:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ba5c:	4680      	mov	r8, r0
 800ba5e:	4621      	mov	r1, r4
 800ba60:	4650      	mov	r0, sl
 800ba62:	f7f4 fcdb 	bl	800041c <__aeabi_fmul>
 800ba66:	4601      	mov	r1, r0
 800ba68:	4640      	mov	r0, r8
 800ba6a:	f7f4 fbcd 	bl	8000208 <__aeabi_fsub>
 800ba6e:	4629      	mov	r1, r5
 800ba70:	f84b 0c08 	str.w	r0, [fp, #-8]
 800ba74:	4650      	mov	r0, sl
 800ba76:	f7f4 fcd1 	bl	800041c <__aeabi_fmul>
 800ba7a:	4621      	mov	r1, r4
 800ba7c:	4605      	mov	r5, r0
 800ba7e:	9803      	ldr	r0, [sp, #12]
 800ba80:	f7f4 fccc 	bl	800041c <__aeabi_fmul>
 800ba84:	4601      	mov	r1, r0
 800ba86:	4628      	mov	r0, r5
 800ba88:	f7f4 fbc0 	bl	800020c <__addsf3>
 800ba8c:	9b00      	ldr	r3, [sp, #0]
 800ba8e:	f84b 0c04 	str.w	r0, [fp, #-4]
 800ba92:	3310      	adds	r3, #16
 800ba94:	9300      	str	r3, [sp, #0]
 800ba96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba98:	3610      	adds	r6, #16
 800ba9a:	429e      	cmp	r6, r3
 800ba9c:	f107 0710 	add.w	r7, r7, #16
 800baa0:	f109 0910 	add.w	r9, r9, #16
 800baa4:	f10b 0b10 	add.w	fp, fp, #16
 800baa8:	f47f aedc 	bne.w	800b864 <arm_cfft_radix8by2_f32+0x3c>
 800baac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800baae:	685b      	ldr	r3, [r3, #4]
 800bab0:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
 800bab4:	9811      	ldr	r0, [sp, #68]	; 0x44
 800bab6:	461a      	mov	r2, r3
 800bab8:	4621      	mov	r1, r4
 800baba:	2302      	movs	r3, #2
 800babc:	f000 fd02 	bl	800c4c4 <arm_radix8_butterfly_f32>
 800bac0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bac2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bac4:	685a      	ldr	r2, [r3, #4]
 800bac6:	4621      	mov	r1, r4
 800bac8:	2302      	movs	r3, #2
 800baca:	b013      	add	sp, #76	; 0x4c
 800bacc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad0:	f000 bcf8 	b.w	800c4c4 <arm_radix8_butterfly_f32>

0800bad4 <arm_cfft_radix8by4_f32>:
 800bad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad8:	8804      	ldrh	r4, [r0, #0]
 800bada:	680e      	ldr	r6, [r1, #0]
 800badc:	6845      	ldr	r5, [r0, #4]
 800bade:	b0a7      	sub	sp, #156	; 0x9c
 800bae0:	0864      	lsrs	r4, r4, #1
 800bae2:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 800bae6:	9119      	str	r1, [sp, #100]	; 0x64
 800bae8:	4451      	add	r1, sl
 800baea:	eb01 0c0a 	add.w	ip, r1, sl
 800baee:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 800baf2:	9024      	str	r0, [sp, #144]	; 0x90
 800baf4:	911a      	str	r1, [sp, #104]	; 0x68
 800baf6:	4630      	mov	r0, r6
 800baf8:	4639      	mov	r1, r7
 800bafa:	f8cd c060 	str.w	ip, [sp, #96]	; 0x60
 800bafe:	f7f4 fb85 	bl	800020c <__addsf3>
 800bb02:	4639      	mov	r1, r7
 800bb04:	4683      	mov	fp, r0
 800bb06:	4630      	mov	r0, r6
 800bb08:	f7f4 fb7e 	bl	8000208 <__aeabi_fsub>
 800bb0c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800bb0e:	9001      	str	r0, [sp, #4]
 800bb10:	9819      	ldr	r0, [sp, #100]	; 0x64
 800bb12:	6877      	ldr	r7, [r6, #4]
 800bb14:	6846      	ldr	r6, [r0, #4]
 800bb16:	4639      	mov	r1, r7
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f7f4 fb77 	bl	800020c <__addsf3>
 800bb1e:	4639      	mov	r1, r7
 800bb20:	9002      	str	r0, [sp, #8]
 800bb22:	4630      	mov	r0, r6
 800bb24:	f7f4 fb70 	bl	8000208 <__aeabi_fsub>
 800bb28:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800bb2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bb2c:	f857 7024 	ldr.w	r7, [r7, r4, lsl #2]
 800bb30:	f852 6024 	ldr.w	r6, [r2, r4, lsl #2]
 800bb34:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bb36:	9003      	str	r0, [sp, #12]
 800bb38:	4659      	mov	r1, fp
 800bb3a:	4638      	mov	r0, r7
 800bb3c:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800bb40:	f7f4 fb64 	bl	800020c <__addsf3>
 800bb44:	4631      	mov	r1, r6
 800bb46:	f7f4 fb61 	bl	800020c <__addsf3>
 800bb4a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800bb4c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bb4e:	468c      	mov	ip, r1
 800bb50:	4453      	add	r3, sl
 800bb52:	931f      	str	r3, [sp, #124]	; 0x7c
 800bb54:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800bb58:	f84c 0b08 	str.w	r0, [ip], #8
 800bb5c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bb5e:	9802      	ldr	r0, [sp, #8]
 800bb60:	6859      	ldr	r1, [r3, #4]
 800bb62:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 800bb66:	f7f4 fb51 	bl	800020c <__addsf3>
 800bb6a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800bb6c:	6849      	ldr	r1, [r1, #4]
 800bb6e:	f7f4 fb4d 	bl	800020c <__addsf3>
 800bb72:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb74:	9901      	ldr	r1, [sp, #4]
 800bb76:	6058      	str	r0, [r3, #4]
 800bb78:	4648      	mov	r0, r9
 800bb7a:	f7f4 fb47 	bl	800020c <__addsf3>
 800bb7e:	4641      	mov	r1, r8
 800bb80:	f7f4 fb42 	bl	8000208 <__aeabi_fsub>
 800bb84:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bb86:	4639      	mov	r1, r7
 800bb88:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 800bb8c:	9803      	ldr	r0, [sp, #12]
 800bb8e:	f7f4 fb3b 	bl	8000208 <__aeabi_fsub>
 800bb92:	4631      	mov	r1, r6
 800bb94:	f7f4 fb3a 	bl	800020c <__addsf3>
 800bb98:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bb9a:	4639      	mov	r1, r7
 800bb9c:	6050      	str	r0, [r2, #4]
 800bb9e:	4658      	mov	r0, fp
 800bba0:	f7f4 fb32 	bl	8000208 <__aeabi_fsub>
 800bba4:	4631      	mov	r1, r6
 800bba6:	f7f4 fb2f 	bl	8000208 <__aeabi_fsub>
 800bbaa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bbac:	4649      	mov	r1, r9
 800bbae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bbb2:	9802      	ldr	r0, [sp, #8]
 800bbb4:	f7f4 fb28 	bl	8000208 <__aeabi_fsub>
 800bbb8:	4641      	mov	r1, r8
 800bbba:	f7f4 fb25 	bl	8000208 <__aeabi_fsub>
 800bbbe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bbc0:	4649      	mov	r1, r9
 800bbc2:	6050      	str	r0, [r2, #4]
 800bbc4:	9801      	ldr	r0, [sp, #4]
 800bbc6:	f7f4 fb1f 	bl	8000208 <__aeabi_fsub>
 800bbca:	4641      	mov	r1, r8
 800bbcc:	f7f4 fb1e 	bl	800020c <__addsf3>
 800bbd0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bbd2:	9903      	ldr	r1, [sp, #12]
 800bbd4:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 800bbd8:	4638      	mov	r0, r7
 800bbda:	f7f4 fb17 	bl	800020c <__addsf3>
 800bbde:	4631      	mov	r1, r6
 800bbe0:	f7f4 fb12 	bl	8000208 <__aeabi_fsub>
 800bbe4:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
 800bbe6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bbe8:	6070      	str	r0, [r6, #4]
 800bbea:	0864      	lsrs	r4, r4, #1
 800bbec:	9423      	str	r4, [sp, #140]	; 0x8c
 800bbee:	1ea2      	subs	r2, r4, #2
 800bbf0:	9818      	ldr	r0, [sp, #96]	; 0x60
 800bbf2:	4634      	mov	r4, r6
 800bbf4:	3408      	adds	r4, #8
 800bbf6:	941b      	str	r4, [sp, #108]	; 0x6c
 800bbf8:	4604      	mov	r4, r0
 800bbfa:	3408      	adds	r4, #8
 800bbfc:	941d      	str	r4, [sp, #116]	; 0x74
 800bbfe:	f101 0408 	add.w	r4, r1, #8
 800bc02:	941e      	str	r4, [sp, #120]	; 0x78
 800bc04:	f105 0408 	add.w	r4, r5, #8
 800bc08:	9421      	str	r4, [sp, #132]	; 0x84
 800bc0a:	f105 0710 	add.w	r7, r5, #16
 800bc0e:	f105 0418 	add.w	r4, r5, #24
 800bc12:	0852      	lsrs	r2, r2, #1
 800bc14:	9722      	str	r7, [sp, #136]	; 0x88
 800bc16:	9420      	str	r4, [sp, #128]	; 0x80
 800bc18:	9225      	str	r2, [sp, #148]	; 0x94
 800bc1a:	f000 820b 	beq.w	800c034 <arm_cfft_radix8by4_f32+0x560>
 800bc1e:	f1aa 030c 	sub.w	r3, sl, #12
 800bc22:	4634      	mov	r4, r6
 800bc24:	441e      	add	r6, r3
 800bc26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bc28:	9606      	str	r6, [sp, #24]
 800bc2a:	3310      	adds	r3, #16
 800bc2c:	9305      	str	r3, [sp, #20]
 800bc2e:	f1a1 030c 	sub.w	r3, r1, #12
 800bc32:	9304      	str	r3, [sp, #16]
 800bc34:	f105 0320 	add.w	r3, r5, #32
 800bc38:	9308      	str	r3, [sp, #32]
 800bc3a:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800bc3e:	9307      	str	r3, [sp, #28]
 800bc40:	f100 0310 	add.w	r3, r0, #16
 800bc44:	f101 0810 	add.w	r8, r1, #16
 800bc48:	9303      	str	r3, [sp, #12]
 800bc4a:	f1a4 030c 	sub.w	r3, r4, #12
 800bc4e:	9709      	str	r7, [sp, #36]	; 0x24
 800bc50:	f1a0 0a0c 	sub.w	sl, r0, #12
 800bc54:	9302      	str	r3, [sp, #8]
 800bc56:	f104 0910 	add.w	r9, r4, #16
 800bc5a:	f8cd 8004 	str.w	r8, [sp, #4]
 800bc5e:	9e05      	ldr	r6, [sp, #20]
 800bc60:	9f03      	ldr	r7, [sp, #12]
 800bc62:	f856 4c08 	ldr.w	r4, [r6, #-8]
 800bc66:	f857 5c08 	ldr.w	r5, [r7, #-8]
 800bc6a:	9217      	str	r2, [sp, #92]	; 0x5c
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	4620      	mov	r0, r4
 800bc70:	f7f4 facc 	bl	800020c <__addsf3>
 800bc74:	4629      	mov	r1, r5
 800bc76:	4680      	mov	r8, r0
 800bc78:	4620      	mov	r0, r4
 800bc7a:	f7f4 fac5 	bl	8000208 <__aeabi_fsub>
 800bc7e:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800bc82:	f857 5c04 	ldr.w	r5, [r7, #-4]
 800bc86:	900a      	str	r0, [sp, #40]	; 0x28
 800bc88:	4629      	mov	r1, r5
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	9605      	str	r6, [sp, #20]
 800bc8e:	9703      	str	r7, [sp, #12]
 800bc90:	f7f4 fabc 	bl	800020c <__addsf3>
 800bc94:	4629      	mov	r1, r5
 800bc96:	4607      	mov	r7, r0
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f7f4 fab5 	bl	8000208 <__aeabi_fsub>
 800bc9e:	9c01      	ldr	r4, [sp, #4]
 800bca0:	f859 6c04 	ldr.w	r6, [r9, #-4]
 800bca4:	f854 bc04 	ldr.w	fp, [r4, #-4]
 800bca8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bcaa:	900b      	str	r0, [sp, #44]	; 0x2c
 800bcac:	4658      	mov	r0, fp
 800bcae:	f7f4 faad 	bl	800020c <__addsf3>
 800bcb2:	4631      	mov	r1, r6
 800bcb4:	f7f4 faa8 	bl	8000208 <__aeabi_fsub>
 800bcb8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800bcbc:	9401      	str	r4, [sp, #4]
 800bcbe:	f859 4c08 	ldr.w	r4, [r9, #-8]
 800bcc2:	900c      	str	r0, [sp, #48]	; 0x30
 800bcc4:	4629      	mov	r1, r5
 800bcc6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bcc8:	f7f4 fa9e 	bl	8000208 <__aeabi_fsub>
 800bccc:	4621      	mov	r1, r4
 800bcce:	f7f4 fa9d 	bl	800020c <__addsf3>
 800bcd2:	4629      	mov	r1, r5
 800bcd4:	900d      	str	r0, [sp, #52]	; 0x34
 800bcd6:	4640      	mov	r0, r8
 800bcd8:	f7f4 fa96 	bl	8000208 <__aeabi_fsub>
 800bcdc:	4621      	mov	r1, r4
 800bcde:	f7f4 fa93 	bl	8000208 <__aeabi_fsub>
 800bce2:	4659      	mov	r1, fp
 800bce4:	900e      	str	r0, [sp, #56]	; 0x38
 800bce6:	4638      	mov	r0, r7
 800bce8:	f7f4 fa8e 	bl	8000208 <__aeabi_fsub>
 800bcec:	4631      	mov	r1, r6
 800bcee:	f7f4 fa8b 	bl	8000208 <__aeabi_fsub>
 800bcf2:	4659      	mov	r1, fp
 800bcf4:	9012      	str	r0, [sp, #72]	; 0x48
 800bcf6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bcf8:	f7f4 fa86 	bl	8000208 <__aeabi_fsub>
 800bcfc:	4631      	mov	r1, r6
 800bcfe:	f7f4 fa85 	bl	800020c <__addsf3>
 800bd02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bd04:	900a      	str	r0, [sp, #40]	; 0x28
 800bd06:	4628      	mov	r0, r5
 800bd08:	f7f4 fa80 	bl	800020c <__addsf3>
 800bd0c:	4621      	mov	r1, r4
 800bd0e:	f7f4 fa7b 	bl	8000208 <__aeabi_fsub>
 800bd12:	4641      	mov	r1, r8
 800bd14:	9013      	str	r0, [sp, #76]	; 0x4c
 800bd16:	4628      	mov	r0, r5
 800bd18:	f7f4 fa78 	bl	800020c <__addsf3>
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	f7f4 fa75 	bl	800020c <__addsf3>
 800bd22:	9e05      	ldr	r6, [sp, #20]
 800bd24:	9b01      	ldr	r3, [sp, #4]
 800bd26:	f846 0c08 	str.w	r0, [r6, #-8]
 800bd2a:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800bd2e:	4638      	mov	r0, r7
 800bd30:	f7f4 fa6c 	bl	800020c <__addsf3>
 800bd34:	f859 1c04 	ldr.w	r1, [r9, #-4]
 800bd38:	f7f4 fa68 	bl	800020c <__addsf3>
 800bd3c:	9f04      	ldr	r7, [sp, #16]
 800bd3e:	f846 0c04 	str.w	r0, [r6, #-4]
 800bd42:	9605      	str	r6, [sp, #20]
 800bd44:	9e02      	ldr	r6, [sp, #8]
 800bd46:	687c      	ldr	r4, [r7, #4]
 800bd48:	6875      	ldr	r5, [r6, #4]
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	f7f4 fa5d 	bl	800020c <__addsf3>
 800bd52:	4629      	mov	r1, r5
 800bd54:	4680      	mov	r8, r0
 800bd56:	4620      	mov	r0, r4
 800bd58:	f7f4 fa56 	bl	8000208 <__aeabi_fsub>
 800bd5c:	68bc      	ldr	r4, [r7, #8]
 800bd5e:	68b5      	ldr	r5, [r6, #8]
 800bd60:	9704      	str	r7, [sp, #16]
 800bd62:	4683      	mov	fp, r0
 800bd64:	4629      	mov	r1, r5
 800bd66:	4620      	mov	r0, r4
 800bd68:	9602      	str	r6, [sp, #8]
 800bd6a:	f7f4 fa4f 	bl	800020c <__addsf3>
 800bd6e:	4629      	mov	r1, r5
 800bd70:	900b      	str	r0, [sp, #44]	; 0x2c
 800bd72:	4620      	mov	r0, r4
 800bd74:	f7f4 fa48 	bl	8000208 <__aeabi_fsub>
 800bd78:	9e06      	ldr	r6, [sp, #24]
 800bd7a:	f8da 5008 	ldr.w	r5, [sl, #8]
 800bd7e:	68b4      	ldr	r4, [r6, #8]
 800bd80:	900f      	str	r0, [sp, #60]	; 0x3c
 800bd82:	4621      	mov	r1, r4
 800bd84:	4628      	mov	r0, r5
 800bd86:	f7f4 fa3f 	bl	8000208 <__aeabi_fsub>
 800bd8a:	4659      	mov	r1, fp
 800bd8c:	9016      	str	r0, [sp, #88]	; 0x58
 800bd8e:	f7f4 fa3d 	bl	800020c <__addsf3>
 800bd92:	f8da 7004 	ldr.w	r7, [sl, #4]
 800bd96:	9606      	str	r6, [sp, #24]
 800bd98:	6876      	ldr	r6, [r6, #4]
 800bd9a:	9014      	str	r0, [sp, #80]	; 0x50
 800bd9c:	4639      	mov	r1, r7
 800bd9e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bda0:	f7f4 fa32 	bl	8000208 <__aeabi_fsub>
 800bda4:	4631      	mov	r1, r6
 800bda6:	f7f4 fa31 	bl	800020c <__addsf3>
 800bdaa:	4639      	mov	r1, r7
 800bdac:	9010      	str	r0, [sp, #64]	; 0x40
 800bdae:	4640      	mov	r0, r8
 800bdb0:	f7f4 fa2a 	bl	8000208 <__aeabi_fsub>
 800bdb4:	4631      	mov	r1, r6
 800bdb6:	f7f4 fa27 	bl	8000208 <__aeabi_fsub>
 800bdba:	4629      	mov	r1, r5
 800bdbc:	9015      	str	r0, [sp, #84]	; 0x54
 800bdbe:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bdc0:	f7f4 fa22 	bl	8000208 <__aeabi_fsub>
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	f7f4 fa1f 	bl	8000208 <__aeabi_fsub>
 800bdca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bdcc:	9011      	str	r0, [sp, #68]	; 0x44
 800bdce:	4659      	mov	r1, fp
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f7f4 fa19 	bl	8000208 <__aeabi_fsub>
 800bdd6:	4639      	mov	r1, r7
 800bdd8:	4683      	mov	fp, r0
 800bdda:	4630      	mov	r0, r6
 800bddc:	f7f4 fa14 	bl	8000208 <__aeabi_fsub>
 800bde0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bde2:	f7f4 fa11 	bl	8000208 <__aeabi_fsub>
 800bde6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bde8:	4606      	mov	r6, r0
 800bdea:	4628      	mov	r0, r5
 800bdec:	f7f4 fa0e 	bl	800020c <__addsf3>
 800bdf0:	4621      	mov	r1, r4
 800bdf2:	f7f4 fa0b 	bl	800020c <__addsf3>
 800bdf6:	9c04      	ldr	r4, [sp, #16]
 800bdf8:	60a0      	str	r0, [r4, #8]
 800bdfa:	f8da 1004 	ldr.w	r1, [sl, #4]
 800bdfe:	4640      	mov	r0, r8
 800be00:	f7f4 fa04 	bl	800020c <__addsf3>
 800be04:	9a06      	ldr	r2, [sp, #24]
 800be06:	6851      	ldr	r1, [r2, #4]
 800be08:	f7f4 fa00 	bl	800020c <__addsf3>
 800be0c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800be0e:	6060      	str	r0, [r4, #4]
 800be10:	9404      	str	r4, [sp, #16]
 800be12:	f855 4c08 	ldr.w	r4, [r5, #-8]
 800be16:	980c      	ldr	r0, [sp, #48]	; 0x30
 800be18:	f855 5c04 	ldr.w	r5, [r5, #-4]
 800be1c:	4621      	mov	r1, r4
 800be1e:	f7f4 fafd 	bl	800041c <__aeabi_fmul>
 800be22:	4629      	mov	r1, r5
 800be24:	4680      	mov	r8, r0
 800be26:	980d      	ldr	r0, [sp, #52]	; 0x34
 800be28:	f7f4 faf8 	bl	800041c <__aeabi_fmul>
 800be2c:	4601      	mov	r1, r0
 800be2e:	4640      	mov	r0, r8
 800be30:	f7f4 f9ec 	bl	800020c <__addsf3>
 800be34:	9f01      	ldr	r7, [sp, #4]
 800be36:	4621      	mov	r1, r4
 800be38:	f847 0c08 	str.w	r0, [r7, #-8]
 800be3c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800be3e:	f7f4 faed 	bl	800041c <__aeabi_fmul>
 800be42:	4629      	mov	r1, r5
 800be44:	4680      	mov	r8, r0
 800be46:	980c      	ldr	r0, [sp, #48]	; 0x30
 800be48:	f7f4 fae8 	bl	800041c <__aeabi_fmul>
 800be4c:	4601      	mov	r1, r0
 800be4e:	4640      	mov	r0, r8
 800be50:	f7f4 f9da 	bl	8000208 <__aeabi_fsub>
 800be54:	4629      	mov	r1, r5
 800be56:	9701      	str	r7, [sp, #4]
 800be58:	f847 0c04 	str.w	r0, [r7, #-4]
 800be5c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be5e:	f7f4 fadd 	bl	800041c <__aeabi_fmul>
 800be62:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800be64:	4680      	mov	r8, r0
 800be66:	4621      	mov	r1, r4
 800be68:	4638      	mov	r0, r7
 800be6a:	f7f4 fad7 	bl	800041c <__aeabi_fmul>
 800be6e:	4601      	mov	r1, r0
 800be70:	4640      	mov	r0, r8
 800be72:	f7f4 f9c9 	bl	8000208 <__aeabi_fsub>
 800be76:	4629      	mov	r1, r5
 800be78:	f8ca 0008 	str.w	r0, [sl, #8]
 800be7c:	4638      	mov	r0, r7
 800be7e:	f7f4 facd 	bl	800041c <__aeabi_fmul>
 800be82:	4621      	mov	r1, r4
 800be84:	4605      	mov	r5, r0
 800be86:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be88:	f7f4 fac8 	bl	800041c <__aeabi_fmul>
 800be8c:	4601      	mov	r1, r0
 800be8e:	4628      	mov	r0, r5
 800be90:	f7f4 f9bc 	bl	800020c <__addsf3>
 800be94:	9908      	ldr	r1, [sp, #32]
 800be96:	f8ca 0004 	str.w	r0, [sl, #4]
 800be9a:	f851 4c10 	ldr.w	r4, [r1, #-16]
 800be9e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
 800bea2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800bea4:	4621      	mov	r1, r4
 800bea6:	f7f4 fab9 	bl	800041c <__aeabi_fmul>
 800beaa:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
 800beae:	4607      	mov	r7, r0
 800beb0:	4629      	mov	r1, r5
 800beb2:	4640      	mov	r0, r8
 800beb4:	f7f4 fab2 	bl	800041c <__aeabi_fmul>
 800beb8:	4601      	mov	r1, r0
 800beba:	4638      	mov	r0, r7
 800bebc:	f7f4 f9a6 	bl	800020c <__addsf3>
 800bec0:	9b03      	ldr	r3, [sp, #12]
 800bec2:	4621      	mov	r1, r4
 800bec4:	f843 0c08 	str.w	r0, [r3, #-8]
 800bec8:	4640      	mov	r0, r8
 800beca:	f7f4 faa7 	bl	800041c <__aeabi_fmul>
 800bece:	4629      	mov	r1, r5
 800bed0:	4607      	mov	r7, r0
 800bed2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800bed4:	f7f4 faa2 	bl	800041c <__aeabi_fmul>
 800bed8:	4601      	mov	r1, r0
 800beda:	4638      	mov	r0, r7
 800bedc:	f7f4 f994 	bl	8000208 <__aeabi_fsub>
 800bee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bee2:	9903      	ldr	r1, [sp, #12]
 800bee4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bee8:	f841 0c04 	str.w	r0, [r1, #-4]
 800beec:	4618      	mov	r0, r3
 800beee:	4621      	mov	r1, r4
 800bef0:	f7f4 fa94 	bl	800041c <__aeabi_fmul>
 800bef4:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800bef8:	4607      	mov	r7, r0
 800befa:	4629      	mov	r1, r5
 800befc:	4640      	mov	r0, r8
 800befe:	f7f4 fa8d 	bl	800041c <__aeabi_fmul>
 800bf02:	4601      	mov	r1, r0
 800bf04:	4638      	mov	r0, r7
 800bf06:	f7f4 f97f 	bl	8000208 <__aeabi_fsub>
 800bf0a:	9f02      	ldr	r7, [sp, #8]
 800bf0c:	4629      	mov	r1, r5
 800bf0e:	60b8      	str	r0, [r7, #8]
 800bf10:	9811      	ldr	r0, [sp, #68]	; 0x44
 800bf12:	f7f4 fa83 	bl	800041c <__aeabi_fmul>
 800bf16:	4621      	mov	r1, r4
 800bf18:	4605      	mov	r5, r0
 800bf1a:	4640      	mov	r0, r8
 800bf1c:	f7f4 fa7e 	bl	800041c <__aeabi_fmul>
 800bf20:	4601      	mov	r1, r0
 800bf22:	4628      	mov	r0, r5
 800bf24:	f7f4 f970 	bl	8000208 <__aeabi_fsub>
 800bf28:	6078      	str	r0, [r7, #4]
 800bf2a:	9807      	ldr	r0, [sp, #28]
 800bf2c:	9702      	str	r7, [sp, #8]
 800bf2e:	f850 4c18 	ldr.w	r4, [r0, #-24]
 800bf32:	f850 5c14 	ldr.w	r5, [r0, #-20]
 800bf36:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf38:	4621      	mov	r1, r4
 800bf3a:	f7f4 fa6f 	bl	800041c <__aeabi_fmul>
 800bf3e:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
 800bf42:	4607      	mov	r7, r0
 800bf44:	4629      	mov	r1, r5
 800bf46:	4640      	mov	r0, r8
 800bf48:	f7f4 fa68 	bl	800041c <__aeabi_fmul>
 800bf4c:	4601      	mov	r1, r0
 800bf4e:	4638      	mov	r0, r7
 800bf50:	f7f4 f95c 	bl	800020c <__addsf3>
 800bf54:	4621      	mov	r1, r4
 800bf56:	f849 0c08 	str.w	r0, [r9, #-8]
 800bf5a:	4640      	mov	r0, r8
 800bf5c:	f7f4 fa5e 	bl	800041c <__aeabi_fmul>
 800bf60:	4629      	mov	r1, r5
 800bf62:	4607      	mov	r7, r0
 800bf64:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf66:	f7f4 fa59 	bl	800041c <__aeabi_fmul>
 800bf6a:	4601      	mov	r1, r0
 800bf6c:	4638      	mov	r0, r7
 800bf6e:	f7f4 f94b 	bl	8000208 <__aeabi_fsub>
 800bf72:	4629      	mov	r1, r5
 800bf74:	f849 0c04 	str.w	r0, [r9, #-4]
 800bf78:	4630      	mov	r0, r6
 800bf7a:	f7f4 fa4f 	bl	800041c <__aeabi_fmul>
 800bf7e:	4621      	mov	r1, r4
 800bf80:	4607      	mov	r7, r0
 800bf82:	4658      	mov	r0, fp
 800bf84:	f7f4 fa4a 	bl	800041c <__aeabi_fmul>
 800bf88:	4601      	mov	r1, r0
 800bf8a:	4638      	mov	r0, r7
 800bf8c:	f7f4 f93c 	bl	8000208 <__aeabi_fsub>
 800bf90:	9f06      	ldr	r7, [sp, #24]
 800bf92:	4629      	mov	r1, r5
 800bf94:	60b8      	str	r0, [r7, #8]
 800bf96:	4658      	mov	r0, fp
 800bf98:	f7f4 fa40 	bl	800041c <__aeabi_fmul>
 800bf9c:	4621      	mov	r1, r4
 800bf9e:	4605      	mov	r5, r0
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	f7f4 fa3b 	bl	800041c <__aeabi_fmul>
 800bfa6:	4601      	mov	r1, r0
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	f7f4 f92f 	bl	800020c <__addsf3>
 800bfae:	9c04      	ldr	r4, [sp, #16]
 800bfb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bfb2:	9b01      	ldr	r3, [sp, #4]
 800bfb4:	9e05      	ldr	r6, [sp, #20]
 800bfb6:	9903      	ldr	r1, [sp, #12]
 800bfb8:	3c08      	subs	r4, #8
 800bfba:	9404      	str	r4, [sp, #16]
 800bfbc:	f102 0408 	add.w	r4, r2, #8
 800bfc0:	9a08      	ldr	r2, [sp, #32]
 800bfc2:	9409      	str	r4, [sp, #36]	; 0x24
 800bfc4:	3210      	adds	r2, #16
 800bfc6:	461c      	mov	r4, r3
 800bfc8:	9208      	str	r2, [sp, #32]
 800bfca:	3608      	adds	r6, #8
 800bfcc:	f101 0208 	add.w	r2, r1, #8
 800bfd0:	3408      	adds	r4, #8
 800bfd2:	9203      	str	r2, [sp, #12]
 800bfd4:	9605      	str	r6, [sp, #20]
 800bfd6:	9401      	str	r4, [sp, #4]
 800bfd8:	9d02      	ldr	r5, [sp, #8]
 800bfda:	9b07      	ldr	r3, [sp, #28]
 800bfdc:	6078      	str	r0, [r7, #4]
 800bfde:	f1a5 0208 	sub.w	r2, r5, #8
 800bfe2:	9202      	str	r2, [sp, #8]
 800bfe4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bfe6:	3318      	adds	r3, #24
 800bfe8:	9307      	str	r3, [sp, #28]
 800bfea:	3a01      	subs	r2, #1
 800bfec:	f1a7 0308 	sub.w	r3, r7, #8
 800bff0:	f1aa 0a08 	sub.w	sl, sl, #8
 800bff4:	f109 0908 	add.w	r9, r9, #8
 800bff8:	9306      	str	r3, [sp, #24]
 800bffa:	f47f ae30 	bne.w	800bc5e <arm_cfft_radix8by4_f32+0x18a>
 800bffe:	9925      	ldr	r1, [sp, #148]	; 0x94
 800c000:	9822      	ldr	r0, [sp, #136]	; 0x88
 800c002:	00cb      	lsls	r3, r1, #3
 800c004:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800c008:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800c00c:	9122      	str	r1, [sp, #136]	; 0x88
 800c00e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c010:	4419      	add	r1, r3
 800c012:	911c      	str	r1, [sp, #112]	; 0x70
 800c014:	9921      	ldr	r1, [sp, #132]	; 0x84
 800c016:	4419      	add	r1, r3
 800c018:	9121      	str	r1, [sp, #132]	; 0x84
 800c01a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c01c:	4419      	add	r1, r3
 800c01e:	911e      	str	r1, [sp, #120]	; 0x78
 800c020:	991d      	ldr	r1, [sp, #116]	; 0x74
 800c022:	4419      	add	r1, r3
 800c024:	911d      	str	r1, [sp, #116]	; 0x74
 800c026:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800c028:	4419      	add	r1, r3
 800c02a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c02c:	911b      	str	r1, [sp, #108]	; 0x6c
 800c02e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c032:	9320      	str	r3, [sp, #128]	; 0x80
 800c034:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800c036:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 800c038:	6834      	ldr	r4, [r6, #0]
 800c03a:	683d      	ldr	r5, [r7, #0]
 800c03c:	4620      	mov	r0, r4
 800c03e:	4629      	mov	r1, r5
 800c040:	f7f4 f8e4 	bl	800020c <__addsf3>
 800c044:	4629      	mov	r1, r5
 800c046:	9001      	str	r0, [sp, #4]
 800c048:	4620      	mov	r0, r4
 800c04a:	f7f4 f8dd 	bl	8000208 <__aeabi_fsub>
 800c04e:	6874      	ldr	r4, [r6, #4]
 800c050:	687d      	ldr	r5, [r7, #4]
 800c052:	961c      	str	r6, [sp, #112]	; 0x70
 800c054:	4683      	mov	fp, r0
 800c056:	4629      	mov	r1, r5
 800c058:	4620      	mov	r0, r4
 800c05a:	971d      	str	r7, [sp, #116]	; 0x74
 800c05c:	f7f4 f8d6 	bl	800020c <__addsf3>
 800c060:	4629      	mov	r1, r5
 800c062:	4681      	mov	r9, r0
 800c064:	4620      	mov	r0, r4
 800c066:	f7f4 f8cf 	bl	8000208 <__aeabi_fsub>
 800c06a:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800c06c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c06e:	6867      	ldr	r7, [r4, #4]
 800c070:	685e      	ldr	r6, [r3, #4]
 800c072:	4682      	mov	sl, r0
 800c074:	4659      	mov	r1, fp
 800c076:	4638      	mov	r0, r7
 800c078:	f7f4 f8c8 	bl	800020c <__addsf3>
 800c07c:	4631      	mov	r1, r6
 800c07e:	f7f4 f8c3 	bl	8000208 <__aeabi_fsub>
 800c082:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c084:	6825      	ldr	r5, [r4, #0]
 800c086:	941e      	str	r4, [sp, #120]	; 0x78
 800c088:	6814      	ldr	r4, [r2, #0]
 800c08a:	9002      	str	r0, [sp, #8]
 800c08c:	4629      	mov	r1, r5
 800c08e:	4650      	mov	r0, sl
 800c090:	f7f4 f8ba 	bl	8000208 <__aeabi_fsub>
 800c094:	4621      	mov	r1, r4
 800c096:	f7f4 f8b9 	bl	800020c <__addsf3>
 800c09a:	4629      	mov	r1, r5
 800c09c:	4680      	mov	r8, r0
 800c09e:	9801      	ldr	r0, [sp, #4]
 800c0a0:	f7f4 f8b2 	bl	8000208 <__aeabi_fsub>
 800c0a4:	4621      	mov	r1, r4
 800c0a6:	f7f4 f8af 	bl	8000208 <__aeabi_fsub>
 800c0aa:	4639      	mov	r1, r7
 800c0ac:	9003      	str	r0, [sp, #12]
 800c0ae:	4648      	mov	r0, r9
 800c0b0:	f7f4 f8aa 	bl	8000208 <__aeabi_fsub>
 800c0b4:	4631      	mov	r1, r6
 800c0b6:	f7f4 f8a7 	bl	8000208 <__aeabi_fsub>
 800c0ba:	4639      	mov	r1, r7
 800c0bc:	9004      	str	r0, [sp, #16]
 800c0be:	4658      	mov	r0, fp
 800c0c0:	f7f4 f8a2 	bl	8000208 <__aeabi_fsub>
 800c0c4:	4631      	mov	r1, r6
 800c0c6:	f7f4 f8a1 	bl	800020c <__addsf3>
 800c0ca:	4651      	mov	r1, sl
 800c0cc:	4606      	mov	r6, r0
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	f7f4 f89c 	bl	800020c <__addsf3>
 800c0d4:	4621      	mov	r1, r4
 800c0d6:	f7f4 f897 	bl	8000208 <__aeabi_fsub>
 800c0da:	9901      	ldr	r1, [sp, #4]
 800c0dc:	4682      	mov	sl, r0
 800c0de:	4628      	mov	r0, r5
 800c0e0:	f7f4 f894 	bl	800020c <__addsf3>
 800c0e4:	4621      	mov	r1, r4
 800c0e6:	f7f4 f891 	bl	800020c <__addsf3>
 800c0ea:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800c0ec:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 800c0ee:	6028      	str	r0, [r5, #0]
 800c0f0:	6879      	ldr	r1, [r7, #4]
 800c0f2:	4648      	mov	r0, r9
 800c0f4:	f7f4 f88a 	bl	800020c <__addsf3>
 800c0f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c0fa:	6859      	ldr	r1, [r3, #4]
 800c0fc:	f7f4 f886 	bl	800020c <__addsf3>
 800c100:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c102:	6068      	str	r0, [r5, #4]
 800c104:	6815      	ldr	r5, [r2, #0]
 800c106:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c10a:	6854      	ldr	r4, [r2, #4]
 800c10c:	4629      	mov	r1, r5
 800c10e:	4658      	mov	r0, fp
 800c110:	f7f4 f984 	bl	800041c <__aeabi_fmul>
 800c114:	4621      	mov	r1, r4
 800c116:	4681      	mov	r9, r0
 800c118:	4640      	mov	r0, r8
 800c11a:	f7f4 f97f 	bl	800041c <__aeabi_fmul>
 800c11e:	4601      	mov	r1, r0
 800c120:	4648      	mov	r0, r9
 800c122:	f7f4 f873 	bl	800020c <__addsf3>
 800c126:	4629      	mov	r1, r5
 800c128:	6038      	str	r0, [r7, #0]
 800c12a:	4640      	mov	r0, r8
 800c12c:	f7f4 f976 	bl	800041c <__aeabi_fmul>
 800c130:	4621      	mov	r1, r4
 800c132:	4605      	mov	r5, r0
 800c134:	4658      	mov	r0, fp
 800c136:	f7f4 f971 	bl	800041c <__aeabi_fmul>
 800c13a:	4601      	mov	r1, r0
 800c13c:	4628      	mov	r0, r5
 800c13e:	f7f4 f863 	bl	8000208 <__aeabi_fsub>
 800c142:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c144:	6078      	str	r0, [r7, #4]
 800c146:	6815      	ldr	r5, [r2, #0]
 800c148:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c14c:	6854      	ldr	r4, [r2, #4]
 800c14e:	4629      	mov	r1, r5
 800c150:	4658      	mov	r0, fp
 800c152:	f7f4 f963 	bl	800041c <__aeabi_fmul>
 800c156:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800c15a:	4680      	mov	r8, r0
 800c15c:	4621      	mov	r1, r4
 800c15e:	4648      	mov	r0, r9
 800c160:	f7f4 f95c 	bl	800041c <__aeabi_fmul>
 800c164:	4601      	mov	r1, r0
 800c166:	4640      	mov	r0, r8
 800c168:	f7f4 f850 	bl	800020c <__addsf3>
 800c16c:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 800c16e:	4629      	mov	r1, r5
 800c170:	6038      	str	r0, [r7, #0]
 800c172:	4648      	mov	r0, r9
 800c174:	f7f4 f952 	bl	800041c <__aeabi_fmul>
 800c178:	4621      	mov	r1, r4
 800c17a:	4605      	mov	r5, r0
 800c17c:	4658      	mov	r0, fp
 800c17e:	f7f4 f94d 	bl	800041c <__aeabi_fmul>
 800c182:	4601      	mov	r1, r0
 800c184:	4628      	mov	r0, r5
 800c186:	f7f4 f83f 	bl	8000208 <__aeabi_fsub>
 800c18a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c18c:	6078      	str	r0, [r7, #4]
 800c18e:	6815      	ldr	r5, [r2, #0]
 800c190:	6854      	ldr	r4, [r2, #4]
 800c192:	4629      	mov	r1, r5
 800c194:	4630      	mov	r0, r6
 800c196:	f7f4 f941 	bl	800041c <__aeabi_fmul>
 800c19a:	4621      	mov	r1, r4
 800c19c:	4607      	mov	r7, r0
 800c19e:	4650      	mov	r0, sl
 800c1a0:	f7f4 f93c 	bl	800041c <__aeabi_fmul>
 800c1a4:	4601      	mov	r1, r0
 800c1a6:	4638      	mov	r0, r7
 800c1a8:	f7f4 f830 	bl	800020c <__addsf3>
 800c1ac:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	6038      	str	r0, [r7, #0]
 800c1b2:	4650      	mov	r0, sl
 800c1b4:	f7f4 f932 	bl	800041c <__aeabi_fmul>
 800c1b8:	4621      	mov	r1, r4
 800c1ba:	4605      	mov	r5, r0
 800c1bc:	4630      	mov	r0, r6
 800c1be:	f7f4 f92d 	bl	800041c <__aeabi_fmul>
 800c1c2:	4601      	mov	r1, r0
 800c1c4:	4628      	mov	r0, r5
 800c1c6:	f7f4 f81f 	bl	8000208 <__aeabi_fsub>
 800c1ca:	f8bd 408c 	ldrh.w	r4, [sp, #140]	; 0x8c
 800c1ce:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800c1d0:	6078      	str	r0, [r7, #4]
 800c1d2:	686a      	ldr	r2, [r5, #4]
 800c1d4:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c1d6:	4621      	mov	r1, r4
 800c1d8:	2304      	movs	r3, #4
 800c1da:	f000 f973 	bl	800c4c4 <arm_radix8_butterfly_f32>
 800c1de:	981a      	ldr	r0, [sp, #104]	; 0x68
 800c1e0:	686a      	ldr	r2, [r5, #4]
 800c1e2:	4621      	mov	r1, r4
 800c1e4:	2304      	movs	r3, #4
 800c1e6:	f000 f96d 	bl	800c4c4 <arm_radix8_butterfly_f32>
 800c1ea:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c1ec:	686a      	ldr	r2, [r5, #4]
 800c1ee:	4621      	mov	r1, r4
 800c1f0:	2304      	movs	r3, #4
 800c1f2:	f000 f967 	bl	800c4c4 <arm_radix8_butterfly_f32>
 800c1f6:	686a      	ldr	r2, [r5, #4]
 800c1f8:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800c1fa:	4621      	mov	r1, r4
 800c1fc:	2304      	movs	r3, #4
 800c1fe:	b027      	add	sp, #156	; 0x9c
 800c200:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c204:	f000 b95e 	b.w	800c4c4 <arm_radix8_butterfly_f32>

0800c208 <arm_cfft_f32>:
 800c208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c20c:	2a01      	cmp	r2, #1
 800c20e:	4606      	mov	r6, r0
 800c210:	4617      	mov	r7, r2
 800c212:	460c      	mov	r4, r1
 800c214:	4698      	mov	r8, r3
 800c216:	8805      	ldrh	r5, [r0, #0]
 800c218:	d05a      	beq.n	800c2d0 <arm_cfft_f32+0xc8>
 800c21a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c21e:	d064      	beq.n	800c2ea <arm_cfft_f32+0xe2>
 800c220:	d916      	bls.n	800c250 <arm_cfft_f32+0x48>
 800c222:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800c226:	d01a      	beq.n	800c25e <arm_cfft_f32+0x56>
 800c228:	d94b      	bls.n	800c2c2 <arm_cfft_f32+0xba>
 800c22a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800c22e:	d05c      	beq.n	800c2ea <arm_cfft_f32+0xe2>
 800c230:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800c234:	d105      	bne.n	800c242 <arm_cfft_f32+0x3a>
 800c236:	2301      	movs	r3, #1
 800c238:	6872      	ldr	r2, [r6, #4]
 800c23a:	4629      	mov	r1, r5
 800c23c:	4620      	mov	r0, r4
 800c23e:	f000 f941 	bl	800c4c4 <arm_radix8_butterfly_f32>
 800c242:	f1b8 0f00 	cmp.w	r8, #0
 800c246:	d111      	bne.n	800c26c <arm_cfft_f32+0x64>
 800c248:	2f01      	cmp	r7, #1
 800c24a:	d016      	beq.n	800c27a <arm_cfft_f32+0x72>
 800c24c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c250:	2d20      	cmp	r5, #32
 800c252:	d04a      	beq.n	800c2ea <arm_cfft_f32+0xe2>
 800c254:	d939      	bls.n	800c2ca <arm_cfft_f32+0xc2>
 800c256:	2d40      	cmp	r5, #64	; 0x40
 800c258:	d0ed      	beq.n	800c236 <arm_cfft_f32+0x2e>
 800c25a:	2d80      	cmp	r5, #128	; 0x80
 800c25c:	d1f1      	bne.n	800c242 <arm_cfft_f32+0x3a>
 800c25e:	4621      	mov	r1, r4
 800c260:	4630      	mov	r0, r6
 800c262:	f7ff fae1 	bl	800b828 <arm_cfft_radix8by2_f32>
 800c266:	f1b8 0f00 	cmp.w	r8, #0
 800c26a:	d0ed      	beq.n	800c248 <arm_cfft_f32+0x40>
 800c26c:	68b2      	ldr	r2, [r6, #8]
 800c26e:	89b1      	ldrh	r1, [r6, #12]
 800c270:	4620      	mov	r0, r4
 800c272:	f000 f843 	bl	800c2fc <arm_bitreversal_32>
 800c276:	2f01      	cmp	r7, #1
 800c278:	d1e8      	bne.n	800c24c <arm_cfft_f32+0x44>
 800c27a:	4628      	mov	r0, r5
 800c27c:	f7f4 f876 	bl	800036c <__aeabi_ui2f>
 800c280:	4601      	mov	r1, r0
 800c282:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c286:	f7f4 f97d 	bl	8000584 <__aeabi_fdiv>
 800c28a:	4607      	mov	r7, r0
 800c28c:	2d00      	cmp	r5, #0
 800c28e:	d0dd      	beq.n	800c24c <arm_cfft_f32+0x44>
 800c290:	3408      	adds	r4, #8
 800c292:	2600      	movs	r6, #0
 800c294:	f854 0c08 	ldr.w	r0, [r4, #-8]
 800c298:	4639      	mov	r1, r7
 800c29a:	f7f4 f8bf 	bl	800041c <__aeabi_fmul>
 800c29e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c2a2:	f844 0c08 	str.w	r0, [r4, #-8]
 800c2a6:	4639      	mov	r1, r7
 800c2a8:	f103 4000 	add.w	r0, r3, #2147483648	; 0x80000000
 800c2ac:	f7f4 f8b6 	bl	800041c <__aeabi_fmul>
 800c2b0:	3601      	adds	r6, #1
 800c2b2:	42b5      	cmp	r5, r6
 800c2b4:	f844 0c04 	str.w	r0, [r4, #-4]
 800c2b8:	f104 0408 	add.w	r4, r4, #8
 800c2bc:	d1ea      	bne.n	800c294 <arm_cfft_f32+0x8c>
 800c2be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2c2:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800c2c6:	d0b6      	beq.n	800c236 <arm_cfft_f32+0x2e>
 800c2c8:	e7bb      	b.n	800c242 <arm_cfft_f32+0x3a>
 800c2ca:	2d10      	cmp	r5, #16
 800c2cc:	d0c7      	beq.n	800c25e <arm_cfft_f32+0x56>
 800c2ce:	e7b8      	b.n	800c242 <arm_cfft_f32+0x3a>
 800c2d0:	3104      	adds	r1, #4
 800c2d2:	b17d      	cbz	r5, 800c2f4 <arm_cfft_f32+0xec>
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 800c2da:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800c2de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	429d      	cmp	r5, r3
 800c2e6:	d1f6      	bne.n	800c2d6 <arm_cfft_f32+0xce>
 800c2e8:	e797      	b.n	800c21a <arm_cfft_f32+0x12>
 800c2ea:	4621      	mov	r1, r4
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	f7ff fbf1 	bl	800bad4 <arm_cfft_radix8by4_f32>
 800c2f2:	e7a6      	b.n	800c242 <arm_cfft_f32+0x3a>
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d0a9      	beq.n	800c24c <arm_cfft_f32+0x44>
 800c2f8:	e7b8      	b.n	800c26c <arm_cfft_f32+0x64>
 800c2fa:	bf00      	nop

0800c2fc <arm_bitreversal_32>:
 800c2fc:	b1e9      	cbz	r1, 800c33a <arm_bitreversal_32+0x3e>
 800c2fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c300:	2500      	movs	r5, #0
 800c302:	f102 0e02 	add.w	lr, r2, #2
 800c306:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800c30a:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800c30e:	08a4      	lsrs	r4, r4, #2
 800c310:	089b      	lsrs	r3, r3, #2
 800c312:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800c316:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800c31a:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800c31e:	00a6      	lsls	r6, r4, #2
 800c320:	009b      	lsls	r3, r3, #2
 800c322:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800c326:	3304      	adds	r3, #4
 800c328:	1d34      	adds	r4, r6, #4
 800c32a:	3502      	adds	r5, #2
 800c32c:	58c6      	ldr	r6, [r0, r3]
 800c32e:	5907      	ldr	r7, [r0, r4]
 800c330:	50c7      	str	r7, [r0, r3]
 800c332:	428d      	cmp	r5, r1
 800c334:	5106      	str	r6, [r0, r4]
 800c336:	d3e6      	bcc.n	800c306 <arm_bitreversal_32+0xa>
 800c338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c33a:	4770      	bx	lr

0800c33c <arm_cmplx_mag_f32>:
 800c33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c340:	b083      	sub	sp, #12
 800c342:	ea5f 0b92 	movs.w	fp, r2, lsr #2
 800c346:	9201      	str	r2, [sp, #4]
 800c348:	4607      	mov	r7, r0
 800c34a:	4688      	mov	r8, r1
 800c34c:	d07b      	beq.n	800c446 <arm_cmplx_mag_f32+0x10a>
 800c34e:	f100 0420 	add.w	r4, r0, #32
 800c352:	f101 0510 	add.w	r5, r1, #16
 800c356:	465e      	mov	r6, fp
 800c358:	f854 1c20 	ldr.w	r1, [r4, #-32]
 800c35c:	f854 ac1c 	ldr.w	sl, [r4, #-28]
 800c360:	4608      	mov	r0, r1
 800c362:	f7f4 f85b 	bl	800041c <__aeabi_fmul>
 800c366:	4651      	mov	r1, sl
 800c368:	4681      	mov	r9, r0
 800c36a:	4650      	mov	r0, sl
 800c36c:	f7f4 f856 	bl	800041c <__aeabi_fmul>
 800c370:	4601      	mov	r1, r0
 800c372:	4648      	mov	r0, r9
 800c374:	f7f3 ff4a 	bl	800020c <__addsf3>
 800c378:	2100      	movs	r1, #0
 800c37a:	4681      	mov	r9, r0
 800c37c:	f7f4 fa00 	bl	8000780 <__aeabi_fcmpge>
 800c380:	2800      	cmp	r0, #0
 800c382:	f000 808b 	beq.w	800c49c <arm_cmplx_mag_f32+0x160>
 800c386:	4648      	mov	r0, r9
 800c388:	f000 feae 	bl	800d0e8 <sqrtf>
 800c38c:	f845 0c10 	str.w	r0, [r5, #-16]
 800c390:	f854 1c18 	ldr.w	r1, [r4, #-24]
 800c394:	f854 ac14 	ldr.w	sl, [r4, #-20]
 800c398:	4608      	mov	r0, r1
 800c39a:	f7f4 f83f 	bl	800041c <__aeabi_fmul>
 800c39e:	4651      	mov	r1, sl
 800c3a0:	4681      	mov	r9, r0
 800c3a2:	4650      	mov	r0, sl
 800c3a4:	f7f4 f83a 	bl	800041c <__aeabi_fmul>
 800c3a8:	4601      	mov	r1, r0
 800c3aa:	4648      	mov	r0, r9
 800c3ac:	f7f3 ff2e 	bl	800020c <__addsf3>
 800c3b0:	2100      	movs	r1, #0
 800c3b2:	4681      	mov	r9, r0
 800c3b4:	f7f4 f9e4 	bl	8000780 <__aeabi_fcmpge>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	d07b      	beq.n	800c4b4 <arm_cmplx_mag_f32+0x178>
 800c3bc:	4648      	mov	r0, r9
 800c3be:	f000 fe93 	bl	800d0e8 <sqrtf>
 800c3c2:	f845 0c0c 	str.w	r0, [r5, #-12]
 800c3c6:	f854 1c10 	ldr.w	r1, [r4, #-16]
 800c3ca:	f854 ac0c 	ldr.w	sl, [r4, #-12]
 800c3ce:	4608      	mov	r0, r1
 800c3d0:	f7f4 f824 	bl	800041c <__aeabi_fmul>
 800c3d4:	4651      	mov	r1, sl
 800c3d6:	4681      	mov	r9, r0
 800c3d8:	4650      	mov	r0, sl
 800c3da:	f7f4 f81f 	bl	800041c <__aeabi_fmul>
 800c3de:	4601      	mov	r1, r0
 800c3e0:	4648      	mov	r0, r9
 800c3e2:	f7f3 ff13 	bl	800020c <__addsf3>
 800c3e6:	2100      	movs	r1, #0
 800c3e8:	4681      	mov	r9, r0
 800c3ea:	f7f4 f9c9 	bl	8000780 <__aeabi_fcmpge>
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d05c      	beq.n	800c4ac <arm_cmplx_mag_f32+0x170>
 800c3f2:	4648      	mov	r0, r9
 800c3f4:	f000 fe78 	bl	800d0e8 <sqrtf>
 800c3f8:	f845 0c08 	str.w	r0, [r5, #-8]
 800c3fc:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800c400:	f854 ac04 	ldr.w	sl, [r4, #-4]
 800c404:	4608      	mov	r0, r1
 800c406:	f7f4 f809 	bl	800041c <__aeabi_fmul>
 800c40a:	4651      	mov	r1, sl
 800c40c:	4681      	mov	r9, r0
 800c40e:	4650      	mov	r0, sl
 800c410:	f7f4 f804 	bl	800041c <__aeabi_fmul>
 800c414:	4601      	mov	r1, r0
 800c416:	4648      	mov	r0, r9
 800c418:	f7f3 fef8 	bl	800020c <__addsf3>
 800c41c:	2100      	movs	r1, #0
 800c41e:	4681      	mov	r9, r0
 800c420:	f7f4 f9ae 	bl	8000780 <__aeabi_fcmpge>
 800c424:	2800      	cmp	r0, #0
 800c426:	d03d      	beq.n	800c4a4 <arm_cmplx_mag_f32+0x168>
 800c428:	4648      	mov	r0, r9
 800c42a:	f000 fe5d 	bl	800d0e8 <sqrtf>
 800c42e:	f845 0c04 	str.w	r0, [r5, #-4]
 800c432:	3e01      	subs	r6, #1
 800c434:	f104 0420 	add.w	r4, r4, #32
 800c438:	f105 0510 	add.w	r5, r5, #16
 800c43c:	d18c      	bne.n	800c358 <arm_cmplx_mag_f32+0x1c>
 800c43e:	eb07 174b 	add.w	r7, r7, fp, lsl #5
 800c442:	eb08 180b 	add.w	r8, r8, fp, lsl #4
 800c446:	9b01      	ldr	r3, [sp, #4]
 800c448:	f013 0a03 	ands.w	sl, r3, #3
 800c44c:	d023      	beq.n	800c496 <arm_cmplx_mag_f32+0x15a>
 800c44e:	2600      	movs	r6, #0
 800c450:	3708      	adds	r7, #8
 800c452:	eb08 0a8a 	add.w	sl, r8, sl, lsl #2
 800c456:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800c45a:	f857 5c04 	ldr.w	r5, [r7, #-4]
 800c45e:	4608      	mov	r0, r1
 800c460:	f7f3 ffdc 	bl	800041c <__aeabi_fmul>
 800c464:	4629      	mov	r1, r5
 800c466:	4604      	mov	r4, r0
 800c468:	4628      	mov	r0, r5
 800c46a:	f7f3 ffd7 	bl	800041c <__aeabi_fmul>
 800c46e:	4601      	mov	r1, r0
 800c470:	4620      	mov	r0, r4
 800c472:	f7f3 fecb 	bl	800020c <__addsf3>
 800c476:	2100      	movs	r1, #0
 800c478:	4604      	mov	r4, r0
 800c47a:	f108 0804 	add.w	r8, r8, #4
 800c47e:	f7f4 f97f 	bl	8000780 <__aeabi_fcmpge>
 800c482:	b1d8      	cbz	r0, 800c4bc <arm_cmplx_mag_f32+0x180>
 800c484:	4620      	mov	r0, r4
 800c486:	f000 fe2f 	bl	800d0e8 <sqrtf>
 800c48a:	f848 0c04 	str.w	r0, [r8, #-4]
 800c48e:	45d0      	cmp	r8, sl
 800c490:	f107 0708 	add.w	r7, r7, #8
 800c494:	d1df      	bne.n	800c456 <arm_cmplx_mag_f32+0x11a>
 800c496:	b003      	add	sp, #12
 800c498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c49c:	2300      	movs	r3, #0
 800c49e:	f845 3c10 	str.w	r3, [r5, #-16]
 800c4a2:	e775      	b.n	800c390 <arm_cmplx_mag_f32+0x54>
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	f845 3c04 	str.w	r3, [r5, #-4]
 800c4aa:	e7c2      	b.n	800c432 <arm_cmplx_mag_f32+0xf6>
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	f845 3c08 	str.w	r3, [r5, #-8]
 800c4b2:	e7a3      	b.n	800c3fc <arm_cmplx_mag_f32+0xc0>
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	f845 3c0c 	str.w	r3, [r5, #-12]
 800c4ba:	e784      	b.n	800c3c6 <arm_cmplx_mag_f32+0x8a>
 800c4bc:	f848 6c04 	str.w	r6, [r8, #-4]
 800c4c0:	e7e5      	b.n	800c48e <arm_cmplx_mag_f32+0x152>
 800c4c2:	bf00      	nop

0800c4c4 <arm_radix8_butterfly_f32>:
 800c4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4c8:	b0b9      	sub	sp, #228	; 0xe4
 800c4ca:	e9cd 3236 	strd	r3, r2, [sp, #216]	; 0xd8
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	9301      	str	r3, [sp, #4]
 800c4d4:	4613      	mov	r3, r2
 800c4d6:	3304      	adds	r3, #4
 800c4d8:	9116      	str	r1, [sp, #88]	; 0x58
 800c4da:	9334      	str	r3, [sp, #208]	; 0xd0
 800c4dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c4de:	9000      	str	r0, [sp, #0]
 800c4e0:	9118      	str	r1, [sp, #96]	; 0x60
 800c4e2:	08df      	lsrs	r7, r3, #3
 800c4e4:	9900      	ldr	r1, [sp, #0]
 800c4e6:	00fa      	lsls	r2, r7, #3
 800c4e8:	4411      	add	r1, r2
 800c4ea:	ebc7 7347 	rsb	r3, r7, r7, lsl #29
 800c4ee:	00db      	lsls	r3, r3, #3
 800c4f0:	9107      	str	r1, [sp, #28]
 800c4f2:	4411      	add	r1, r2
 800c4f4:	911f      	str	r1, [sp, #124]	; 0x7c
 800c4f6:	4419      	add	r1, r3
 800c4f8:	911d      	str	r1, [sp, #116]	; 0x74
 800c4fa:	4411      	add	r1, r2
 800c4fc:	911b      	str	r1, [sp, #108]	; 0x6c
 800c4fe:	4419      	add	r1, r3
 800c500:	188d      	adds	r5, r1, r2
 800c502:	18ec      	adds	r4, r5, r3
 800c504:	eb04 0e02 	add.w	lr, r4, r2
 800c508:	910f      	str	r1, [sp, #60]	; 0x3c
 800c50a:	eb0e 0103 	add.w	r1, lr, r3
 800c50e:	1888      	adds	r0, r1, r2
 800c510:	9020      	str	r0, [sp, #128]	; 0x80
 800c512:	4418      	add	r0, r3
 800c514:	4616      	mov	r6, r2
 800c516:	9226      	str	r2, [sp, #152]	; 0x98
 800c518:	1882      	adds	r2, r0, r2
 800c51a:	901e      	str	r0, [sp, #120]	; 0x78
 800c51c:	18d0      	adds	r0, r2, r3
 800c51e:	900e      	str	r0, [sp, #56]	; 0x38
 800c520:	4430      	add	r0, r6
 800c522:	4403      	add	r3, r0
 800c524:	199e      	adds	r6, r3, r6
 800c526:	3204      	adds	r2, #4
 800c528:	3404      	adds	r4, #4
 800c52a:	901c      	str	r0, [sp, #112]	; 0x70
 800c52c:	9215      	str	r2, [sp, #84]	; 0x54
 800c52e:	4630      	mov	r0, r6
 800c530:	1d1a      	adds	r2, r3, #4
 800c532:	9412      	str	r4, [sp, #72]	; 0x48
 800c534:	9219      	str	r2, [sp, #100]	; 0x64
 800c536:	f10e 0404 	add.w	r4, lr, #4
 800c53a:	4602      	mov	r2, r0
 800c53c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c53e:	9410      	str	r4, [sp, #64]	; 0x40
 800c540:	3204      	adds	r2, #4
 800c542:	1d0c      	adds	r4, r1, #4
 800c544:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c546:	9621      	str	r6, [sp, #132]	; 0x84
 800c548:	9211      	str	r2, [sp, #68]	; 0x44
 800c54a:	463e      	mov	r6, r7
 800c54c:	1d02      	adds	r2, r0, #4
 800c54e:	9635      	str	r6, [sp, #212]	; 0xd4
 800c550:	9213      	str	r2, [sp, #76]	; 0x4c
 800c552:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800c556:	1d0a      	adds	r2, r1, #4
 800c558:	9206      	str	r2, [sp, #24]
 800c55a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c55c:	941a      	str	r4, [sp, #104]	; 0x68
 800c55e:	00f2      	lsls	r2, r6, #3
 800c560:	9e35      	ldr	r6, [sp, #212]	; 0xd4
 800c562:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800c566:	0131      	lsls	r1, r6, #4
 800c568:	3504      	adds	r5, #4
 800c56a:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 800c56e:	00db      	lsls	r3, r3, #3
 800c570:	2600      	movs	r6, #0
 800c572:	9514      	str	r5, [sp, #80]	; 0x50
 800c574:	9125      	str	r1, [sp, #148]	; 0x94
 800c576:	9317      	str	r3, [sp, #92]	; 0x5c
 800c578:	46b2      	mov	sl, r6
 800c57a:	4691      	mov	r9, r2
 800c57c:	46c3      	mov	fp, r8
 800c57e:	9b07      	ldr	r3, [sp, #28]
 800c580:	9f00      	ldr	r7, [sp, #0]
 800c582:	f853 6009 	ldr.w	r6, [r3, r9]
 800c586:	f857 503a 	ldr.w	r5, [r7, sl, lsl #3]
 800c58a:	4631      	mov	r1, r6
 800c58c:	4628      	mov	r0, r5
 800c58e:	f7f3 fe3d 	bl	800020c <__addsf3>
 800c592:	4631      	mov	r1, r6
 800c594:	4604      	mov	r4, r0
 800c596:	4628      	mov	r0, r5
 800c598:	f7f3 fe36 	bl	8000208 <__aeabi_fsub>
 800c59c:	9b07      	ldr	r3, [sp, #28]
 800c59e:	9700      	str	r7, [sp, #0]
 800c5a0:	f853 603a 	ldr.w	r6, [r3, sl, lsl #3]
 800c5a4:	f857 700b 	ldr.w	r7, [r7, fp]
 800c5a8:	9005      	str	r0, [sp, #20]
 800c5aa:	4639      	mov	r1, r7
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7f3 fe2d 	bl	800020c <__addsf3>
 800c5b2:	4639      	mov	r1, r7
 800c5b4:	4605      	mov	r5, r0
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	f7f3 fe26 	bl	8000208 <__aeabi_fsub>
 800c5bc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c5be:	9008      	str	r0, [sp, #32]
 800c5c0:	f852 603a 	ldr.w	r6, [r2, sl, lsl #3]
 800c5c4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800c5c6:	f852 800b 	ldr.w	r8, [r2, fp]
 800c5ca:	4630      	mov	r0, r6
 800c5cc:	4641      	mov	r1, r8
 800c5ce:	f7f3 fe1d 	bl	800020c <__addsf3>
 800c5d2:	4641      	mov	r1, r8
 800c5d4:	4607      	mov	r7, r0
 800c5d6:	4630      	mov	r0, r6
 800c5d8:	f7f3 fe16 	bl	8000208 <__aeabi_fsub>
 800c5dc:	9a00      	ldr	r2, [sp, #0]
 800c5de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c5e0:	f852 8009 	ldr.w	r8, [r2, r9]
 800c5e4:	f853 300b 	ldr.w	r3, [r3, fp]
 800c5e8:	9009      	str	r0, [sp, #36]	; 0x24
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	4640      	mov	r0, r8
 800c5ee:	9302      	str	r3, [sp, #8]
 800c5f0:	f7f3 fe0c 	bl	800020c <__addsf3>
 800c5f4:	9b02      	ldr	r3, [sp, #8]
 800c5f6:	4606      	mov	r6, r0
 800c5f8:	4619      	mov	r1, r3
 800c5fa:	4640      	mov	r0, r8
 800c5fc:	f7f3 fe04 	bl	8000208 <__aeabi_fsub>
 800c600:	4639      	mov	r1, r7
 800c602:	900a      	str	r0, [sp, #40]	; 0x28
 800c604:	4620      	mov	r0, r4
 800c606:	f7f3 fdff 	bl	8000208 <__aeabi_fsub>
 800c60a:	4639      	mov	r1, r7
 800c60c:	900b      	str	r0, [sp, #44]	; 0x2c
 800c60e:	4620      	mov	r0, r4
 800c610:	f7f3 fdfc 	bl	800020c <__addsf3>
 800c614:	4631      	mov	r1, r6
 800c616:	4604      	mov	r4, r0
 800c618:	4628      	mov	r0, r5
 800c61a:	f7f3 fdf5 	bl	8000208 <__aeabi_fsub>
 800c61e:	4631      	mov	r1, r6
 800c620:	900c      	str	r0, [sp, #48]	; 0x30
 800c622:	4628      	mov	r0, r5
 800c624:	f7f3 fdf2 	bl	800020c <__addsf3>
 800c628:	4605      	mov	r5, r0
 800c62a:	4601      	mov	r1, r0
 800c62c:	4620      	mov	r0, r4
 800c62e:	f7f3 fded 	bl	800020c <__addsf3>
 800c632:	9b00      	ldr	r3, [sp, #0]
 800c634:	4629      	mov	r1, r5
 800c636:	f843 003a 	str.w	r0, [r3, sl, lsl #3]
 800c63a:	4620      	mov	r0, r4
 800c63c:	f7f3 fde4 	bl	8000208 <__aeabi_fsub>
 800c640:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c642:	f841 0009 	str.w	r0, [r1, r9]
 800c646:	9f01      	ldr	r7, [sp, #4]
 800c648:	9906      	ldr	r1, [sp, #24]
 800c64a:	f857 403a 	ldr.w	r4, [r7, sl, lsl #3]
 800c64e:	f851 6009 	ldr.w	r6, [r1, r9]
 800c652:	4620      	mov	r0, r4
 800c654:	4631      	mov	r1, r6
 800c656:	f7f3 fdd9 	bl	800020c <__addsf3>
 800c65a:	4631      	mov	r1, r6
 800c65c:	4605      	mov	r5, r0
 800c65e:	4620      	mov	r0, r4
 800c660:	f7f3 fdd2 	bl	8000208 <__aeabi_fsub>
 800c664:	9906      	ldr	r1, [sp, #24]
 800c666:	f857 600b 	ldr.w	r6, [r7, fp]
 800c66a:	f851 403a 	ldr.w	r4, [r1, sl, lsl #3]
 800c66e:	9002      	str	r0, [sp, #8]
 800c670:	4631      	mov	r1, r6
 800c672:	4620      	mov	r0, r4
 800c674:	9701      	str	r7, [sp, #4]
 800c676:	f7f3 fdc9 	bl	800020c <__addsf3>
 800c67a:	4631      	mov	r1, r6
 800c67c:	4680      	mov	r8, r0
 800c67e:	4620      	mov	r0, r4
 800c680:	f7f3 fdc2 	bl	8000208 <__aeabi_fsub>
 800c684:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800c686:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800c688:	f854 403a 	ldr.w	r4, [r4, sl, lsl #3]
 800c68c:	f856 600b 	ldr.w	r6, [r6, fp]
 800c690:	900d      	str	r0, [sp, #52]	; 0x34
 800c692:	4631      	mov	r1, r6
 800c694:	4620      	mov	r0, r4
 800c696:	f7f3 fdb9 	bl	800020c <__addsf3>
 800c69a:	4631      	mov	r1, r6
 800c69c:	4607      	mov	r7, r0
 800c69e:	4620      	mov	r0, r4
 800c6a0:	f7f3 fdb2 	bl	8000208 <__aeabi_fsub>
 800c6a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c6a6:	9c01      	ldr	r4, [sp, #4]
 800c6a8:	f851 600b 	ldr.w	r6, [r1, fp]
 800c6ac:	f854 4009 	ldr.w	r4, [r4, r9]
 800c6b0:	9003      	str	r0, [sp, #12]
 800c6b2:	4631      	mov	r1, r6
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	f7f3 fda9 	bl	800020c <__addsf3>
 800c6ba:	4631      	mov	r1, r6
 800c6bc:	9004      	str	r0, [sp, #16]
 800c6be:	4620      	mov	r0, r4
 800c6c0:	f7f3 fda2 	bl	8000208 <__aeabi_fsub>
 800c6c4:	4639      	mov	r1, r7
 800c6c6:	4606      	mov	r6, r0
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	f7f3 fd9d 	bl	8000208 <__aeabi_fsub>
 800c6ce:	4639      	mov	r1, r7
 800c6d0:	4604      	mov	r4, r0
 800c6d2:	4628      	mov	r0, r5
 800c6d4:	f7f3 fd9a 	bl	800020c <__addsf3>
 800c6d8:	9904      	ldr	r1, [sp, #16]
 800c6da:	4607      	mov	r7, r0
 800c6dc:	4640      	mov	r0, r8
 800c6de:	f7f3 fd93 	bl	8000208 <__aeabi_fsub>
 800c6e2:	9904      	ldr	r1, [sp, #16]
 800c6e4:	4605      	mov	r5, r0
 800c6e6:	4640      	mov	r0, r8
 800c6e8:	f7f3 fd90 	bl	800020c <__addsf3>
 800c6ec:	4680      	mov	r8, r0
 800c6ee:	4601      	mov	r1, r0
 800c6f0:	4638      	mov	r0, r7
 800c6f2:	f7f3 fd8b 	bl	800020c <__addsf3>
 800c6f6:	9b01      	ldr	r3, [sp, #4]
 800c6f8:	4641      	mov	r1, r8
 800c6fa:	f843 003a 	str.w	r0, [r3, sl, lsl #3]
 800c6fe:	4638      	mov	r0, r7
 800c700:	f7f3 fd82 	bl	8000208 <__aeabi_fsub>
 800c704:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800c708:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800c70a:	4629      	mov	r1, r5
 800c70c:	f847 0009 	str.w	r0, [r7, r9]
 800c710:	4640      	mov	r0, r8
 800c712:	f7f3 fd7b 	bl	800020c <__addsf3>
 800c716:	4629      	mov	r1, r5
 800c718:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800c71a:	f845 003a 	str.w	r0, [r5, sl, lsl #3]
 800c71e:	4640      	mov	r0, r8
 800c720:	f7f3 fd72 	bl	8000208 <__aeabi_fsub>
 800c724:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800c726:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800c728:	4639      	mov	r1, r7
 800c72a:	f845 000b 	str.w	r0, [r5, fp]
 800c72e:	4620      	mov	r0, r4
 800c730:	f7f3 fd6a 	bl	8000208 <__aeabi_fsub>
 800c734:	4621      	mov	r1, r4
 800c736:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800c738:	f844 003a 	str.w	r0, [r4, sl, lsl #3]
 800c73c:	4638      	mov	r0, r7
 800c73e:	f7f3 fd65 	bl	800020c <__addsf3>
 800c742:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800c746:	9d08      	ldr	r5, [sp, #32]
 800c748:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c74a:	4641      	mov	r1, r8
 800c74c:	f844 000b 	str.w	r0, [r4, fp]
 800c750:	4628      	mov	r0, r5
 800c752:	f7f3 fd59 	bl	8000208 <__aeabi_fsub>
 800c756:	4986      	ldr	r1, [pc, #536]	; (800c970 <arm_radix8_butterfly_f32+0x4ac>)
 800c758:	f7f3 fe60 	bl	800041c <__aeabi_fmul>
 800c75c:	4641      	mov	r1, r8
 800c75e:	4604      	mov	r4, r0
 800c760:	4628      	mov	r0, r5
 800c762:	f7f3 fd53 	bl	800020c <__addsf3>
 800c766:	4982      	ldr	r1, [pc, #520]	; (800c970 <arm_radix8_butterfly_f32+0x4ac>)
 800c768:	f7f3 fe58 	bl	800041c <__aeabi_fmul>
 800c76c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800c770:	4605      	mov	r5, r0
 800c772:	4631      	mov	r1, r6
 800c774:	4640      	mov	r0, r8
 800c776:	f7f3 fd47 	bl	8000208 <__aeabi_fsub>
 800c77a:	497d      	ldr	r1, [pc, #500]	; (800c970 <arm_radix8_butterfly_f32+0x4ac>)
 800c77c:	f7f3 fe4e 	bl	800041c <__aeabi_fmul>
 800c780:	4631      	mov	r1, r6
 800c782:	4607      	mov	r7, r0
 800c784:	4640      	mov	r0, r8
 800c786:	f7f3 fd41 	bl	800020c <__addsf3>
 800c78a:	4979      	ldr	r1, [pc, #484]	; (800c970 <arm_radix8_butterfly_f32+0x4ac>)
 800c78c:	f7f3 fe46 	bl	800041c <__aeabi_fmul>
 800c790:	9e05      	ldr	r6, [sp, #20]
 800c792:	9004      	str	r0, [sp, #16]
 800c794:	4621      	mov	r1, r4
 800c796:	4630      	mov	r0, r6
 800c798:	f7f3 fd36 	bl	8000208 <__aeabi_fsub>
 800c79c:	4621      	mov	r1, r4
 800c79e:	4680      	mov	r8, r0
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	f7f3 fd33 	bl	800020c <__addsf3>
 800c7a6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c7a8:	9005      	str	r0, [sp, #20]
 800c7aa:	4629      	mov	r1, r5
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	f7f3 fd2b 	bl	8000208 <__aeabi_fsub>
 800c7b2:	4629      	mov	r1, r5
 800c7b4:	4604      	mov	r4, r0
 800c7b6:	4630      	mov	r0, r6
 800c7b8:	f7f3 fd28 	bl	800020c <__addsf3>
 800c7bc:	4639      	mov	r1, r7
 800c7be:	4606      	mov	r6, r0
 800c7c0:	9802      	ldr	r0, [sp, #8]
 800c7c2:	f7f3 fd21 	bl	8000208 <__aeabi_fsub>
 800c7c6:	4639      	mov	r1, r7
 800c7c8:	4605      	mov	r5, r0
 800c7ca:	9802      	ldr	r0, [sp, #8]
 800c7cc:	f7f3 fd1e 	bl	800020c <__addsf3>
 800c7d0:	9904      	ldr	r1, [sp, #16]
 800c7d2:	4607      	mov	r7, r0
 800c7d4:	9803      	ldr	r0, [sp, #12]
 800c7d6:	f7f3 fd17 	bl	8000208 <__aeabi_fsub>
 800c7da:	9904      	ldr	r1, [sp, #16]
 800c7dc:	9002      	str	r0, [sp, #8]
 800c7de:	9803      	ldr	r0, [sp, #12]
 800c7e0:	f7f3 fd14 	bl	800020c <__addsf3>
 800c7e4:	4601      	mov	r1, r0
 800c7e6:	9003      	str	r0, [sp, #12]
 800c7e8:	9805      	ldr	r0, [sp, #20]
 800c7ea:	f7f3 fd0f 	bl	800020c <__addsf3>
 800c7ee:	9b03      	ldr	r3, [sp, #12]
 800c7f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7f2:	4619      	mov	r1, r3
 800c7f4:	f842 003a 	str.w	r0, [r2, sl, lsl #3]
 800c7f8:	9805      	ldr	r0, [sp, #20]
 800c7fa:	f7f3 fd05 	bl	8000208 <__aeabi_fsub>
 800c7fe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c800:	9902      	ldr	r1, [sp, #8]
 800c802:	f842 000b 	str.w	r0, [r2, fp]
 800c806:	4640      	mov	r0, r8
 800c808:	f7f3 fd00 	bl	800020c <__addsf3>
 800c80c:	9a00      	ldr	r2, [sp, #0]
 800c80e:	9902      	ldr	r1, [sp, #8]
 800c810:	f842 000b 	str.w	r0, [r2, fp]
 800c814:	4640      	mov	r0, r8
 800c816:	f7f3 fcf7 	bl	8000208 <__aeabi_fsub>
 800c81a:	9a00      	ldr	r2, [sp, #0]
 800c81c:	4631      	mov	r1, r6
 800c81e:	f842 0009 	str.w	r0, [r2, r9]
 800c822:	4638      	mov	r0, r7
 800c824:	f7f3 fcf0 	bl	8000208 <__aeabi_fsub>
 800c828:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c82a:	4639      	mov	r1, r7
 800c82c:	f842 003a 	str.w	r0, [r2, sl, lsl #3]
 800c830:	4630      	mov	r0, r6
 800c832:	f7f3 fceb 	bl	800020c <__addsf3>
 800c836:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c838:	4621      	mov	r1, r4
 800c83a:	f842 000b 	str.w	r0, [r2, fp]
 800c83e:	4628      	mov	r0, r5
 800c840:	f7f3 fce2 	bl	8000208 <__aeabi_fsub>
 800c844:	9f01      	ldr	r7, [sp, #4]
 800c846:	4629      	mov	r1, r5
 800c848:	f847 000b 	str.w	r0, [r7, fp]
 800c84c:	4620      	mov	r0, r4
 800c84e:	f7f3 fcdd 	bl	800020c <__addsf3>
 800c852:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c854:	f847 0009 	str.w	r0, [r7, r9]
 800c858:	449a      	add	sl, r3
 800c85a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c85c:	449b      	add	fp, r3
 800c85e:	4499      	add	r9, r3
 800c860:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c862:	4553      	cmp	r3, sl
 800c864:	f63f ae8b 	bhi.w	800c57e <arm_radix8_butterfly_f32+0xba>
 800c868:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800c86a:	2b07      	cmp	r3, #7
 800c86c:	f240 82dc 	bls.w	800ce28 <arm_radix8_butterfly_f32+0x964>
 800c870:	9921      	ldr	r1, [sp, #132]	; 0x84
 800c872:	015e      	lsls	r6, r3, #5
 800c874:	ebc3 62c3 	rsb	r2, r3, r3, lsl #27
 800c878:	4431      	add	r1, r6
 800c87a:	0152      	lsls	r2, r2, #5
 800c87c:	1888      	adds	r0, r1, r2
 800c87e:	ebc3 7303 	rsb	r3, r3, r3, lsl #28
 800c882:	011b      	lsls	r3, r3, #4
 800c884:	902e      	str	r0, [sp, #184]	; 0xb8
 800c886:	4430      	add	r0, r6
 800c888:	18c5      	adds	r5, r0, r3
 800c88a:	902d      	str	r0, [sp, #180]	; 0xb4
 800c88c:	18e8      	adds	r0, r5, r3
 800c88e:	1984      	adds	r4, r0, r6
 800c890:	4422      	add	r2, r4
 800c892:	912f      	str	r1, [sp, #188]	; 0xbc
 800c894:	1991      	adds	r1, r2, r6
 800c896:	18cf      	adds	r7, r1, r3
 800c898:	9724      	str	r7, [sp, #144]	; 0x90
 800c89a:	441f      	add	r7, r3
 800c89c:	19be      	adds	r6, r7, r6
 800c89e:	9723      	str	r7, [sp, #140]	; 0x8c
 800c8a0:	18f7      	adds	r7, r6, r3
 800c8a2:	18fb      	adds	r3, r7, r3
 800c8a4:	9322      	str	r3, [sp, #136]	; 0x88
 800c8a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c8a8:	9730      	str	r7, [sp, #192]	; 0xc0
 800c8aa:	3308      	adds	r3, #8
 800c8ac:	9332      	str	r3, [sp, #200]	; 0xc8
 800c8ae:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800c8b0:	960d      	str	r6, [sp, #52]	; 0x34
 800c8b2:	469c      	mov	ip, r3
 800c8b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8b6:	449c      	add	ip, r3
 800c8b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8ba:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 800c8be:	3304      	adds	r3, #4
 800c8c0:	9327      	str	r3, [sp, #156]	; 0x9c
 800c8c2:	463b      	mov	r3, r7
 800c8c4:	3304      	adds	r3, #4
 800c8c6:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800c8c8:	932b      	str	r3, [sp, #172]	; 0xac
 800c8ca:	1d33      	adds	r3, r6, #4
 800c8cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800c8ce:	1d3b      	adds	r3, r7, #4
 800c8d0:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800c8d2:	932a      	str	r3, [sp, #168]	; 0xa8
 800c8d4:	1d3b      	adds	r3, r7, #4
 800c8d6:	3204      	adds	r2, #4
 800c8d8:	932c      	str	r3, [sp, #176]	; 0xb0
 800c8da:	2301      	movs	r3, #1
 800c8dc:	3504      	adds	r5, #4
 800c8de:	3404      	adds	r4, #4
 800c8e0:	3004      	adds	r0, #4
 800c8e2:	9226      	str	r2, [sp, #152]	; 0x98
 800c8e4:	9331      	str	r3, [sp, #196]	; 0xc4
 800c8e6:	1d0a      	adds	r2, r1, #4
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	950c      	str	r5, [sp, #48]	; 0x30
 800c8ec:	9428      	str	r4, [sp, #160]	; 0xa0
 800c8ee:	9029      	str	r0, [sp, #164]	; 0xa4
 800c8f0:	9225      	str	r2, [sp, #148]	; 0x94
 800c8f2:	9333      	str	r3, [sp, #204]	; 0xcc
 800c8f4:	9e33      	ldr	r6, [sp, #204]	; 0xcc
 800c8f6:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c8f8:	9f37      	ldr	r7, [sp, #220]	; 0xdc
 800c8fa:	441e      	add	r6, r3
 800c8fc:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800c900:	011d      	lsls	r5, r3, #4
 800c902:	0134      	lsls	r4, r6, #4
 800c904:	597a      	ldr	r2, [r7, r5]
 800c906:	921b      	str	r2, [sp, #108]	; 0x6c
 800c908:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800c90a:	f857 c033 	ldr.w	ip, [r7, r3, lsl #3]
 800c90e:	5955      	ldr	r5, [r2, r5]
 800c910:	951f      	str	r5, [sp, #124]	; 0x7c
 800c912:	463d      	mov	r5, r7
 800c914:	9f34      	ldr	r7, [sp, #208]	; 0xd0
 800c916:	592a      	ldr	r2, [r5, r4]
 800c918:	f857 3033 	ldr.w	r3, [r7, r3, lsl #3]
 800c91c:	9206      	str	r2, [sp, #24]
 800c91e:	0170      	lsls	r0, r6, #5
 800c920:	593a      	ldr	r2, [r7, r4]
 800c922:	931d      	str	r3, [sp, #116]	; 0x74
 800c924:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 800c928:	462b      	mov	r3, r5
 800c92a:	921c      	str	r2, [sp, #112]	; 0x70
 800c92c:	582a      	ldr	r2, [r5, r0]
 800c92e:	9207      	str	r2, [sp, #28]
 800c930:	ebc6 0ec6 	rsb	lr, r6, r6, lsl #3
 800c934:	583a      	ldr	r2, [r7, r0]
 800c936:	920a      	str	r2, [sp, #40]	; 0x28
 800c938:	f853 2031 	ldr.w	r2, [r3, r1, lsl #3]
 800c93c:	921a      	str	r2, [sp, #104]	; 0x68
 800c93e:	f857 2031 	ldr.w	r2, [r7, r1, lsl #3]
 800c942:	f857 103e 	ldr.w	r1, [r7, lr, lsl #3]
 800c946:	9120      	str	r1, [sp, #128]	; 0x80
 800c948:	4619      	mov	r1, r3
 800c94a:	921e      	str	r2, [sp, #120]	; 0x78
 800c94c:	f853 203e 	ldr.w	r2, [r3, lr, lsl #3]
 800c950:	f851 3036 	ldr.w	r3, [r1, r6, lsl #3]
 800c954:	9633      	str	r6, [sp, #204]	; 0xcc
 800c956:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
 800c95a:	9208      	str	r2, [sp, #32]
 800c95c:	9305      	str	r3, [sp, #20]
 800c95e:	f857 3036 	ldr.w	r3, [r7, r6, lsl #3]
 800c962:	9309      	str	r3, [sp, #36]	; 0x24
 800c964:	e9dd 6831 	ldrd	r6, r8, [sp, #196]	; 0xc4
 800c968:	46b2      	mov	sl, r6
 800c96a:	46c3      	mov	fp, r8
 800c96c:	e002      	b.n	800c974 <arm_radix8_butterfly_f32+0x4b0>
 800c96e:	bf00      	nop
 800c970:	3f3504f3 	.word	0x3f3504f3
 800c974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c976:	9f00      	ldr	r7, [sp, #0]
 800c978:	f853 603a 	ldr.w	r6, [r3, sl, lsl #3]
 800c97c:	f857 503a 	ldr.w	r5, [r7, sl, lsl #3]
 800c980:	4631      	mov	r1, r6
 800c982:	4628      	mov	r0, r5
 800c984:	f7f3 fc42 	bl	800020c <__addsf3>
 800c988:	4631      	mov	r1, r6
 800c98a:	4604      	mov	r4, r0
 800c98c:	4628      	mov	r0, r5
 800c98e:	f7f3 fc3b 	bl	8000208 <__aeabi_fsub>
 800c992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c994:	f857 600b 	ldr.w	r6, [r7, fp]
 800c998:	9700      	str	r7, [sp, #0]
 800c99a:	f852 700b 	ldr.w	r7, [r2, fp]
 800c99e:	900f      	str	r0, [sp, #60]	; 0x3c
 800c9a0:	4639      	mov	r1, r7
 800c9a2:	4630      	mov	r0, r6
 800c9a4:	f7f3 fc32 	bl	800020c <__addsf3>
 800c9a8:	4639      	mov	r1, r7
 800c9aa:	4605      	mov	r5, r0
 800c9ac:	4630      	mov	r0, r6
 800c9ae:	f7f3 fc2b 	bl	8000208 <__aeabi_fsub>
 800c9b2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c9b4:	9010      	str	r0, [sp, #64]	; 0x40
 800c9b6:	f852 603a 	ldr.w	r6, [r2, sl, lsl #3]
 800c9ba:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 800c9bc:	f852 803a 	ldr.w	r8, [r2, sl, lsl #3]
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	4641      	mov	r1, r8
 800c9c4:	f7f3 fc22 	bl	800020c <__addsf3>
 800c9c8:	4641      	mov	r1, r8
 800c9ca:	4607      	mov	r7, r0
 800c9cc:	4630      	mov	r0, r6
 800c9ce:	f7f3 fc1b 	bl	8000208 <__aeabi_fsub>
 800c9d2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c9d4:	9011      	str	r0, [sp, #68]	; 0x44
 800c9d6:	f852 800b 	ldr.w	r8, [r2, fp]
 800c9da:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800c9dc:	f852 900b 	ldr.w	r9, [r2, fp]
 800c9e0:	4640      	mov	r0, r8
 800c9e2:	4649      	mov	r1, r9
 800c9e4:	f7f3 fc12 	bl	800020c <__addsf3>
 800c9e8:	4649      	mov	r1, r9
 800c9ea:	4606      	mov	r6, r0
 800c9ec:	4640      	mov	r0, r8
 800c9ee:	f7f3 fc0b 	bl	8000208 <__aeabi_fsub>
 800c9f2:	4639      	mov	r1, r7
 800c9f4:	9012      	str	r0, [sp, #72]	; 0x48
 800c9f6:	4620      	mov	r0, r4
 800c9f8:	f7f3 fc06 	bl	8000208 <__aeabi_fsub>
 800c9fc:	4639      	mov	r1, r7
 800c9fe:	4680      	mov	r8, r0
 800ca00:	4620      	mov	r0, r4
 800ca02:	f7f3 fc03 	bl	800020c <__addsf3>
 800ca06:	4631      	mov	r1, r6
 800ca08:	4604      	mov	r4, r0
 800ca0a:	4628      	mov	r0, r5
 800ca0c:	f7f3 fbfc 	bl	8000208 <__aeabi_fsub>
 800ca10:	4631      	mov	r1, r6
 800ca12:	9013      	str	r0, [sp, #76]	; 0x4c
 800ca14:	4628      	mov	r0, r5
 800ca16:	f7f3 fbf9 	bl	800020c <__addsf3>
 800ca1a:	4605      	mov	r5, r0
 800ca1c:	4601      	mov	r1, r0
 800ca1e:	4620      	mov	r0, r4
 800ca20:	f7f3 fbf4 	bl	800020c <__addsf3>
 800ca24:	9a00      	ldr	r2, [sp, #0]
 800ca26:	4629      	mov	r1, r5
 800ca28:	f842 003a 	str.w	r0, [r2, sl, lsl #3]
 800ca2c:	4620      	mov	r0, r4
 800ca2e:	f7f3 fbeb 	bl	8000208 <__aeabi_fsub>
 800ca32:	9f01      	ldr	r7, [sp, #4]
 800ca34:	9002      	str	r0, [sp, #8]
 800ca36:	f857 403a 	ldr.w	r4, [r7, sl, lsl #3]
 800ca3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca3c:	f853 503a 	ldr.w	r5, [r3, sl, lsl #3]
 800ca40:	4620      	mov	r0, r4
 800ca42:	4629      	mov	r1, r5
 800ca44:	f7f3 fbe2 	bl	800020c <__addsf3>
 800ca48:	4629      	mov	r1, r5
 800ca4a:	4606      	mov	r6, r0
 800ca4c:	4620      	mov	r0, r4
 800ca4e:	f7f3 fbdb 	bl	8000208 <__aeabi_fsub>
 800ca52:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ca54:	f857 500b 	ldr.w	r5, [r7, fp]
 800ca58:	9701      	str	r7, [sp, #4]
 800ca5a:	f851 700b 	ldr.w	r7, [r1, fp]
 800ca5e:	9003      	str	r0, [sp, #12]
 800ca60:	4639      	mov	r1, r7
 800ca62:	4628      	mov	r0, r5
 800ca64:	f7f3 fbd2 	bl	800020c <__addsf3>
 800ca68:	4639      	mov	r1, r7
 800ca6a:	4604      	mov	r4, r0
 800ca6c:	4628      	mov	r0, r5
 800ca6e:	f7f3 fbcb 	bl	8000208 <__aeabi_fsub>
 800ca72:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800ca74:	9014      	str	r0, [sp, #80]	; 0x50
 800ca76:	f851 503a 	ldr.w	r5, [r1, sl, lsl #3]
 800ca7a:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800ca7c:	f851 703a 	ldr.w	r7, [r1, sl, lsl #3]
 800ca80:	4628      	mov	r0, r5
 800ca82:	4639      	mov	r1, r7
 800ca84:	f7f3 fbc2 	bl	800020c <__addsf3>
 800ca88:	4639      	mov	r1, r7
 800ca8a:	4681      	mov	r9, r0
 800ca8c:	4628      	mov	r0, r5
 800ca8e:	f7f3 fbbb 	bl	8000208 <__aeabi_fsub>
 800ca92:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ca94:	9004      	str	r0, [sp, #16]
 800ca96:	f851 500b 	ldr.w	r5, [r1, fp]
 800ca9a:	9925      	ldr	r1, [sp, #148]	; 0x94
 800ca9c:	f851 300b 	ldr.w	r3, [r1, fp]
 800caa0:	9315      	str	r3, [sp, #84]	; 0x54
 800caa2:	4619      	mov	r1, r3
 800caa4:	4628      	mov	r0, r5
 800caa6:	f7f3 fbb1 	bl	800020c <__addsf3>
 800caaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800caac:	4607      	mov	r7, r0
 800caae:	4619      	mov	r1, r3
 800cab0:	4628      	mov	r0, r5
 800cab2:	f7f3 fba9 	bl	8000208 <__aeabi_fsub>
 800cab6:	4649      	mov	r1, r9
 800cab8:	9015      	str	r0, [sp, #84]	; 0x54
 800caba:	4630      	mov	r0, r6
 800cabc:	f7f3 fba4 	bl	8000208 <__aeabi_fsub>
 800cac0:	4649      	mov	r1, r9
 800cac2:	4605      	mov	r5, r0
 800cac4:	4630      	mov	r0, r6
 800cac6:	f7f3 fba1 	bl	800020c <__addsf3>
 800caca:	4639      	mov	r1, r7
 800cacc:	4606      	mov	r6, r0
 800cace:	4620      	mov	r0, r4
 800cad0:	f7f3 fb9a 	bl	8000208 <__aeabi_fsub>
 800cad4:	4639      	mov	r1, r7
 800cad6:	4681      	mov	r9, r0
 800cad8:	4620      	mov	r0, r4
 800cada:	f7f3 fb97 	bl	800020c <__addsf3>
 800cade:	4649      	mov	r1, r9
 800cae0:	4607      	mov	r7, r0
 800cae2:	4640      	mov	r0, r8
 800cae4:	f7f3 fb92 	bl	800020c <__addsf3>
 800cae8:	4649      	mov	r1, r9
 800caea:	4604      	mov	r4, r0
 800caec:	4640      	mov	r0, r8
 800caee:	f7f3 fb8b 	bl	8000208 <__aeabi_fsub>
 800caf2:	4639      	mov	r1, r7
 800caf4:	4680      	mov	r8, r0
 800caf6:	4630      	mov	r0, r6
 800caf8:	f7f3 fb88 	bl	800020c <__addsf3>
 800cafc:	9b01      	ldr	r3, [sp, #4]
 800cafe:	4639      	mov	r1, r7
 800cb00:	f843 003a 	str.w	r0, [r3, sl, lsl #3]
 800cb04:	4630      	mov	r0, r6
 800cb06:	f7f3 fb7f 	bl	8000208 <__aeabi_fsub>
 800cb0a:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800cb0e:	4607      	mov	r7, r0
 800cb10:	4649      	mov	r1, r9
 800cb12:	4628      	mov	r0, r5
 800cb14:	f7f3 fb78 	bl	8000208 <__aeabi_fsub>
 800cb18:	4629      	mov	r1, r5
 800cb1a:	4606      	mov	r6, r0
 800cb1c:	4648      	mov	r0, r9
 800cb1e:	f7f3 fb75 	bl	800020c <__addsf3>
 800cb22:	9902      	ldr	r1, [sp, #8]
 800cb24:	4605      	mov	r5, r0
 800cb26:	9807      	ldr	r0, [sp, #28]
 800cb28:	f7f3 fc78 	bl	800041c <__aeabi_fmul>
 800cb2c:	4639      	mov	r1, r7
 800cb2e:	4681      	mov	r9, r0
 800cb30:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb32:	f7f3 fc73 	bl	800041c <__aeabi_fmul>
 800cb36:	4601      	mov	r1, r0
 800cb38:	4648      	mov	r0, r9
 800cb3a:	f7f3 fb67 	bl	800020c <__addsf3>
 800cb3e:	4639      	mov	r1, r7
 800cb40:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800cb42:	f847 003a 	str.w	r0, [r7, sl, lsl #3]
 800cb46:	9807      	ldr	r0, [sp, #28]
 800cb48:	f7f3 fc68 	bl	800041c <__aeabi_fmul>
 800cb4c:	9902      	ldr	r1, [sp, #8]
 800cb4e:	4607      	mov	r7, r0
 800cb50:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb52:	f7f3 fc63 	bl	800041c <__aeabi_fmul>
 800cb56:	4601      	mov	r1, r0
 800cb58:	4638      	mov	r0, r7
 800cb5a:	f7f3 fb55 	bl	8000208 <__aeabi_fsub>
 800cb5e:	9f2c      	ldr	r7, [sp, #176]	; 0xb0
 800cb60:	4621      	mov	r1, r4
 800cb62:	f847 003a 	str.w	r0, [r7, sl, lsl #3]
 800cb66:	9806      	ldr	r0, [sp, #24]
 800cb68:	f7f3 fc58 	bl	800041c <__aeabi_fmul>
 800cb6c:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
 800cb70:	4607      	mov	r7, r0
 800cb72:	4631      	mov	r1, r6
 800cb74:	4648      	mov	r0, r9
 800cb76:	f7f3 fc51 	bl	800041c <__aeabi_fmul>
 800cb7a:	4601      	mov	r1, r0
 800cb7c:	4638      	mov	r0, r7
 800cb7e:	f7f3 fb45 	bl	800020c <__addsf3>
 800cb82:	4631      	mov	r1, r6
 800cb84:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800cb86:	f846 003a 	str.w	r0, [r6, sl, lsl #3]
 800cb8a:	9806      	ldr	r0, [sp, #24]
 800cb8c:	f7f3 fc46 	bl	800041c <__aeabi_fmul>
 800cb90:	4621      	mov	r1, r4
 800cb92:	4606      	mov	r6, r0
 800cb94:	4648      	mov	r0, r9
 800cb96:	f7f3 fc41 	bl	800041c <__aeabi_fmul>
 800cb9a:	4601      	mov	r1, r0
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	f7f3 fb33 	bl	8000208 <__aeabi_fsub>
 800cba2:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800cba4:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800cba6:	4641      	mov	r1, r8
 800cba8:	f844 003a 	str.w	r0, [r4, sl, lsl #3]
 800cbac:	4630      	mov	r0, r6
 800cbae:	f7f3 fc35 	bl	800041c <__aeabi_fmul>
 800cbb2:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
 800cbb6:	4604      	mov	r4, r0
 800cbb8:	4629      	mov	r1, r5
 800cbba:	4648      	mov	r0, r9
 800cbbc:	f7f3 fc2e 	bl	800041c <__aeabi_fmul>
 800cbc0:	4601      	mov	r1, r0
 800cbc2:	4620      	mov	r0, r4
 800cbc4:	f7f3 fb22 	bl	800020c <__addsf3>
 800cbc8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800cbca:	4629      	mov	r1, r5
 800cbcc:	f844 003a 	str.w	r0, [r4, sl, lsl #3]
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	f7f3 fc23 	bl	800041c <__aeabi_fmul>
 800cbd6:	4641      	mov	r1, r8
 800cbd8:	4604      	mov	r4, r0
 800cbda:	4648      	mov	r0, r9
 800cbdc:	f7f3 fc1e 	bl	800041c <__aeabi_fmul>
 800cbe0:	4601      	mov	r1, r0
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	f7f3 fb10 	bl	8000208 <__aeabi_fsub>
 800cbe8:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800cbea:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
 800cbee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800cbf0:	4639      	mov	r1, r7
 800cbf2:	f845 003a 	str.w	r0, [r5, sl, lsl #3]
 800cbf6:	4648      	mov	r0, r9
 800cbf8:	f7f3 fb06 	bl	8000208 <__aeabi_fsub>
 800cbfc:	498c      	ldr	r1, [pc, #560]	; (800ce30 <arm_radix8_butterfly_f32+0x96c>)
 800cbfe:	f7f3 fc0d 	bl	800041c <__aeabi_fmul>
 800cc02:	4639      	mov	r1, r7
 800cc04:	4604      	mov	r4, r0
 800cc06:	4648      	mov	r0, r9
 800cc08:	f7f3 fb00 	bl	800020c <__addsf3>
 800cc0c:	4988      	ldr	r1, [pc, #544]	; (800ce30 <arm_radix8_butterfly_f32+0x96c>)
 800cc0e:	f7f3 fc05 	bl	800041c <__aeabi_fmul>
 800cc12:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800cc16:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800cc18:	4607      	mov	r7, r0
 800cc1a:	4641      	mov	r1, r8
 800cc1c:	4630      	mov	r0, r6
 800cc1e:	f7f3 faf3 	bl	8000208 <__aeabi_fsub>
 800cc22:	4983      	ldr	r1, [pc, #524]	; (800ce30 <arm_radix8_butterfly_f32+0x96c>)
 800cc24:	f7f3 fbfa 	bl	800041c <__aeabi_fmul>
 800cc28:	4641      	mov	r1, r8
 800cc2a:	4681      	mov	r9, r0
 800cc2c:	4630      	mov	r0, r6
 800cc2e:	f7f3 faed 	bl	800020c <__addsf3>
 800cc32:	497f      	ldr	r1, [pc, #508]	; (800ce30 <arm_radix8_butterfly_f32+0x96c>)
 800cc34:	f7f3 fbf2 	bl	800041c <__aeabi_fmul>
 800cc38:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800cc3a:	4605      	mov	r5, r0
 800cc3c:	4621      	mov	r1, r4
 800cc3e:	4630      	mov	r0, r6
 800cc40:	f7f3 fae2 	bl	8000208 <__aeabi_fsub>
 800cc44:	4621      	mov	r1, r4
 800cc46:	9002      	str	r0, [sp, #8]
 800cc48:	4630      	mov	r0, r6
 800cc4a:	f7f3 fadf 	bl	800020c <__addsf3>
 800cc4e:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 800cc52:	4604      	mov	r4, r0
 800cc54:	4639      	mov	r1, r7
 800cc56:	4640      	mov	r0, r8
 800cc58:	f7f3 fad6 	bl	8000208 <__aeabi_fsub>
 800cc5c:	4639      	mov	r1, r7
 800cc5e:	4606      	mov	r6, r0
 800cc60:	4640      	mov	r0, r8
 800cc62:	f7f3 fad3 	bl	800020c <__addsf3>
 800cc66:	4649      	mov	r1, r9
 800cc68:	4680      	mov	r8, r0
 800cc6a:	9803      	ldr	r0, [sp, #12]
 800cc6c:	f7f3 facc 	bl	8000208 <__aeabi_fsub>
 800cc70:	4649      	mov	r1, r9
 800cc72:	4607      	mov	r7, r0
 800cc74:	9803      	ldr	r0, [sp, #12]
 800cc76:	f7f3 fac9 	bl	800020c <__addsf3>
 800cc7a:	4629      	mov	r1, r5
 800cc7c:	4681      	mov	r9, r0
 800cc7e:	9804      	ldr	r0, [sp, #16]
 800cc80:	f7f3 fac2 	bl	8000208 <__aeabi_fsub>
 800cc84:	4629      	mov	r1, r5
 800cc86:	9003      	str	r0, [sp, #12]
 800cc88:	9804      	ldr	r0, [sp, #16]
 800cc8a:	f7f3 fabf 	bl	800020c <__addsf3>
 800cc8e:	4601      	mov	r1, r0
 800cc90:	9004      	str	r0, [sp, #16]
 800cc92:	4620      	mov	r0, r4
 800cc94:	f7f3 faba 	bl	800020c <__addsf3>
 800cc98:	9b04      	ldr	r3, [sp, #16]
 800cc9a:	4605      	mov	r5, r0
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	4620      	mov	r0, r4
 800cca0:	f7f3 fab2 	bl	8000208 <__aeabi_fsub>
 800cca4:	9903      	ldr	r1, [sp, #12]
 800cca6:	4604      	mov	r4, r0
 800cca8:	9802      	ldr	r0, [sp, #8]
 800ccaa:	f7f3 faaf 	bl	800020c <__addsf3>
 800ccae:	9903      	ldr	r1, [sp, #12]
 800ccb0:	9004      	str	r0, [sp, #16]
 800ccb2:	9802      	ldr	r0, [sp, #8]
 800ccb4:	f7f3 faa8 	bl	8000208 <__aeabi_fsub>
 800ccb8:	4641      	mov	r1, r8
 800ccba:	9003      	str	r0, [sp, #12]
 800ccbc:	4648      	mov	r0, r9
 800ccbe:	f7f3 faa3 	bl	8000208 <__aeabi_fsub>
 800ccc2:	4649      	mov	r1, r9
 800ccc4:	9002      	str	r0, [sp, #8]
 800ccc6:	4640      	mov	r0, r8
 800ccc8:	f7f3 faa0 	bl	800020c <__addsf3>
 800cccc:	4631      	mov	r1, r6
 800ccce:	4681      	mov	r9, r0
 800ccd0:	4638      	mov	r0, r7
 800ccd2:	f7f3 fa99 	bl	8000208 <__aeabi_fsub>
 800ccd6:	4639      	mov	r1, r7
 800ccd8:	4680      	mov	r8, r0
 800ccda:	4630      	mov	r0, r6
 800ccdc:	f7f3 fa96 	bl	800020c <__addsf3>
 800cce0:	4629      	mov	r1, r5
 800cce2:	4606      	mov	r6, r0
 800cce4:	9805      	ldr	r0, [sp, #20]
 800cce6:	f7f3 fb99 	bl	800041c <__aeabi_fmul>
 800ccea:	9902      	ldr	r1, [sp, #8]
 800ccec:	4607      	mov	r7, r0
 800ccee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccf0:	f7f3 fb94 	bl	800041c <__aeabi_fmul>
 800ccf4:	4601      	mov	r1, r0
 800ccf6:	4638      	mov	r0, r7
 800ccf8:	f7f3 fa88 	bl	800020c <__addsf3>
 800ccfc:	9a00      	ldr	r2, [sp, #0]
 800ccfe:	9902      	ldr	r1, [sp, #8]
 800cd00:	f842 000b 	str.w	r0, [r2, fp]
 800cd04:	9805      	ldr	r0, [sp, #20]
 800cd06:	f7f3 fb89 	bl	800041c <__aeabi_fmul>
 800cd0a:	4629      	mov	r1, r5
 800cd0c:	4607      	mov	r7, r0
 800cd0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd10:	f7f3 fb84 	bl	800041c <__aeabi_fmul>
 800cd14:	4601      	mov	r1, r0
 800cd16:	4638      	mov	r0, r7
 800cd18:	f7f3 fa76 	bl	8000208 <__aeabi_fsub>
 800cd1c:	9b01      	ldr	r3, [sp, #4]
 800cd1e:	4621      	mov	r1, r4
 800cd20:	f843 000b 	str.w	r0, [r3, fp]
 800cd24:	9808      	ldr	r0, [sp, #32]
 800cd26:	f7f3 fb79 	bl	800041c <__aeabi_fmul>
 800cd2a:	9f20      	ldr	r7, [sp, #128]	; 0x80
 800cd2c:	4605      	mov	r5, r0
 800cd2e:	4649      	mov	r1, r9
 800cd30:	4638      	mov	r0, r7
 800cd32:	f7f3 fb73 	bl	800041c <__aeabi_fmul>
 800cd36:	4601      	mov	r1, r0
 800cd38:	4628      	mov	r0, r5
 800cd3a:	f7f3 fa67 	bl	800020c <__addsf3>
 800cd3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd40:	4649      	mov	r1, r9
 800cd42:	f843 000b 	str.w	r0, [r3, fp]
 800cd46:	9808      	ldr	r0, [sp, #32]
 800cd48:	f7f3 fb68 	bl	800041c <__aeabi_fmul>
 800cd4c:	4621      	mov	r1, r4
 800cd4e:	4605      	mov	r5, r0
 800cd50:	4638      	mov	r0, r7
 800cd52:	f7f3 fb63 	bl	800041c <__aeabi_fmul>
 800cd56:	4601      	mov	r1, r0
 800cd58:	4628      	mov	r0, r5
 800cd5a:	f7f3 fa55 	bl	8000208 <__aeabi_fsub>
 800cd5e:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800cd60:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800cd64:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800cd66:	4649      	mov	r1, r9
 800cd68:	f845 000b 	str.w	r0, [r5, fp]
 800cd6c:	4638      	mov	r0, r7
 800cd6e:	f7f3 fb55 	bl	800041c <__aeabi_fmul>
 800cd72:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800cd74:	4604      	mov	r4, r0
 800cd76:	4641      	mov	r1, r8
 800cd78:	4628      	mov	r0, r5
 800cd7a:	f7f3 fb4f 	bl	800041c <__aeabi_fmul>
 800cd7e:	4601      	mov	r1, r0
 800cd80:	4620      	mov	r0, r4
 800cd82:	f7f3 fa43 	bl	800020c <__addsf3>
 800cd86:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800cd88:	4641      	mov	r1, r8
 800cd8a:	f843 000b 	str.w	r0, [r3, fp]
 800cd8e:	4638      	mov	r0, r7
 800cd90:	f7f3 fb44 	bl	800041c <__aeabi_fmul>
 800cd94:	4649      	mov	r1, r9
 800cd96:	4604      	mov	r4, r0
 800cd98:	4628      	mov	r0, r5
 800cd9a:	f7f3 fb3f 	bl	800041c <__aeabi_fmul>
 800cd9e:	4601      	mov	r1, r0
 800cda0:	4620      	mov	r0, r4
 800cda2:	f7f3 fa31 	bl	8000208 <__aeabi_fsub>
 800cda6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800cda8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cdac:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800cdae:	f843 000b 	str.w	r0, [r3, fp]
 800cdb2:	4641      	mov	r1, r8
 800cdb4:	4638      	mov	r0, r7
 800cdb6:	f7f3 fb31 	bl	800041c <__aeabi_fmul>
 800cdba:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800cdbc:	4604      	mov	r4, r0
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	f7f3 fb2b 	bl	800041c <__aeabi_fmul>
 800cdc6:	4601      	mov	r1, r0
 800cdc8:	4620      	mov	r0, r4
 800cdca:	f7f3 fa1f 	bl	800020c <__addsf3>
 800cdce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cdd0:	4631      	mov	r1, r6
 800cdd2:	f843 000b 	str.w	r0, [r3, fp]
 800cdd6:	4638      	mov	r0, r7
 800cdd8:	f7f3 fb20 	bl	800041c <__aeabi_fmul>
 800cddc:	4641      	mov	r1, r8
 800cdde:	4604      	mov	r4, r0
 800cde0:	4628      	mov	r0, r5
 800cde2:	f7f3 fb1b 	bl	800041c <__aeabi_fmul>
 800cde6:	4601      	mov	r1, r0
 800cde8:	4620      	mov	r0, r4
 800cdea:	f7f3 fa0d 	bl	8000208 <__aeabi_fsub>
 800cdee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cdf0:	449a      	add	sl, r3
 800cdf2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800cdf4:	f843 000b 	str.w	r0, [r3, fp]
 800cdf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cdfa:	449b      	add	fp, r3
 800cdfc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cdfe:	4553      	cmp	r3, sl
 800ce00:	f63f adb8 	bhi.w	800c974 <arm_radix8_butterfly_f32+0x4b0>
 800ce04:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800ce06:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800ce08:	3208      	adds	r2, #8
 800ce0a:	9232      	str	r2, [sp, #200]	; 0xc8
 800ce0c:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800ce0e:	3301      	adds	r3, #1
 800ce10:	429a      	cmp	r2, r3
 800ce12:	9331      	str	r3, [sp, #196]	; 0xc4
 800ce14:	f47f ad6e 	bne.w	800c8f4 <arm_radix8_butterfly_f32+0x430>
 800ce18:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800ce1a:	9216      	str	r2, [sp, #88]	; 0x58
 800ce1c:	00db      	lsls	r3, r3, #3
 800ce1e:	b29b      	uxth	r3, r3
 800ce20:	9336      	str	r3, [sp, #216]	; 0xd8
 800ce22:	4613      	mov	r3, r2
 800ce24:	f7ff bb5d 	b.w	800c4e2 <arm_radix8_butterfly_f32+0x1e>
 800ce28:	b039      	add	sp, #228	; 0xe4
 800ce2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce2e:	bf00      	nop
 800ce30:	3f3504f3 	.word	0x3f3504f3

0800ce34 <malloc>:
 800ce34:	4b02      	ldr	r3, [pc, #8]	; (800ce40 <malloc+0xc>)
 800ce36:	4601      	mov	r1, r0
 800ce38:	6818      	ldr	r0, [r3, #0]
 800ce3a:	f000 b82b 	b.w	800ce94 <_malloc_r>
 800ce3e:	bf00      	nop
 800ce40:	20000104 	.word	0x20000104

0800ce44 <free>:
 800ce44:	4b02      	ldr	r3, [pc, #8]	; (800ce50 <free+0xc>)
 800ce46:	4601      	mov	r1, r0
 800ce48:	6818      	ldr	r0, [r3, #0]
 800ce4a:	f000 b901 	b.w	800d050 <_free_r>
 800ce4e:	bf00      	nop
 800ce50:	20000104 	.word	0x20000104

0800ce54 <sbrk_aligned>:
 800ce54:	b570      	push	{r4, r5, r6, lr}
 800ce56:	4e0e      	ldr	r6, [pc, #56]	; (800ce90 <sbrk_aligned+0x3c>)
 800ce58:	460c      	mov	r4, r1
 800ce5a:	6831      	ldr	r1, [r6, #0]
 800ce5c:	4605      	mov	r5, r0
 800ce5e:	b911      	cbnz	r1, 800ce66 <sbrk_aligned+0x12>
 800ce60:	f000 f8ac 	bl	800cfbc <_sbrk_r>
 800ce64:	6030      	str	r0, [r6, #0]
 800ce66:	4621      	mov	r1, r4
 800ce68:	4628      	mov	r0, r5
 800ce6a:	f000 f8a7 	bl	800cfbc <_sbrk_r>
 800ce6e:	1c43      	adds	r3, r0, #1
 800ce70:	d00a      	beq.n	800ce88 <sbrk_aligned+0x34>
 800ce72:	1cc4      	adds	r4, r0, #3
 800ce74:	f024 0403 	bic.w	r4, r4, #3
 800ce78:	42a0      	cmp	r0, r4
 800ce7a:	d007      	beq.n	800ce8c <sbrk_aligned+0x38>
 800ce7c:	1a21      	subs	r1, r4, r0
 800ce7e:	4628      	mov	r0, r5
 800ce80:	f000 f89c 	bl	800cfbc <_sbrk_r>
 800ce84:	3001      	adds	r0, #1
 800ce86:	d101      	bne.n	800ce8c <sbrk_aligned+0x38>
 800ce88:	f04f 34ff 	mov.w	r4, #4294967295
 800ce8c:	4620      	mov	r0, r4
 800ce8e:	bd70      	pop	{r4, r5, r6, pc}
 800ce90:	20002d18 	.word	0x20002d18

0800ce94 <_malloc_r>:
 800ce94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce98:	1ccd      	adds	r5, r1, #3
 800ce9a:	f025 0503 	bic.w	r5, r5, #3
 800ce9e:	3508      	adds	r5, #8
 800cea0:	2d0c      	cmp	r5, #12
 800cea2:	bf38      	it	cc
 800cea4:	250c      	movcc	r5, #12
 800cea6:	2d00      	cmp	r5, #0
 800cea8:	4607      	mov	r7, r0
 800ceaa:	db01      	blt.n	800ceb0 <_malloc_r+0x1c>
 800ceac:	42a9      	cmp	r1, r5
 800ceae:	d905      	bls.n	800cebc <_malloc_r+0x28>
 800ceb0:	230c      	movs	r3, #12
 800ceb2:	603b      	str	r3, [r7, #0]
 800ceb4:	2600      	movs	r6, #0
 800ceb6:	4630      	mov	r0, r6
 800ceb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cebc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cf90 <_malloc_r+0xfc>
 800cec0:	f000 f868 	bl	800cf94 <__malloc_lock>
 800cec4:	f8d8 3000 	ldr.w	r3, [r8]
 800cec8:	461c      	mov	r4, r3
 800ceca:	bb5c      	cbnz	r4, 800cf24 <_malloc_r+0x90>
 800cecc:	4629      	mov	r1, r5
 800cece:	4638      	mov	r0, r7
 800ced0:	f7ff ffc0 	bl	800ce54 <sbrk_aligned>
 800ced4:	1c43      	adds	r3, r0, #1
 800ced6:	4604      	mov	r4, r0
 800ced8:	d155      	bne.n	800cf86 <_malloc_r+0xf2>
 800ceda:	f8d8 4000 	ldr.w	r4, [r8]
 800cede:	4626      	mov	r6, r4
 800cee0:	2e00      	cmp	r6, #0
 800cee2:	d145      	bne.n	800cf70 <_malloc_r+0xdc>
 800cee4:	2c00      	cmp	r4, #0
 800cee6:	d048      	beq.n	800cf7a <_malloc_r+0xe6>
 800cee8:	6823      	ldr	r3, [r4, #0]
 800ceea:	4631      	mov	r1, r6
 800ceec:	4638      	mov	r0, r7
 800ceee:	eb04 0903 	add.w	r9, r4, r3
 800cef2:	f000 f863 	bl	800cfbc <_sbrk_r>
 800cef6:	4581      	cmp	r9, r0
 800cef8:	d13f      	bne.n	800cf7a <_malloc_r+0xe6>
 800cefa:	6821      	ldr	r1, [r4, #0]
 800cefc:	1a6d      	subs	r5, r5, r1
 800cefe:	4629      	mov	r1, r5
 800cf00:	4638      	mov	r0, r7
 800cf02:	f7ff ffa7 	bl	800ce54 <sbrk_aligned>
 800cf06:	3001      	adds	r0, #1
 800cf08:	d037      	beq.n	800cf7a <_malloc_r+0xe6>
 800cf0a:	6823      	ldr	r3, [r4, #0]
 800cf0c:	442b      	add	r3, r5
 800cf0e:	6023      	str	r3, [r4, #0]
 800cf10:	f8d8 3000 	ldr.w	r3, [r8]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d038      	beq.n	800cf8a <_malloc_r+0xf6>
 800cf18:	685a      	ldr	r2, [r3, #4]
 800cf1a:	42a2      	cmp	r2, r4
 800cf1c:	d12b      	bne.n	800cf76 <_malloc_r+0xe2>
 800cf1e:	2200      	movs	r2, #0
 800cf20:	605a      	str	r2, [r3, #4]
 800cf22:	e00f      	b.n	800cf44 <_malloc_r+0xb0>
 800cf24:	6822      	ldr	r2, [r4, #0]
 800cf26:	1b52      	subs	r2, r2, r5
 800cf28:	d41f      	bmi.n	800cf6a <_malloc_r+0xd6>
 800cf2a:	2a0b      	cmp	r2, #11
 800cf2c:	d917      	bls.n	800cf5e <_malloc_r+0xca>
 800cf2e:	1961      	adds	r1, r4, r5
 800cf30:	42a3      	cmp	r3, r4
 800cf32:	6025      	str	r5, [r4, #0]
 800cf34:	bf18      	it	ne
 800cf36:	6059      	strne	r1, [r3, #4]
 800cf38:	6863      	ldr	r3, [r4, #4]
 800cf3a:	bf08      	it	eq
 800cf3c:	f8c8 1000 	streq.w	r1, [r8]
 800cf40:	5162      	str	r2, [r4, r5]
 800cf42:	604b      	str	r3, [r1, #4]
 800cf44:	4638      	mov	r0, r7
 800cf46:	f104 060b 	add.w	r6, r4, #11
 800cf4a:	f000 f829 	bl	800cfa0 <__malloc_unlock>
 800cf4e:	f026 0607 	bic.w	r6, r6, #7
 800cf52:	1d23      	adds	r3, r4, #4
 800cf54:	1af2      	subs	r2, r6, r3
 800cf56:	d0ae      	beq.n	800ceb6 <_malloc_r+0x22>
 800cf58:	1b9b      	subs	r3, r3, r6
 800cf5a:	50a3      	str	r3, [r4, r2]
 800cf5c:	e7ab      	b.n	800ceb6 <_malloc_r+0x22>
 800cf5e:	42a3      	cmp	r3, r4
 800cf60:	6862      	ldr	r2, [r4, #4]
 800cf62:	d1dd      	bne.n	800cf20 <_malloc_r+0x8c>
 800cf64:	f8c8 2000 	str.w	r2, [r8]
 800cf68:	e7ec      	b.n	800cf44 <_malloc_r+0xb0>
 800cf6a:	4623      	mov	r3, r4
 800cf6c:	6864      	ldr	r4, [r4, #4]
 800cf6e:	e7ac      	b.n	800ceca <_malloc_r+0x36>
 800cf70:	4634      	mov	r4, r6
 800cf72:	6876      	ldr	r6, [r6, #4]
 800cf74:	e7b4      	b.n	800cee0 <_malloc_r+0x4c>
 800cf76:	4613      	mov	r3, r2
 800cf78:	e7cc      	b.n	800cf14 <_malloc_r+0x80>
 800cf7a:	230c      	movs	r3, #12
 800cf7c:	603b      	str	r3, [r7, #0]
 800cf7e:	4638      	mov	r0, r7
 800cf80:	f000 f80e 	bl	800cfa0 <__malloc_unlock>
 800cf84:	e797      	b.n	800ceb6 <_malloc_r+0x22>
 800cf86:	6025      	str	r5, [r4, #0]
 800cf88:	e7dc      	b.n	800cf44 <_malloc_r+0xb0>
 800cf8a:	605b      	str	r3, [r3, #4]
 800cf8c:	deff      	udf	#255	; 0xff
 800cf8e:	bf00      	nop
 800cf90:	20002d14 	.word	0x20002d14

0800cf94 <__malloc_lock>:
 800cf94:	4801      	ldr	r0, [pc, #4]	; (800cf9c <__malloc_lock+0x8>)
 800cf96:	f000 b84b 	b.w	800d030 <__retarget_lock_acquire_recursive>
 800cf9a:	bf00      	nop
 800cf9c:	20002e58 	.word	0x20002e58

0800cfa0 <__malloc_unlock>:
 800cfa0:	4801      	ldr	r0, [pc, #4]	; (800cfa8 <__malloc_unlock+0x8>)
 800cfa2:	f000 b846 	b.w	800d032 <__retarget_lock_release_recursive>
 800cfa6:	bf00      	nop
 800cfa8:	20002e58 	.word	0x20002e58

0800cfac <memset>:
 800cfac:	4402      	add	r2, r0
 800cfae:	4603      	mov	r3, r0
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d100      	bne.n	800cfb6 <memset+0xa>
 800cfb4:	4770      	bx	lr
 800cfb6:	f803 1b01 	strb.w	r1, [r3], #1
 800cfba:	e7f9      	b.n	800cfb0 <memset+0x4>

0800cfbc <_sbrk_r>:
 800cfbc:	b538      	push	{r3, r4, r5, lr}
 800cfbe:	4d06      	ldr	r5, [pc, #24]	; (800cfd8 <_sbrk_r+0x1c>)
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	4604      	mov	r4, r0
 800cfc4:	4608      	mov	r0, r1
 800cfc6:	602b      	str	r3, [r5, #0]
 800cfc8:	f7f3 fc18 	bl	80007fc <_sbrk>
 800cfcc:	1c43      	adds	r3, r0, #1
 800cfce:	d102      	bne.n	800cfd6 <_sbrk_r+0x1a>
 800cfd0:	682b      	ldr	r3, [r5, #0]
 800cfd2:	b103      	cbz	r3, 800cfd6 <_sbrk_r+0x1a>
 800cfd4:	6023      	str	r3, [r4, #0]
 800cfd6:	bd38      	pop	{r3, r4, r5, pc}
 800cfd8:	20002e54 	.word	0x20002e54

0800cfdc <__errno>:
 800cfdc:	4b01      	ldr	r3, [pc, #4]	; (800cfe4 <__errno+0x8>)
 800cfde:	6818      	ldr	r0, [r3, #0]
 800cfe0:	4770      	bx	lr
 800cfe2:	bf00      	nop
 800cfe4:	20000104 	.word	0x20000104

0800cfe8 <__libc_init_array>:
 800cfe8:	b570      	push	{r4, r5, r6, lr}
 800cfea:	4d0d      	ldr	r5, [pc, #52]	; (800d020 <__libc_init_array+0x38>)
 800cfec:	4c0d      	ldr	r4, [pc, #52]	; (800d024 <__libc_init_array+0x3c>)
 800cfee:	1b64      	subs	r4, r4, r5
 800cff0:	10a4      	asrs	r4, r4, #2
 800cff2:	2600      	movs	r6, #0
 800cff4:	42a6      	cmp	r6, r4
 800cff6:	d109      	bne.n	800d00c <__libc_init_array+0x24>
 800cff8:	4d0b      	ldr	r5, [pc, #44]	; (800d028 <__libc_init_array+0x40>)
 800cffa:	4c0c      	ldr	r4, [pc, #48]	; (800d02c <__libc_init_array+0x44>)
 800cffc:	f000 f89e 	bl	800d13c <_init>
 800d000:	1b64      	subs	r4, r4, r5
 800d002:	10a4      	asrs	r4, r4, #2
 800d004:	2600      	movs	r6, #0
 800d006:	42a6      	cmp	r6, r4
 800d008:	d105      	bne.n	800d016 <__libc_init_array+0x2e>
 800d00a:	bd70      	pop	{r4, r5, r6, pc}
 800d00c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d010:	4798      	blx	r3
 800d012:	3601      	adds	r6, #1
 800d014:	e7ee      	b.n	800cff4 <__libc_init_array+0xc>
 800d016:	f855 3b04 	ldr.w	r3, [r5], #4
 800d01a:	4798      	blx	r3
 800d01c:	3601      	adds	r6, #1
 800d01e:	e7f2      	b.n	800d006 <__libc_init_array+0x1e>
 800d020:	080202b8 	.word	0x080202b8
 800d024:	080202b8 	.word	0x080202b8
 800d028:	080202b8 	.word	0x080202b8
 800d02c:	080202bc 	.word	0x080202bc

0800d030 <__retarget_lock_acquire_recursive>:
 800d030:	4770      	bx	lr

0800d032 <__retarget_lock_release_recursive>:
 800d032:	4770      	bx	lr

0800d034 <memcpy>:
 800d034:	440a      	add	r2, r1
 800d036:	4291      	cmp	r1, r2
 800d038:	f100 33ff 	add.w	r3, r0, #4294967295
 800d03c:	d100      	bne.n	800d040 <memcpy+0xc>
 800d03e:	4770      	bx	lr
 800d040:	b510      	push	{r4, lr}
 800d042:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d046:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d04a:	4291      	cmp	r1, r2
 800d04c:	d1f9      	bne.n	800d042 <memcpy+0xe>
 800d04e:	bd10      	pop	{r4, pc}

0800d050 <_free_r>:
 800d050:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d052:	2900      	cmp	r1, #0
 800d054:	d044      	beq.n	800d0e0 <_free_r+0x90>
 800d056:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d05a:	9001      	str	r0, [sp, #4]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	f1a1 0404 	sub.w	r4, r1, #4
 800d062:	bfb8      	it	lt
 800d064:	18e4      	addlt	r4, r4, r3
 800d066:	f7ff ff95 	bl	800cf94 <__malloc_lock>
 800d06a:	4a1e      	ldr	r2, [pc, #120]	; (800d0e4 <_free_r+0x94>)
 800d06c:	9801      	ldr	r0, [sp, #4]
 800d06e:	6813      	ldr	r3, [r2, #0]
 800d070:	b933      	cbnz	r3, 800d080 <_free_r+0x30>
 800d072:	6063      	str	r3, [r4, #4]
 800d074:	6014      	str	r4, [r2, #0]
 800d076:	b003      	add	sp, #12
 800d078:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d07c:	f7ff bf90 	b.w	800cfa0 <__malloc_unlock>
 800d080:	42a3      	cmp	r3, r4
 800d082:	d908      	bls.n	800d096 <_free_r+0x46>
 800d084:	6825      	ldr	r5, [r4, #0]
 800d086:	1961      	adds	r1, r4, r5
 800d088:	428b      	cmp	r3, r1
 800d08a:	bf01      	itttt	eq
 800d08c:	6819      	ldreq	r1, [r3, #0]
 800d08e:	685b      	ldreq	r3, [r3, #4]
 800d090:	1949      	addeq	r1, r1, r5
 800d092:	6021      	streq	r1, [r4, #0]
 800d094:	e7ed      	b.n	800d072 <_free_r+0x22>
 800d096:	461a      	mov	r2, r3
 800d098:	685b      	ldr	r3, [r3, #4]
 800d09a:	b10b      	cbz	r3, 800d0a0 <_free_r+0x50>
 800d09c:	42a3      	cmp	r3, r4
 800d09e:	d9fa      	bls.n	800d096 <_free_r+0x46>
 800d0a0:	6811      	ldr	r1, [r2, #0]
 800d0a2:	1855      	adds	r5, r2, r1
 800d0a4:	42a5      	cmp	r5, r4
 800d0a6:	d10b      	bne.n	800d0c0 <_free_r+0x70>
 800d0a8:	6824      	ldr	r4, [r4, #0]
 800d0aa:	4421      	add	r1, r4
 800d0ac:	1854      	adds	r4, r2, r1
 800d0ae:	42a3      	cmp	r3, r4
 800d0b0:	6011      	str	r1, [r2, #0]
 800d0b2:	d1e0      	bne.n	800d076 <_free_r+0x26>
 800d0b4:	681c      	ldr	r4, [r3, #0]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	6053      	str	r3, [r2, #4]
 800d0ba:	440c      	add	r4, r1
 800d0bc:	6014      	str	r4, [r2, #0]
 800d0be:	e7da      	b.n	800d076 <_free_r+0x26>
 800d0c0:	d902      	bls.n	800d0c8 <_free_r+0x78>
 800d0c2:	230c      	movs	r3, #12
 800d0c4:	6003      	str	r3, [r0, #0]
 800d0c6:	e7d6      	b.n	800d076 <_free_r+0x26>
 800d0c8:	6825      	ldr	r5, [r4, #0]
 800d0ca:	1961      	adds	r1, r4, r5
 800d0cc:	428b      	cmp	r3, r1
 800d0ce:	bf04      	itt	eq
 800d0d0:	6819      	ldreq	r1, [r3, #0]
 800d0d2:	685b      	ldreq	r3, [r3, #4]
 800d0d4:	6063      	str	r3, [r4, #4]
 800d0d6:	bf04      	itt	eq
 800d0d8:	1949      	addeq	r1, r1, r5
 800d0da:	6021      	streq	r1, [r4, #0]
 800d0dc:	6054      	str	r4, [r2, #4]
 800d0de:	e7ca      	b.n	800d076 <_free_r+0x26>
 800d0e0:	b003      	add	sp, #12
 800d0e2:	bd30      	pop	{r4, r5, pc}
 800d0e4:	20002d14 	.word	0x20002d14

0800d0e8 <sqrtf>:
 800d0e8:	b508      	push	{r3, lr}
 800d0ea:	ed2d 8b02 	vpush	{d8}
 800d0ee:	ee08 0a10 	vmov	s16, r0
 800d0f2:	f000 f81b 	bl	800d12c <__ieee754_sqrtf>
 800d0f6:	eeb4 8a48 	vcmp.f32	s16, s16
 800d0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0fe:	ee07 0a90 	vmov	s15, r0
 800d102:	d60c      	bvs.n	800d11e <sqrtf+0x36>
 800d104:	eddf 8a08 	vldr	s17, [pc, #32]	; 800d128 <sqrtf+0x40>
 800d108:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d10c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d110:	d505      	bpl.n	800d11e <sqrtf+0x36>
 800d112:	f7ff ff63 	bl	800cfdc <__errno>
 800d116:	eec8 7aa8 	vdiv.f32	s15, s17, s17
 800d11a:	2321      	movs	r3, #33	; 0x21
 800d11c:	6003      	str	r3, [r0, #0]
 800d11e:	ecbd 8b02 	vpop	{d8}
 800d122:	ee17 0a90 	vmov	r0, s15
 800d126:	bd08      	pop	{r3, pc}
 800d128:	00000000 	.word	0x00000000

0800d12c <__ieee754_sqrtf>:
 800d12c:	ee07 0a90 	vmov	s15, r0
 800d130:	eef1 7ae7 	vsqrt.f32	s15, s15
 800d134:	ee17 0a90 	vmov	r0, s15
 800d138:	4770      	bx	lr
	...

0800d13c <_init>:
 800d13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d13e:	bf00      	nop
 800d140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d142:	bc08      	pop	{r3}
 800d144:	469e      	mov	lr, r3
 800d146:	4770      	bx	lr

0800d148 <_fini>:
 800d148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d14a:	bf00      	nop
 800d14c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d14e:	bc08      	pop	{r3}
 800d150:	469e      	mov	lr, r3
 800d152:	4770      	bx	lr
 800d154:	0000      	movs	r0, r0
	...
