module divclk #(parameter DIV=27)   // 1MHz with a 27Mhz clock
          (input clk,
           output clkdiv)
           
  reg count = 0;
  reg tout = 1'b1;
  always @(posedge clk)begin
    if(count==DIV)begin
      count <= 0;
      tout <= 1;
    end
    else if(count==(DIV>>1))
      tout <= 0;
  end
  
  assign clkdiv = tout;
endmodule
