-- VHDL for IBM SMS ALD page 14.45.01.1
-- Title: ADDRESS CHANNEL DRIVE 0 BIT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/30/2020 1:47:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_45_01_1_ADDRESS_CHANNEL_DRIVE_0_BIT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_2_LINE:	 in STD_LOGIC;
		PS_ADDR_CH_0_B_STAR_ADDR_MOD:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_4_LINE:	 in STD_LOGIC;
		MS_ADDR_MOD_01_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_02_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_04_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_08_BIT:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_A:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_B:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_F:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_D:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_E:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_C:	 in STD_LOGIC;
		MS_PERCENT_CONVERSION:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_1_LINE:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_8_LINE:	 in STD_LOGIC;
		PS_ADDR_CH_0_B_1:	 out STD_LOGIC;
		LAMP_11C8K07:	 out STD_LOGIC);
end ALD_14_45_01_1_ADDRESS_CHANNEL_DRIVE_0_BIT_ACC;

architecture behavioral of ALD_14_45_01_1_ADDRESS_CHANNEL_DRIVE_0_BIT_ACC is 

	signal OUT_4A_F: STD_LOGIC;
	signal OUT_2A_K: STD_LOGIC;
	signal OUT_4B_R: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_1C_A: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_4H_B: STD_LOGIC;
	signal OUT_4I_F: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;

begin

	OUT_4A_F <= NOT MS_ADDR_CH_NU_TSLTR_2_LINE;
	OUT_2A_K <= NOT OUT_3C_D;
	LAMP_11C8K07 <= OUT_2A_K;
	OUT_4B_R <= NOT MS_ADDR_CH_NU_TSLTR_4_LINE;
	OUT_4C_D <= NOT(MS_ADDR_MOD_01_BIT AND MS_ADDR_MOD_02_BIT AND MS_ADDR_MOD_04_BIT );
	OUT_3C_D <= NOT OUT_DOT_4C;

	SMS_AEK_1C: entity SMS_AEK
	    port map (
		IN1 => OUT_3C_D,	-- Pin F
		OUT1 => OUT_1C_A,
		IN2 => OPEN );

	OUT_4D_C <= NOT(MS_ADDR_MOD_08_BIT AND MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A AND MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B );
	OUT_4E_E <= NOT(MS_COMPAT_TSLTR_THP_0_BIT_A AND MS_COMPAT_TSLTR_THP_0_BIT_B AND MS_COMPAT_TSLTR_THP_0_BIT_F );
	OUT_4F_E <= NOT(MS_COMPAT_TSLTR_THP_0_BIT_D AND MS_COMPAT_TSLTR_THP_0_BIT_E AND MS_COMPAT_TSLTR_THP_0_BIT_C );
	OUT_4G_R <= NOT MS_PERCENT_CONVERSION;
	OUT_4H_B <= NOT MS_ADDR_CH_NU_TSLTR_1_LINE;
	OUT_4I_F <= NOT MS_ADDR_CH_NU_TSLTR_8_LINE;
	OUT_DOT_4C <= OUT_4A_F OR PS_ADDR_CH_0_B_STAR_ADDR_MOD OR OUT_4B_R OR OUT_4C_D OR OUT_4D_C OR OUT_4E_E OR OUT_4F_E OR OUT_4G_R OR OUT_4H_B OR OUT_4I_F;

	PS_ADDR_CH_0_B_1 <= OUT_1C_A;


end;
