v 20050313 1
B 300 0 1800 4800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 4600 0 4600 1 0 1
{
T 250 4650 5 8 1 1 0 6 1
pinnumber=L7
T 400 4600 5 8 1 1 0 0 1
pinlabel=VCCO_5
}
P 300 4400 0 4400 1 0 1
{
T 250 4450 5 8 1 1 0 6 1
pinnumber=L8
T 400 4400 5 8 1 1 0 0 1
pinlabel=VCCO_5
}
P 300 4000 0 4000 1 0 1
{
T 250 4050 5 8 1 1 0 6 1
pinnumber=M6
T 400 4000 5 8 1 1 0 0 1
pinlabel=IO_L28P_5/D7
}
P 300 3800 0 3800 1 0 1
{
T 250 3850 5 8 1 1 0 6 1
pinnumber=M7
T 400 3800 5 8 1 1 0 0 1
pinlabel=IO_L30P_5
}
P 300 4200 0 4200 1 0 1
{
T 250 4250 5 8 1 1 0 6 1
pinnumber=M8
T 400 4200 5 8 1 1 0 0 1
pinlabel=VCCO_5
}
P 300 3600 0 3600 1 0 1
{
T 250 3650 5 8 1 1 0 6 1
pinnumber=N5
T 400 3600 5 8 1 1 0 0 1
pinlabel=IO
}
P 300 3400 0 3400 1 0 1
{
T 250 3450 5 8 1 1 0 6 1
pinnumber=N6
T 400 3400 5 8 1 1 0 0 1
pinlabel=IO_L28N_5/D6
}
P 300 3200 0 3200 1 0 1
{
T 250 3250 5 8 1 1 0 6 1
pinnumber=N7
T 400 3200 5 8 1 1 0 0 1
pinlabel=IO_L30N_5
}
P 300 3000 0 3000 1 0 1
{
T 250 3050 5 8 1 1 0 6 1
pinnumber=N8
T 400 3000 5 8 1 1 0 0 1
pinlabel=IO_L32P_5/GCLK2
}
P 300 2800 0 2800 1 0 1
{
T 250 2850 5 8 1 1 0 6 1
pinnumber=P5
T 400 2800 5 8 1 1 0 0 1
pinlabel=IO_L27P_5
}
P 300 2600 0 2600 1 0 1
{
T 250 2650 5 8 1 1 0 6 1
pinnumber=P6
T 400 2600 5 8 1 1 0 0 1
pinlabel=IO_L29P_5/VREF_5
}
P 300 2400 0 2400 1 0 1
{
T 250 2450 5 8 1 1 0 6 1
pinnumber=P7
T 400 2400 5 8 1 1 0 0 1
pinlabel=IO
}
P 300 2200 0 2200 1 0 1
{
T 250 2250 5 8 1 1 0 6 1
pinnumber=P8
T 400 2200 5 8 1 1 0 0 1
pinlabel=IO_L32N_5/GCLK3
}
P 300 2000 0 2000 1 0 1
{
T 250 2050 5 8 1 1 0 6 1
pinnumber=R3
T 400 2000 5 8 1 1 0 0 1
pinlabel=IO_L01P_5/CS_B
}
P 300 1800 0 1800 1 0 1
{
T 250 1850 5 8 1 1 0 6 1
pinnumber=R4
T 400 1800 5 8 1 1 0 0 1
pinlabel=IO_L10P_5/VRN_5
}
P 300 1600 0 1600 1 0 1
{
T 250 1650 5 8 1 1 0 6 1
pinnumber=R5
T 400 1600 5 8 1 1 0 0 1
pinlabel=IO_L27N_5/VREF_5
}
P 300 1400 0 1400 1 0 1
{
T 250 1450 5 8 1 1 0 6 1
pinnumber=R6
T 400 1400 5 8 1 1 0 0 1
pinlabel=IO_L29N_5
}
P 300 1200 0 1200 1 0 1
{
T 250 1250 5 8 1 1 0 6 1
pinnumber=R7
T 400 1200 5 8 1 1 0 0 1
pinlabel=IO_L31P_5/D5
}
P 300 1000 0 1000 1 0 1
{
T 250 1050 5 8 1 1 0 6 1
pinnumber=T3
T 400 1000 5 8 1 1 0 0 1
pinlabel=IO_L01N_5/RDWR_B
}
P 300 800 0 800 1 0 1
{
T 250 850 5 8 1 1 0 6 1
pinnumber=T4
T 400 800 5 8 1 1 0 0 1
pinlabel=IO_L10N_5/VRP_5
}
P 300 600 0 600 1 0 1
{
T 250 650 5 8 1 1 0 6 1
pinnumber=T5
T 400 600 5 8 1 1 0 0 1
pinlabel=IO
}
P 300 400 0 400 1 0 1
{
T 250 450 5 8 1 1 0 6 1
pinnumber=T7
T 400 400 5 8 1 1 0 0 1
pinlabel=IO_L31N_5/D4
}
P 300 200 0 200 1 0 1
{
T 250 250 5 8 1 1 0 6 1
pinnumber=T8
T 400 200 5 8 1 1 0 0 1
pinlabel=IO/VREF_5
}
T 200 5800 9 10 0 0 0 0 1
author=Darrell Harmon mail@dlharmon.com
T 200 5600 9 10 0 0 0 0 1
dist-license=GPL
T 200 5400 9 10 0 0 0 0 1
use-license=unlimited
T 200 5200 9 10 0 0 0 0 1
tested=yes
T 200 5000 9 10 0 0 0 0 1
style=compact
