$date
	Sun Oct 23 07:32:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#181358
b1111 &
b1111 %
1$
b1111 !
1"
#181359
0"
#181362
b101110 &
b101110 %
#181366
b10111 &
b10111 %
#181370
b1000110 &
b1000110 %
#181374
b100011 &
b100011 %
#181378
b1101010 &
b1101010 %
#181382
b110101 &
b110101 %
#181386
b10100000 &
b10100000 %
#181390
b1010000 &
b1010000 %
#181394
b101000 &
b101000 %
#181398
b10100 &
b10100 %
#181402
b1010 &
b1010 %
#181406
b101 &
b101 %
#181410
b10000 &
b10000 %
#181414
b1000 &
b1000 %
#181418
b100 &
b100 %
#181422
b10 &
b10 %
#181426
b1 &
b1 %
1#
#181430
b0 &
0#
b0 %
0$
#1186570
b1 &
b1 %
1$
b1 !
1"
#1186571
0"
#1186574
1#
#1186578
b0 &
b0 %
0#
0$
#2149430
b1010 &
b1010 %
1$
b1010 !
1"
#2149431
0"
#2149434
b101 &
b101 %
#2149438
b10000 &
b10000 %
#2149442
b1000 &
b1000 %
#2149446
b100 &
b100 %
#2149450
b10 &
b10 %
#2149454
b1 &
1#
b1 %
#2149458
b0 &
b0 %
0#
0$
#4500012
