#include "sci_types.h"
#include <asm/arch-roc1/sprd_reg.h>
#include "ddrc_r1p1.h"
#include "ddrc_r1p1_phy.h"
#include "ddrc_r1p1_common.h"
extern DRAM_CHIP_INFO ddr_chip_cur;
extern dfs_freq_table dfs_table[8];
extern TRAIN_CONDITIONS_TABLE phy_train;
extern LPDDR4_MR_INFO lpddr4_mr_info;
extern uint32 hynix_misc_mode;
uint32 soc_chip_id;

typedef enum __DDR_UNSYMMETRY_MODE {
	DDR_6Gb_10_COL_MODE,
	DDR_6Gb_11_COL_MODE,
	DDR_12Gb_MODE
}DDR_UNSYMMETRY_MODE;
static uint32 MCP_CS_POS_MODE = 0;
DMC_PUB_CLK_CFG dmc_pub_clk_cfg[8] =
{
	/*freq_num, ddr_clk, pll_source, */
	/*pll_sel, pll_div_sel, deskew_mode, x1_sel, d2_sel, mdll_sel, half_freq_mode	*/

	{0, PUB_CLK_256M,TWPLL, {0x4, 0x0,DESKEW_BYAPSS, 0x1, 0x2, 0x1, 0x1}},
	{1, PUB_CLK_384M,TWPLL, {0x5, 0x0,DESKEW_BYAPSS, 0x1, 0x2, 0x1, 0x1}},
	{2, PUB_CLK_667M,DPLL0,  {0x0, 0x0,DESKEW_BYAPSS, 0x1, 0x2, 0x1, 0x1}},
	//{3, PUB_CLK_768M,TWPLL,  {0x6, 0x0,DESKEW_OFF, 0x2, 0x2, 0x1, 0x0}},
	{3, PUB_CLK_768M,TWPLL,  {0x5, 0x0,DESKEW_ON, 0x0, 0x1, 0x0, 0x1}},
	{4, PUB_CLK_1024M,TWPLL, {0x4, 0x0,DESKEW_ON, 0x0, 0x0, 0x0, 0x0}},
	{5, PUB_CLK_1333M,DPLL0, {0x0, 0x1,DESKEW_ON, 0x0, 0x0, 0x0, 0x0}},
	{6, PUB_CLK_1536M,TWPLL, {0x5, 0x0,DESKEW_ON, 0x0, 0x0, 0x0, 0x0}},
	{7, PUB_CLK_1866M,DPLL1, {0x1, 0x0,DESKEW_ON, 0x0, 0x0, 0x0, 0x0}}
};
static void ddrc_pub_dll_adj_update(uint32 dfs_freq_sel)
{
	uint32 regval;
	uint32 read_data;
	uint32 tmp_addr = DMC_GUCPHY0_BASE + (dfs_freq_sel * 20 *4);
	regval = reg_bits_get(tmp_addr + 0xC, 0, 8);
	read_data = reg_bits_get(tmp_addr + 0x10, 14, 1);
	regval |= (read_data << 8);
//	reg_bits_set(REG_PUB_AHB_WRAP_DFS_SW_CTRL2, 0, 9, regval);
}
void dmc_pub_clk_setting(uint32 freq_sel)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 regval, i;
	uint32 tmp_addr1 = DMC_GUCPHY0_BASE + (freq_sel * 20*4);
	uint32 tmp_addr2 = DMC_GUCPHY1_BASE + (freq_sel * 20*4);
	uint32 pub_dfs_hw_enable = 0;
	uint32 dfs_clk_auto_mode = 1;
	uint32 dfs_sw_dfs_mode =1;
	u32 pub_dfs_sw_enable = 0;

	reg_bits_set(REG_PUB_DFS_HW_CTRL, 0, 1, pub_dfs_hw_enable );
	reg_bits_set(REG_DMC_CLK_INIT_CFG, 0, 1, dfs_clk_auto_mode);
	reg_bits_set(REG_PUB_DFS_PURE_SW_CTRL, 0, 1, dfs_sw_dfs_mode);
	reg_bits_set(REG_PUB_DFS_SW_CTEL, 0, 1, pub_dfs_sw_enable);

	reg_bits_set(REG_PUB_DFS_SW_CTEL, 15, 3, dmc_pub_clk_cfg[freq_sel].clk_cfg.pll_sel);
	reg_bits_set(REG_PUB_DFS_SW_CTEL, 18, 4, dmc_pub_clk_cfg[freq_sel].clk_cfg.pll_div_sel);
	reg_bits_set(REG_PUB_DFS_SW_CTEL, 4, 3, dmc_pub_clk_cfg[freq_sel].freq_num);
	reg_bits_set(REG_PUB_DFS_SW_CTRL1, 18, 2, dmc_pub_clk_cfg[freq_sel].clk_cfg.deskew_mode);
	reg_bits_set(REG_PUB_DFS_SW_CTRL1, 8, 2, dmc_pub_clk_cfg[freq_sel].clk_cfg.x1_sel);
	reg_bits_set(REG_PUB_DFS_SW_CTRL1, 10, 2, dmc_pub_clk_cfg[freq_sel].clk_cfg.d2_sel);
	reg_bits_set(REG_PUB_DFS_SW_CTRL1, 12, 2, dmc_pub_clk_cfg[freq_sel].clk_cfg.mdll_sel);

	if (dmc_pub_clk_cfg[freq_sel].clk_cfg.half_freq_mode)
	{
		pdmc->dmc_dtmg_f[freq_sel][8] |= (1<<30);
	}
	else
	{
		pdmc->dmc_dtmg_f[freq_sel][8] &= ~(1<<30);
	}

	#ifndef PXP_DEBUG
	if (dmc_pub_clk_cfg[freq_sel].clk_cfg.deskew_mode != DESKEW_ON)
	{
		ddrc_print_debug("deskew dll mode setting\r\n");
		reg_bits_set((tmp_addr1 + 0x8), 31, 1, 0x1);//deskew dll mode setting
		reg_bits_set((tmp_addr1 + 0xC), 31, 1, 0x1);//deskew dll mode setting
		reg_bits_set((tmp_addr2 + 0x8), 31, 1, 0x1);//deskew dll mode setting
		reg_bits_set((tmp_addr2 + 0xC), 31, 1, 0x1);//deskew dll mode setting
	}
	else
	{
		ddrc_print_debug("deskew pll mode setting\r\n");
		reg_bits_set((tmp_addr1 + 0x8), 31, 1, 0x0);//deskew pll mode setting
		reg_bits_set((tmp_addr1 + 0xC), 31, 1, 0x0);//deskew pll mode setting
		reg_bits_set((tmp_addr2 + 0x8), 31, 1, 0x0);//deskew pll mode setting
		reg_bits_set((tmp_addr2 + 0xC), 31, 1, 0x0);//deskew pll mode setting
	}
	#endif
	ddrc_pub_dll_adj_update(freq_sel);

	/*bit[0] dmc_clk_init_sw_start, Trigger clk*/
	reg_bits_set(REG_DMC_CLK_INIT_SW_START,0,1, 1);
	/*bit[0] dmc_clk_init_sw_done*/
	while(0x1 != ((REG32(REG_DMC_CLK_STATE) >> 0) & 0x1));
	reg_bits_set(REG_DMC_CLK_INIT_SW_START,0,1, 0);
	/*bit[24] dfs_apb_access_clk_auto_en, dfs clock auto open*/
	reg_bits_set(REG_DMC_VOTE_CTRL, 24, 1, 1);
	/*bit[15] pub_clk_dfs_eb, disable dfs clock eb*/
	reg_bits_set(REG_DMC_CLK_INIT_SW_CTRL, 15, 1, 0);
}

void gucphy_set_clock(uint32 freq_sel)
{
	dmc_pub_clk_setting(freq_sel);
}

void update_dfs_freq_sel(uint32 freq_sel)
{
	uint32 regval;
	char s_tmp[11] = {0};
	uint32 retry_num = 0;
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	/*step 1. polling rf phy init complete[3:0]*/
	#if 0//def PXP_DEBUG
	regval = ((pdmc->dmc_cfg3 >> 16) & 0xf);
	/*0xa for lpaddr3; 0x0 for lpddr4*/
	if ((0xa != regval) && (0x0 != regval))
	{
		ddrc_print_err("phy_init_complete is not zero,can not modify dfs_freq_sel\r\n");
		while(1);
	}
	#endif
	do{
		retry_num++;
		dmc_sprd_delay(10);
		/*set 2. set wr cfg11 to update the timing parameter to each channel*/
		regval = pdmc->dmc_dcfg11;
		regval = u32_bits_set(regval, 13, 1, 1);//drf_dfs_cmd_mrw_first4_dis,this bit is used to disable the fisrt 4 mrw(total 16) during dfs
		regval = u32_bits_set(regval, 14, 1, 1);//drf_dfs_cmd_mrw_last4_dis,this bit is used to disable the last 4 mrw(total 16) during dfs
		regval = u32_bits_set(regval, 15, 1, 0);//drf_dfs_cmd_mrw_last8_dis,this bit is used to disable the last 8 mrw(total 16) during dfs
		regval = u32_bits_set(regval, 4, 3, freq_sel);
		pdmc->dmc_dcfg11 = regval;
		ddrc_print_debug("update_dfs_freq_sel retry ");
		ddrc_print_debug(itoa_simple(retry_num, s_tmp, 10));
		ddrc_print_debug("\r\n");
		//make sure dfs_freq_sel updated.
	}while(((pdmc->dmc_dcfg11 >> 0x8) & (0xf)) != freq_sel);

}

void change_clk_freq_seq(uint32 freq_sel)
{
	unsigned int regval;
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;

	/*stetp3. change clock frequency form soc and setting the right rf half freq mode from soc*/
	/*include half mode setting*/
	gucphy_set_clock(freq_sel);

	/*stet 2. modify speed sel*/
	update_dfs_freq_sel(freq_sel);
	//init_clk_dmc_4x_en = 1;//????????
	//delay 100ns;
	/*stetp3. change clock frequency form soc and setting the right rf half freq mode from soc*/
	//gucphy_set_clock(freq_sel);

	//if (freq_sel < 622)
	//freq_ratio_1vs1 = 1;
	//else
	//freq_ratio_1vs1 = 0;

	/*avj_v for update initial dll setting*/
	// deskew_dll_adjv_init = 1;
	// delay(1);
	// deskew_dll_adjv_init = 0;


	//init_clk_dmc_4x_en = 0; ??????
}

void axi_ch_cfg_seq(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 regval = 0;
	uint32 i = 0;
	for(i = 0; i < 8; i++)
	{
		regval = REG32((&(pdmc->dmc_cfg1_ach0)) + (i * 8));
		regval = u32_bits_set(regval, 4, 1, 1);
		REG32((&(pdmc->dmc_cfg1_ach0)) + (i * 8)) = regval;
	}

//	regval = pdmc->dmc_cfg1_ach0;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach0 = regval;

//	regval = pdmc->dmc_cfg1_ach1;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach1 = regval;

//	regval = pdmc->dmc_cfg1_ach2;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach2 = regval;

//	regval = pdmc->dmc_cfg1_ach3;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach3 = regval;

//	regval = pdmc->dmc_cfg1_ach4;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach4 = regval;

//	regval = pdmc->dmc_cfg1_ach5;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach5 = regval;

//	regval = pdmc->dmc_cfg1_ach6;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach6 = regval;

//	regval = pdmc->dmc_cfg1_ach7;
//	regval= u32_bits_set(regval, 4, 1, 1);
//	pdmc->dmc_cfg1_ach7 = regval;

}

static void dmc_interleave_liner_cfg(struct interleave_cfg *liner_cfg)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 regval;

	regval = pdmc->dmc_dcfg18;//0x0148
	regval = u32_bits_set(regval, 0, 14, liner_cfg->liner_base_ch0);
	regval = u32_bits_set(regval, 16, 14, liner_cfg->liner_base_ch1);
	pdmc->dmc_dcfg18 = regval;

	regval = pdmc->dmc_dcfg19;//0x014c
	regval = u32_bits_set(regval, 0, 14, liner_cfg->liner_base_ch2);
	regval = u32_bits_set(regval, 16, 14, liner_cfg->liner_base_ch3);
	pdmc->dmc_dcfg19 = regval;

	regval = pdmc->dmc_dcfg20;//0x0150
	regval = u32_bits_set(regval, 0, 14, liner_cfg->interleave_base);
	regval = u32_bits_set(regval, 16, 14, liner_cfg->interleave_offset);
	pdmc->dmc_dcfg20 = regval;
}

static void dmc_interleave_cfg_seq(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	struct interleave_cfg liner_cfg;
	uint32 regval;
	uint32 cs_pos_mode;
	regval = pdmc->dmc_cfg5;
	/*0:64B 1:128B 2:256B 3:512B 4:1KB 5:2KB 6:4KB 7:8KB*/
	regval = u32_bits_set(regval, 0, 3, INTERLEAVE_SIZE);
	pdmc->dmc_cfg5 = regval;

	regval = pdmc->dmc_dcfg17;
	regval = u32_bits_set(regval, 24, 3, 1);/*1:ch0/1; 2:ch2/3; 3:ch0/1/2*/
	pdmc->dmc_dcfg17 = regval;

	liner_cfg.liner_base_ch0 = 0;
	liner_cfg.liner_base_ch1 = 0;
	liner_cfg.liner_base_ch2 = 0;
	liner_cfg.liner_base_ch3 = 0;
	liner_cfg.interleave_base = 0;
	liner_cfg.interleave_offset= 0;
	dmc_interleave_liner_cfg(&liner_cfg);
//	switch (MCP_CS_POS_MODE)
//	{
//	case 31:
//		liner_cfg.liner_base_ch0 = RF_LINER_BASE_CH0_16G;
//		liner_cfg.liner_base_ch1 = RF_LINER_BASE_CH1_16G;
//		liner_cfg.liner_base_ch2 = RF_LINER_BASE_CH2_16G;
//		liner_cfg.liner_base_ch3 = RF_LINER_BASE_CH3_16G;
//		liner_cfg.interleave_base = RF_INTERLEAVE_BASE_16G;
//		liner_cfg.interleave_offset= RF_INTERLEAVE_OFFSET_16G;
//		dmc_interleave_liner_cfg(&liner_cfg);
//		break;
//	case 30:
//		liner_cfg.liner_base_ch0 = RF_LINER_BASE_CH0_8G;
//		liner_cfg.liner_base_ch1 = RF_LINER_BASE_CH1_8G;
//		liner_cfg.liner_base_ch2 = RF_LINER_BASE_CH2_8G;
//		liner_cfg.liner_base_ch3 = RF_LINER_BASE_CH3_8G;
//		liner_cfg.interleave_base = RF_INTERLEAVE_BASE_8G;
//		liner_cfg.interleave_offset= RF_INTERLEAVE_OFFSET_8G;
//		dmc_interleave_liner_cfg(&liner_cfg);
//		break;
//	case 29:
//		liner_cfg.liner_base_ch0 = RF_LINER_BASE_CH0_4G;
//		liner_cfg.liner_base_ch1 = RF_LINER_BASE_CH1_4G;
//		liner_cfg.liner_base_ch2 = RF_LINER_BASE_CH2_4G;
//		liner_cfg.liner_base_ch3 = RF_LINER_BASE_CH3_4G;
//		liner_cfg.interleave_base = RF_INTERLEAVE_BASE_4G;
//		liner_cfg.interleave_offset= RF_INTERLEAVE_OFFSET_4G;
//		dmc_interleave_liner_cfg(&liner_cfg);
//		break;
//	case 28:
//		liner_cfg.liner_base_ch0 = RF_LINER_BASE_CH0_2G;
//		liner_cfg.liner_base_ch1 = RF_LINER_BASE_CH1_2G;
//		liner_cfg.liner_base_ch2 = RF_LINER_BASE_CH2_2G;
//		liner_cfg.liner_base_ch3 = RF_LINER_BASE_CH3_2G;
//		liner_cfg.interleave_base = RF_INTERLEAVE_BASE_2G;
//		liner_cfg.interleave_offset= RF_INTERLEAVE_OFFSET_2G;
//		dmc_interleave_liner_cfg(&liner_cfg);
//	break;
//	case 27:
//		liner_cfg.liner_base_ch0 = RF_LINER_BASE_CH0_1G;
//		liner_cfg.liner_base_ch1 = RF_LINER_BASE_CH1_1G;
//		liner_cfg.liner_base_ch2 = RF_LINER_BASE_CH2_1G;
//		liner_cfg.liner_base_ch3 = RF_LINER_BASE_CH3_1G;
//		liner_cfg.interleave_base = RF_INTERLEAVE_BASE_1G;
//		liner_cfg.interleave_offset= RF_INTERLEAVE_OFFSET_1G;
//		dmc_interleave_liner_cfg(&liner_cfg);
//	break;
//	case 26:
//		liner_cfg.liner_base_ch0 = RF_LINER_BASE_CH0_512M;
//		liner_cfg.liner_base_ch1 = RF_LINER_BASE_CH1_512M;
//		liner_cfg.liner_base_ch2 = RF_LINER_BASE_CH2_512M;
//		liner_cfg.liner_base_ch3 = RF_LINER_BASE_CH3_512M;
//		liner_cfg.interleave_base = RF_INTERLEAVE_BASE_512M;
//		liner_cfg.interleave_offset= RF_INTERLEAVE_OFFSET_512M;
//		dmc_interleave_liner_cfg(&liner_cfg);
//	break;
//	default:
//	break;
//
//	}
}

static void dmc_portx_remap_addr_x(uint32 addr_0, uint32 addr_1)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	pdmc->dmc_cfg5 |= (1 << 3);
	pdmc->dmc_cfg6 = addr_0;
	pdmc->dmc_cfg7 = addr_1;
}

static uint32 dmc_pub_addr_remap(void)
{
	u64 chipsize;
	uint32 ret = TRUE;
	if (FALSE == sdram_chip_whole_size(&chipsize))
	{
		ret = FALSE;;
	}

//	if (ddr_chip_cur.chip_type == DRAM_LPDDR4)
	{
		chipsize /= 2;
	}
	/*enable all port remap*/
	switch(chipsize)
	{
		/*24G bit*/
		case 0x60000000:
			if (ddr_chip_cur.cs_num == 1)
				dmc_portx_remap_addr_x(0x76543210, 0x3210ba98);
			else
				dmc_portx_remap_addr_x(0x10654210, 0x42106542);
			break;
		/*48G bit*/
		case 0xC0000000:
			dmc_portx_remap_addr_x(0x98543210, 0x3210dcba);
			break;
		default:
			break;
	}
	if((0x80000000 == ddr_chip_cur.cs0_jedec_info->cs_size) && (0x100000000 == ddr_chip_cur.cs1_jedec_info->cs_size))
	{
		dmc_portx_remap_addr_x(0xba983210, 0x3210fedc);
	}
	return ret;
}

void dmc_ctrl_reg_unlock(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	pdmc->dmc_lock_cfg = 0xdeadbeef;
}
void dmc_ctrl_reg_lock(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	pdmc->dmc_lock_cfg = 0xbaddcaff;
}
void ctrl_init_dtmg1(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 val = 0;
	uint32 i= 0;
	if ((0x8 == ddr_chip_cur.cs0_jedec_info->dw) || (0x8 == ddr_chip_cur.cs1_jedec_info->dw))
	{
		for (i = 0; i <= MAX_FREQ_SEL; i++)
		{
			if(PUB_CLK_533M < dfs_table[i].freq)
			{
				val = (pdmc->dmc_dtmg_f[i][1] >> 8) & (0xf);
				pdmc->dmc_dtmg_f[i][1]  = ((pdmc->dmc_dtmg_f[i][1] & (~(0xf << 8))) | (((val + 1) << 8)));
			}
			val = (pdmc->dmc_dtmg_f[i][6] >> 8) & (0x1f);
			pdmc->dmc_dtmg_f[i][6] = (pdmc->dmc_dtmg_f[i][6] & (~0x1f)) | val;
		}
	}
}

void ctrl_dram_setting(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 dw;
	uint32 val = pdmc->dmc_cfg0;
	u64 chip_size;

	ctrl_init_dtmg1();
	sdram_chip_whole_size(&chip_size);
//	if (ddr_chip_cur.chip_type == DRAM_LPDDR4)
	{
		chip_size /= 2;
	}
	/*cs position setting*/
	if (chip_size > 0x80000000)/*dmem size > 2GB*/
	{
		val = u32_bits_set(val, 0, 3, 0x7);	//rf_cs_position bit31
		MCP_CS_POS_MODE = 31;
	}
	else if (chip_size > 0x40000000)/*dmem size > 1GB*/
	{
		val = u32_bits_set(val, 0, 3, 0x6);	//rf_cs_position bit30
		MCP_CS_POS_MODE = 30;
	}
	else if (chip_size > 0x20000000)/*dmem size > 512M*/
	{
		val = u32_bits_set(val, 0, 3, 0x5);	//rf_cs_position bit29
		MCP_CS_POS_MODE = 29;
	}
	else if (chip_size > 0x10000000)/*dmem size > 256M*/
	{
		val = u32_bits_set(val, 0, 3, 0x4);	//rf_cs_position bit28
		MCP_CS_POS_MODE = 28;
	}
	else if (chip_size > 0x8000000)/*dmem size > 128M*/
	{
		val = u32_bits_set(val, 0, 3, 0x3);	//rf_cs_position bit27
		MCP_CS_POS_MODE = 27;
	}
	else
	{
		val = u32_bits_set(val, 0, 3, 0x2);	//rf_cs_position bit26
		MCP_CS_POS_MODE = 26;
	}

	val = u32_bits_set(val, 4, 3, 4);//rf_dburst_length
	val = u32_bits_set(val, 29, 1, 1);//lpddr4_mode
	if (ddr_chip_cur.cs_num == 1)
	{
		val = u32_bits_set(val, 0, 3, 0x7);	//rf_cs_position bit31
		val = u32_bits_set(val, 14, 2, 0x1);	//cs mode,2'h1: the address space of cs0 and cs1 merged to cs0
		MCP_CS_POS_MODE = 31;
	}

	pdmc->dmc_cfg0 = val;

//	if (ddr_chip_cur.chip_type == DRAM_LPDDR3)
//	{
//		val = pdmc->dmc_dcfg0;
//		/*data width 1:x32, 0:x16*/
////	dw = (ddr_chip_cur.cs0_jedec_info->dw == 32) ? 1: 0;
//		dw = 1;
//		val = u32_bits_set(val, 8, 1, dw);
//		pdmc->dmc_dcfg0 = val;
//
//	}
//	else if (ddr_chip_cur.chip_type == DRAM_LPDDR4)
	{
		val = pdmc->dmc_dcfg3;
		/*data width 1:x8, 0:x16*/
		if((ddr_chip_cur.cs0_jedec_info->dw == 8) || (ddr_chip_cur.cs1_jedec_info->dw == 8))
			dw = 1;
		else
			dw = 0;
		val = u32_bits_set(val, 16, 1, dw);
		val = u32_bits_set(val, 18, 1, dw);
		val = u32_bits_set(val, 17, 1, dw);
		val = u32_bits_set(val, 19, 1, dw);
		pdmc->dmc_dcfg3 = val;

	}
	val = pdmc->dmc_dcfg0;
	val = u32_bits_set(val, 4, 3, (ddr_chip_cur.cs0_jedec_info->column - 8));
	pdmc->dmc_dcfg0 = val;
}

/*ddr type, column mode, data width, precharge pin are configed here*/
static void ctrl_init_dcfg0(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 val;

	val = pdmc->dmc_dcfg0;
	if (ddr_chip_cur.chip_type == DRAM_LPDDR3)
	{
		/*pin mux mode*/
		/*2'b00 :ch0->phy_0,ch1->phy_1*/
		/*2'b01 :ch0->hpy_0&phy_1, ch1->empty*/
		val = u32_bits_set(val, 0, 1, 1);

		/*drf_dsoft_ch_sel*/
		/*bit-0 set '1' to enable channel-0 software command*/
		/*bit-1 set '1' to enable channel-1 software command*/
		/*bit-2 set '1' to enable channel-2 software command*/
		/*bit-3 set '1' to enable channel-3 software command*/
		val = u32_bits_set(val, 20, 4, 5);
	}
	else
	{
		/*pin mux mode*/
		/*2'b00 :ch0->phy_0,ch1->phy_1*/
		/*2'b01 :ch0->hpy_0&phy_1, ch1->empty*/
		val = u32_bits_set(val, 0, 1, 0);

		/*data width 1:x32. 0:X16*/
		val = u32_bits_set(val, 8, 1, 0);

		/*bit[11] rf_data_oe_mode, bit[12]rf_data_ie_mode*/
		val = u32_bits_set(val, 11, 2, 3);

		/*drf_dsoft_ch_sel*/
		/*bit-0 set '1' to enable channel-0 software command*/
		/*bit-1 set '1' to enable channel-1 software command*/
		/*bit-2 set '1' to enable channel-2 software command*/
		/*bit-3 set '1' to enable channel-3 software command*/
		val = u32_bits_set(val, 20, 4, 0xf);
	}

	/*enable drf_sample_auto_rst_en (default:0) */
	val = u32_bits_set(val, 17, 1, 1);
	pdmc->dmc_dcfg0 = val;
}

void dfs_mrw_update(uint32 freq_sel)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	volatile uint32 val;
	//need disable first and last four DFS mrw. offset:0x124 DCFG11 [15:13] 3'b011
	if(soc_chip_id == 1)
	{
		val = pdmc->dmc_dtmg_f[freq_sel][13];	//mrw5 mrw4
		val = u32_bits_set(val, 8, 8, 22);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr22);
		val = u32_bits_set(val, 24, 8, 11);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr11);
		pdmc->dmc_dtmg_f[freq_sel][13] = val;
		val = pdmc->dmc_dtmg_f[freq_sel][14];	//mrw7 mrw6
		val = u32_bits_set(val, 8, 8, 2);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr2);
		val = u32_bits_set(val, 24, 8, 1);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr1);
		pdmc->dmc_dtmg_f[freq_sel][14] = val;
		val = pdmc->dmc_dtmg_f[freq_sel][15];	//mrw9 mrw8
		val = u32_bits_set(val, 8, 8, 3);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr3);
		val = u32_bits_set(val, 24, 8, 3);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr3);
		pdmc->dmc_dtmg_f[freq_sel][15] = val;
		val = pdmc->dmc_dtmg_f[freq_sel][16];	//mrw11 mrw10
		val = u32_bits_set(val, 8, 8, 3);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr3);
		val = u32_bits_set(val, 24, 8, 14);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr14);
		pdmc->dmc_dtmg_f[freq_sel][16] = val;
	}
	else
	{
		val = pdmc->dmc_dtmg_f[freq_sel][13];	//mrw5 mrw4
		val = u32_bits_set(val, 8, 8, 13);
		val = u32_bits_set(val, 0, 8, 8);
		val = u32_bits_set(val, 24, 8, 22);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr22);
		pdmc->dmc_dtmg_f[freq_sel][13] = val;
		val = pdmc->dmc_dtmg_f[freq_sel][14];	//mrw7 mrw6
		val = u32_bits_set(val, 8, 8, 11);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr11);
		val = u32_bits_set(val, 24, 8, 2);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr2);
		pdmc->dmc_dtmg_f[freq_sel][14] = val;
		val = pdmc->dmc_dtmg_f[freq_sel][15];	//mrw9 mrw8
		val = u32_bits_set(val, 8, 8, 1);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr1);
		val = u32_bits_set(val, 24, 8, 14);
		val = u32_bits_set(val, 16, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr14);
		pdmc->dmc_dtmg_f[freq_sel][15] = val;
		val = pdmc->dmc_dtmg_f[freq_sel][16];	//mrw11 mrw10
		val = u32_bits_set(val, 8, 8, 3);
		val = u32_bits_set(val, 0, 8, (lpddr4_mr_info.p_odt_cfg + phy_train.freq_sel)->mr3);
		val = u32_bits_set(val, 24, 8, 13);
		val = u32_bits_set(val, 16, 8, 0);
		pdmc->dmc_dtmg_f[freq_sel][16] = val;
	}
}

uint32 ddr_device_vaild_check(uint32 cs_n)
{
	uint32 mr5=0,mr6=0,mr7=0,mr8=0;
	uint32 ret = TRUE;
	//check cs_n valid
	dmc_mrr(cs_n, 5, &mr5, 10000);
	dmc_mrr(cs_n, 6, &mr6, 10000);
	dmc_mrr(cs_n, 7, &mr7, 10000);
	dmc_mrr(cs_n, 8, &mr8, 10000);
	if (((mr5) == (mr6)) && ((mr5)==(mr7)) && ((mr5)==(mr8)))
	{
		ret = FALSE;
	}
	return ret;
}

int ctrl_pre_set_seq(dfs_freq_table dfs_frequency[8])
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 regval;

	soc_chip_id = REG32(REG_AON_APB_AON_VER_ID);
	/*step 1) disable auto_sleep_en*/
	regval = pdmc->dmc_cfg0;
	regval = u32_bits_set(regval, 8, 1, 0);
	pdmc->dmc_cfg0= regval;

	/*step 2) disable drf_ext_clk_ag_en*/
	regval = pdmc->dmc_dcfg9;
	regval = u32_bits_set(regval, 12, 1, 0);
	pdmc->dmc_dcfg9= regval;

	/*Set dram mode*/
	ctrl_dram_setting();

	/*Set dram width if x16 or 4 bank*/
	ctrl_init_dcfg0();

	if (ddr_chip_cur.chip_type == DRAM_LPDDR3)
	{
		/*this fields is used to enable dmem ch3/2/1/0*/
		/*disable channel 1*/
		regval = pdmc->dmc_dcfg17;
		regval = u32_bits_set(regval, 0, 4, 5);
		pdmc->dmc_dcfg17 = regval;

		/*ch0 mrr dslice selected*/
		regval = pdmc->dmc_dcfg4;
		regval = u32_bits_set(regval, 24, 2, 0);
		pdmc->dmc_dcfg4 = regval;
	}

	/*dmem timing setting*/
	lpddr_timing_init(ddr_chip_cur.chip_type, dfs_frequency);

#ifdef ASYNC_MODE
	axi_ch_cfg_seq();
#endif
//	if (ddr_chip_cur.chip_type == DRAM_LPDDR4)
	{
		dmc_interleave_cfg_seq();
	}

	return 0;
}

void ctrl_post_set_seq(void)
{
	DDRC_R1P1_REG_INFO_PTR pdmc = (DDRC_R1P1_REG_INFO_PTR)DMC_REG_ADDR_BASE_PHY;
	uint32 val ,num, mr0;
	/*Step 1.setting lowpower*/
	val = pdmc->dmc_cfg0;
	val = u32_bits_set(val, 8, 2, 3);//bit[9] auto gate bit[8] auto sleep
	pdmc->dmc_cfg0 = val;

	val = pdmc->dmc_dcfg9;
	val = u32_bits_set(val, 0,  3, 0x5);/*drf_auto_clk_stop_en_ahb : 1 */
										/*drf_auto_pwr_down_en_ahb : 0 */
										/*drf_auto_self_ref_en_ahb : 1 */
	val = u32_bits_set(val, 8,  4, 0xf);	/*bit[11:8] drf_t_cksre: 0xf*/
	val = u32_bits_set(val, 12, 2, 0x1);	/*bit [12]drf_ext_clk_ag_en*/
											/*bit [13]drf_auto_pwr_down_percs_en*/
	val = u32_bits_set(val, 14, 1, 0x1);/*bit [14]drf_auto_self_refresh_percs_en*/
	val = u32_bits_set(val, 16, 3, 0x7);/*drf_ca_shutdow : 1*/
										/*drf_cs_shutdown_en : 1*/
										/*drf_ck_shutdown_en : 1*/
	pdmc->dmc_dcfg9 = val;

	/*step 2) setting drf_t_mr4 for not the same with drf_t_zqc*/
#ifdef DRAM_AUTO_MR4
	val = pdmc->dmc_dcfg5;
	val = u32_bits_set(val, 0, 24, 0x1ff0); /*drf_t_mr4*/
	val = u32_bits_set(val, 24, 1, 1);      /*[24]=1: drf_auto_mr4_en, [25]=0: for rank-0 */
//	if (ddr_chip_cur.chip_type == DRAM_LPDDR4)
		val = u32_bits_set(val, 25, 1, 1); /*drf_auto_mr4_allcs*/
	pdmc->dmc_dcfg5 = val;
#endif
	/*step 3) enable auto refresh and pre bank refresh*/
	val = pdmc->dmc_dcfg3;
	val = u32_bits_set(val, 12, 1, 1);
	pdmc->dmc_dcfg3 = val;

	/*step 4) enable dfs and set pll lock time*/
	val = pdmc->dmc_dcfg11;
	val = u32_bits_set(val, 0, 4, 0xF);//bit[0]dfs en,bit[1] dll rst en,bit[2]cmd mrw en,bit[3]dram dll lock
	val = u32_bits_set(val, 17, 1, 1);//bit[17] drf dfs clk stop en
	pdmc->dmc_dcfg11 = val;

#ifdef DRAM_AUTO_ZQC
	/*step 5) drf_auto_zqc_sel (2:8`h56 ZQCS; 1:8`hAB ZQCL)*/
	val = pdmc->dmc_dcfg6;
	val = u32_bits_set(val, 0, 24, 0x630000);
	val = u32_bits_set(val, 24, 1, 1);        /*[24]=1: drf_auto_zqc_en */
//	if (ddr_chip_cur.chip_type == DRAM_LPDDR4)
	val = u32_bits_set(val, 25, 1, 1);//drf_auto_zqc_allcs
	val = u32_bits_set(val, 26, 2, 2);//:0x56 short calibration
	pdmc->dmc_dcfg6 = val;
#endif

	/*step 6) enable rf_period_cpst_en*/
	val = pdmc->dmc_dcfg17;
	val = u32_bits_set(val, 4, 12, 0x01a);          //drf_t_cpst_3.9us
	val = u32_bits_set(val, 16, 1, 1);		//rt_period_cpst_en
	pdmc->dmc_dcfg17= val;

	/*step 7) mpu enable*/
	pdmc->dmc_cfg5 |= (1<<13);

	/*step 8) bit[3:0] phy update en,disable phy update*/
	pdmc->dmc_cfg1 = 0;

	/*step 9) dmc port address remap*/
	dmc_pub_addr_remap();

	/*step 10) drf_cmdq_busy_level*/
	val = pdmc->dmc_dcfg7;
	val = u32_bits_set(val, 8, 4, 0x8);
	pdmc->dmc_dcfg7 = val;

}

