#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 23 15:02:03 2019
# Process ID: 9080
# Current directory: C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20964 C:\Users\RaphaëlLebrasseur\Desktop\P2_S4_Velociraptor\P2_S4_Velociraptor.xpr
# Log file: C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor/vivado.log
# Journal file: C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor/P2_S4_Velociraptor.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/constrs_1/imports/AD1/Atelier3_Constraintes.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/constrs_1/imports/AD1/Atelier3_Constraintes.xdc
add_files -fileset constrs_1 -norecurse {{D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/FichiersAtelier3/AD1/Contraintes.xdc}}
import_files -fileset constrs_1 {{D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/FichiersAtelier3/AD1/Contraintes.xdc}}
set_property  ip_repo_paths  {{D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/FichiersAtelier1/Pmod_vivado-library-2018.2-1}} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
open_bd_design {C:/Users/RaphaëlLebrasseur/Desktop/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodGPIO:1.0 PmodGPIO_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodGPIO_0/Pmod_out]
endgroup
delete_bd_objs [get_bd_intf_nets PmodGPIO_0_Pmod_out] [get_bd_cells PmodGPIO_0]
delete_bd_objs [get_bd_intf_ports Pmod_out_0]
set_property location {2.5 703 -143} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodOLED:1.0 PmodOLED_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_cells PmodOLED_0]
delete_bd_objs [get_bd_intf_ports GPIO_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodOLED:1.0 PmodOLED_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodOLED_0/AXI_LITE_SPI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodOLED_0/AXI_LITE_SPI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodOLED_0/AXI_LITE_GPIO} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodOLED_0/AXI_LITE_GPIO]
endgroup
set_property location {1 269 -629} [get_bd_cells rst_ps7_0_50M]
set_property location {2 1009 -603} [get_bd_cells axi_gpio_0]
set_property location {2 952 -478} [get_bd_cells ps7_0_axi_periph]
set_property location {2.5 1505 -663} [get_bd_cells axi_gpio_0]
set_property location {3 1515 -486} [get_bd_cells PmodOLED_0]
set_property location {3 1514 -380} [get_bd_cells PmodOLED_0]
set_property location {3 1491 -528} [get_bd_cells axi_gpio_0]
set_property location {1913 -540} [get_bd_intf_ports sws_4bits]
set_property location {1932 -657} [get_bd_intf_ports rgb_led]
set_property location {1927 -528} [get_bd_intf_ports rgb_led]
set_property location {1926 -519} [get_bd_intf_ports rgb_led]
set_property location {1926 -541} [get_bd_intf_ports sws_4bits]
set_property location {1927 -663} [get_bd_intf_ports DDR]
set_property location {1938 -624} [get_bd_intf_ports FIXED_IO]
set_property location {1920 -641} [get_bd_intf_ports FIXED_IO]
set_property location {1 232 -82} [get_bd_cells rst_ps7_0_50M]
set_property location {1 209 -605} [get_bd_cells processing_system7_0]
set_property location {1 215 -613} [get_bd_cells processing_system7_0]
set_property location {1 226 -405} [get_bd_cells rst_ps7_0_50M]
set_property location {1.5 648 -486} [get_bd_cells ps7_0_axi_periph]
set_property location {2 715 -476} [get_bd_cells ps7_0_axi_periph]
set_property location {2 651 -507} [get_bd_cells ps7_0_axi_periph]
set_property location {1 218 -645} [get_bd_cells processing_system7_0]
set_property location {3 1508 -366} [get_bd_cells PmodOLED_0]
set_property location {2.5 1014 -603} [get_bd_cells axi_gpio_0]
set_property location {3 1009 -577} [get_bd_cells axi_gpio_0]
set_property location {3 1058 -435} [get_bd_cells PmodOLED_0]
set_property location {1259 -695} [get_bd_intf_ports DDR]
set_property location {1659 -691} [get_bd_intf_ports DDR]
set_property location {1617 -667} [get_bd_intf_ports FIXED_IO]
set_property location {3.5 1563 -593} [get_bd_cells axi_gpio_0]
set_property location {4 1494 -447} [get_bd_cells PmodOLED_0]
set_property location {2.5 1113 -528} [get_bd_cells ps7_0_axi_periph]
set_property location {1.5 553 -664} [get_bd_cells processing_system7_0]
set_property location {2 458 -431} [get_bd_cells rst_ps7_0_50M]
undo
undo
undo
undo
undo
undo
undo
undo
startgroup
set_property location {1936 -55} [get_bd_intf_ports rgb_led]
set_property location {1936 -75} [get_bd_intf_ports sws_4bits]
endgroup
set_property location {1923 -157} [get_bd_intf_ports DDR]
startgroup
set_property location {1909 26} [get_bd_intf_ports rgb_led]
set_property location {1909 6} [get_bd_intf_ports sws_4bits]
endgroup
startgroup
set_property location {1916 2} [get_bd_intf_ports rgb_led]
set_property location {1916 -48} [get_bd_intf_ports sws_4bits]
endgroup
startgroup
set_property location {1917 24} [get_bd_intf_ports rgb_led]
set_property location {1917 -26} [get_bd_intf_ports sws_4bits]
endgroup
set_property location {1917 -1} [get_bd_intf_ports sws_4bits]
set_property location {1 148 -97} [get_bd_cells processing_system7_0]
set_property location {1 158 -105} [get_bd_cells processing_system7_0]
set_property location {1 157 -109} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodGPIO:1.0 PmodGPIO_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodGPIO_0/AXI_LITE_GPIO} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodGPIO_0/AXI_LITE_GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_2/GPIO]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodOLED_0/Pmod_out]
endgroup
set_property name Pmod_OLED [get_bd_intf_ports Pmod_out_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodGPIO_0/Pmod_out]
endgroup
set_property name Pmod_8LD [get_bd_intf_ports Pmod_out_0]
startgroup
endgroup
startgroup
endgroup
set_property location {1959 -37} [get_bd_intf_ports sws_4bits]
set_property location {1957 -57} [get_bd_intf_ports sws_4bits]
set_property location {1955 -33} [get_bd_intf_ports rgb_led]
set_property location {1954 -41} [get_bd_intf_ports rgb_led]
set_property name i_sw [get_bd_intf_ports sws_4bits]
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
set_property name o_leds [get_bd_intf_ports btns_4bits]
set_property name o_rgb_led [get_bd_intf_ports rgb_led]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_intf_nets axi_gpio_2_GPIO] [get_bd_cells axi_gpio_2]
delete_bd_objs [get_bd_intf_ports btns_4bits_0]
save_bd_design
