

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
================================================================
* Date:           Tue Feb 21 09:47:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20012|    20012|  0.200 ms|  0.200 ms|  20012|  20012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |    20010|    20010|        12|          1|          1|  20000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     207|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     369|    378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U61   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_6ns_5_11_1_U60  |urem_7ns_6ns_5_11_1  |        0|   0|  162|  102|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0|  162|  153|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_10_4_1_U62  |mac_muladd_3ns_8ns_8ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_446_p2   |         +|   0|  0|  20|          15|           1|
    |add_ln56_fu_458_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln58_fu_512_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln56_fu_440_p2    |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln58_fu_464_p2    |      icmp|   0|  0|  11|           8|           7|
    |j_2_mid2_fu_470_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln56_fu_478_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  89|          56|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |i_fu_134                                |   9|          2|    7|         14|
    |indvar_flatten13_fu_138                 |   9|          2|   15|         30|
    |j_fu_130                                |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln60_reg_624                   |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_40_reg_629                   |   5|   0|    5|          0|
    |i_fu_134                           |   7|   0|    7|          0|
    |indvar_flatten13_fu_138            |  15|   0|   15|          0|
    |j_2_mid2_reg_599                   |   8|   0|    8|          0|
    |j_fu_130                           |   8|   0|    8|          0|
    |tmp_reg_609                        |   3|   0|    3|          0|
    |add_ln60_reg_624                   |  64|  32|   10|          0|
    |j_2_mid2_reg_599                   |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 207|  64|   97|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|MatC_V_address0     |  out|   10|   ap_memory|                                                MatC_V|         array|
|MatC_V_ce0          |  out|    1|   ap_memory|                                                MatC_V|         array|
|MatC_V_we0          |  out|    1|   ap_memory|                                                MatC_V|         array|
|MatC_V_d0           |  out|   16|   ap_memory|                                                MatC_V|         array|
|MatC_V_1_address0   |  out|   10|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_1_ce0        |  out|    1|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_1_we0        |  out|    1|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_1_d0         |  out|   16|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_2_address0   |  out|   10|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_2_ce0        |  out|    1|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_2_we0        |  out|    1|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_2_d0         |  out|   16|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_3_address0   |  out|   10|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_3_ce0        |  out|    1|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_3_we0        |  out|    1|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_3_d0         |  out|   16|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_4_address0   |  out|   10|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_4_ce0        |  out|    1|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_4_we0        |  out|    1|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_4_d0         |  out|   16|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_5_address0   |  out|   10|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_5_ce0        |  out|    1|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_5_we0        |  out|    1|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_5_d0         |  out|   16|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_6_address0   |  out|   10|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_6_ce0        |  out|    1|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_6_we0        |  out|    1|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_6_d0         |  out|   16|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_7_address0   |  out|   10|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_7_ce0        |  out|    1|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_7_we0        |  out|    1|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_7_d0         |  out|   16|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_8_address0   |  out|   10|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_8_ce0        |  out|    1|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_8_we0        |  out|    1|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_8_d0         |  out|   16|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_9_address0   |  out|   10|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_9_ce0        |  out|    1|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_9_we0        |  out|    1|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_9_d0         |  out|   16|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_10_address0  |  out|   10|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_10_ce0       |  out|    1|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_10_we0       |  out|    1|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_10_d0        |  out|   16|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_11_address0  |  out|   10|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_11_ce0       |  out|    1|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_11_we0       |  out|    1|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_11_d0        |  out|   16|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_12_address0  |  out|   10|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_12_ce0       |  out|    1|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_12_we0       |  out|    1|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_12_d0        |  out|   16|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_13_address0  |  out|   10|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_13_ce0       |  out|    1|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_13_we0       |  out|    1|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_13_d0        |  out|   16|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_14_address0  |  out|   10|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_14_ce0       |  out|    1|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_14_we0       |  out|    1|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_14_d0        |  out|   16|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_15_address0  |  out|   10|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_15_ce0       |  out|    1|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_15_we0       |  out|    1|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_15_d0        |  out|   16|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_16_address0  |  out|   10|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_16_ce0       |  out|    1|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_16_we0       |  out|    1|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_16_d0        |  out|   16|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_17_address0  |  out|   10|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_17_ce0       |  out|    1|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_17_we0       |  out|    1|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_17_d0        |  out|   16|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_18_address0  |  out|   10|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_18_ce0       |  out|    1|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_18_we0       |  out|    1|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_18_d0        |  out|   16|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_19_address0  |  out|   10|   ap_memory|                                             MatC_V_19|         array|
|MatC_V_19_ce0       |  out|    1|   ap_memory|                                             MatC_V_19|         array|
|MatC_V_19_we0       |  out|    1|   ap_memory|                                             MatC_V_19|         array|
|MatC_V_19_d0        |  out|   16|   ap_memory|                                             MatC_V_19|         array|
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten13"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc86"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i15 %indvar_flatten13" [real_matmul.cpp:56]   --->   Operation 22 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.31ns)   --->   "%icmp_ln56 = icmp_eq  i15 %indvar_flatten13_load, i15 20000" [real_matmul.cpp:56]   --->   Operation 24 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%add_ln56_1 = add i15 %indvar_flatten13_load, i15 1" [real_matmul.cpp:56]   --->   Operation 25 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc89, void %for.inc124.19.preheader.exitStub" [real_matmul.cpp:56]   --->   Operation 26 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [real_matmul.cpp:58]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [real_matmul.cpp:56]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln56 = add i7 %i_load, i7 1" [real_matmul.cpp:56]   --->   Operation 29 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp_eq  i8 %j_load, i8 200" [real_matmul.cpp:58]   --->   Operation 30 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.24ns)   --->   "%j_2_mid2 = select i1 %icmp_ln58, i8 0, i8 %j_load" [real_matmul.cpp:58]   --->   Operation 31 'select' 'j_2_mid2' <Predicate = (!icmp_ln56)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln56 = select i1 %icmp_ln58, i7 %add_ln56, i7 %i_load" [real_matmul.cpp:56]   --->   Operation 32 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [11/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 33 'urem' 'empty_39' <Predicate = (!icmp_ln56)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%select_ln56_cast = zext i7 %select_ln56" [real_matmul.cpp:56]   --->   Operation 34 'zext' 'select_ln56_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (4.35ns)   --->   "%mul158 = mul i15 %select_ln56_cast, i15 205" [real_matmul.cpp:56]   --->   Operation 35 'mul' 'mul158' <Predicate = (!icmp_ln56)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul158, i32 12, i32 14" [real_matmul.cpp:56]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln58 = add i8 %j_2_mid2, i8 1" [real_matmul.cpp:58]   --->   Operation 37 'add' 'add_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln58 = store i15 %add_ln56_1, i15 %indvar_flatten13" [real_matmul.cpp:58]   --->   Operation 38 'store' 'store_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln58 = store i7 %select_ln56, i7 %i" [real_matmul.cpp:58]   --->   Operation 39 'store' 'store_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %add_ln58, i8 %j" [real_matmul.cpp:58]   --->   Operation 40 'store' 'store_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc86" [real_matmul.cpp:58]   --->   Operation 41 'br' 'br_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 42 [10/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 42 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i3 %tmp" [real_matmul.cpp:60]   --->   Operation 43 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i10 %zext_ln60, i10 200" [real_matmul.cpp:60]   --->   Operation 44 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 45 [9/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 45 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i10 %zext_ln60, i10 200" [real_matmul.cpp:60]   --->   Operation 46 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %j_2_mid2" [real_matmul.cpp:56]   --->   Operation 47 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [8/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 48 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i10 %zext_ln60, i10 200" [real_matmul.cpp:60]   --->   Operation 49 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i10 %mul_ln60, i10 %zext_ln56" [real_matmul.cpp:60]   --->   Operation 50 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 51 [7/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 51 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i10 %mul_ln60, i10 %zext_ln56" [real_matmul.cpp:60]   --->   Operation 52 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 53 [6/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 53 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 54 [5/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 54 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 55 [4/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 55 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 56 [3/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 56 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 57 [2/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 57 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.17>
ST_11 : Operation 58 [1/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 58 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %empty_39" [real_matmul.cpp:56]   --->   Operation 59 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.95ns)   --->   "%switch_ln60 = switch i5 %empty_40, void %arrayidx856.case.19, i5 0, void %arrayidx856.case.0, i5 1, void %arrayidx856.case.1, i5 2, void %arrayidx856.case.2, i5 3, void %arrayidx856.case.3, i5 4, void %arrayidx856.case.4, i5 5, void %arrayidx856.case.5, i5 6, void %arrayidx856.case.6, i5 7, void %arrayidx856.case.7, i5 8, void %arrayidx856.case.8, i5 9, void %arrayidx856.case.9, i5 10, void %arrayidx856.case.10, i5 11, void %arrayidx856.case.11, i5 12, void %arrayidx856.case.12, i5 13, void %arrayidx856.case.13, i5 14, void %arrayidx856.case.14, i5 15, void %arrayidx856.case.15, i5 16, void %arrayidx856.case.16, i5 17, void %arrayidx856.case.17, i5 18, void %arrayidx856.case.18" [real_matmul.cpp:60]   --->   Operation 60 'switch' 'switch_ln60' <Predicate = true> <Delay = 0.95>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_INIT_MAT_C_COLS_INIT_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %add_ln60" [real_matmul.cpp:60]   --->   Operation 64 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 65 'getelementptr' 'MatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 66 'getelementptr' 'MatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 67 'getelementptr' 'MatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 68 'getelementptr' 'MatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 69 'getelementptr' 'MatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 70 'getelementptr' 'MatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 71 'getelementptr' 'MatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 72 'getelementptr' 'MatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 73 'getelementptr' 'MatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 74 'getelementptr' 'MatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 75 'getelementptr' 'MatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 76 'getelementptr' 'MatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 77 'getelementptr' 'MatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 78 'getelementptr' 'MatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 79 'getelementptr' 'MatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 80 'getelementptr' 'MatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 81 'getelementptr' 'MatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 82 'getelementptr' 'MatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 83 'getelementptr' 'MatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 84 'getelementptr' 'MatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [real_matmul.cpp:58]   --->   Operation 85 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_18_addr" [real_matmul.cpp:60]   --->   Operation 86 'store' 'store_ln60' <Predicate = (empty_40 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 87 'br' 'br_ln60' <Predicate = (empty_40 == 18)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_17_addr" [real_matmul.cpp:60]   --->   Operation 88 'store' 'store_ln60' <Predicate = (empty_40 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 89 'br' 'br_ln60' <Predicate = (empty_40 == 17)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_16_addr" [real_matmul.cpp:60]   --->   Operation 90 'store' 'store_ln60' <Predicate = (empty_40 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 91 'br' 'br_ln60' <Predicate = (empty_40 == 16)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_15_addr" [real_matmul.cpp:60]   --->   Operation 92 'store' 'store_ln60' <Predicate = (empty_40 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 93 'br' 'br_ln60' <Predicate = (empty_40 == 15)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_14_addr" [real_matmul.cpp:60]   --->   Operation 94 'store' 'store_ln60' <Predicate = (empty_40 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 95 'br' 'br_ln60' <Predicate = (empty_40 == 14)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_13_addr" [real_matmul.cpp:60]   --->   Operation 96 'store' 'store_ln60' <Predicate = (empty_40 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 97 'br' 'br_ln60' <Predicate = (empty_40 == 13)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_12_addr" [real_matmul.cpp:60]   --->   Operation 98 'store' 'store_ln60' <Predicate = (empty_40 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 99 'br' 'br_ln60' <Predicate = (empty_40 == 12)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_11_addr" [real_matmul.cpp:60]   --->   Operation 100 'store' 'store_ln60' <Predicate = (empty_40 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 101 'br' 'br_ln60' <Predicate = (empty_40 == 11)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_10_addr" [real_matmul.cpp:60]   --->   Operation 102 'store' 'store_ln60' <Predicate = (empty_40 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 103 'br' 'br_ln60' <Predicate = (empty_40 == 10)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_9_addr" [real_matmul.cpp:60]   --->   Operation 104 'store' 'store_ln60' <Predicate = (empty_40 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 105 'br' 'br_ln60' <Predicate = (empty_40 == 9)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_8_addr" [real_matmul.cpp:60]   --->   Operation 106 'store' 'store_ln60' <Predicate = (empty_40 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 107 'br' 'br_ln60' <Predicate = (empty_40 == 8)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_7_addr" [real_matmul.cpp:60]   --->   Operation 108 'store' 'store_ln60' <Predicate = (empty_40 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 109 'br' 'br_ln60' <Predicate = (empty_40 == 7)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_6_addr" [real_matmul.cpp:60]   --->   Operation 110 'store' 'store_ln60' <Predicate = (empty_40 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 111 'br' 'br_ln60' <Predicate = (empty_40 == 6)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_5_addr" [real_matmul.cpp:60]   --->   Operation 112 'store' 'store_ln60' <Predicate = (empty_40 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 113 'br' 'br_ln60' <Predicate = (empty_40 == 5)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_4_addr" [real_matmul.cpp:60]   --->   Operation 114 'store' 'store_ln60' <Predicate = (empty_40 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 115 'br' 'br_ln60' <Predicate = (empty_40 == 4)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_3_addr" [real_matmul.cpp:60]   --->   Operation 116 'store' 'store_ln60' <Predicate = (empty_40 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (empty_40 == 3)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_2_addr" [real_matmul.cpp:60]   --->   Operation 118 'store' 'store_ln60' <Predicate = (empty_40 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 119 'br' 'br_ln60' <Predicate = (empty_40 == 2)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_1_addr" [real_matmul.cpp:60]   --->   Operation 120 'store' 'store_ln60' <Predicate = (empty_40 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 121 'br' 'br_ln60' <Predicate = (empty_40 == 1)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_addr" [real_matmul.cpp:60]   --->   Operation 122 'store' 'store_ln60' <Predicate = (empty_40 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 123 'br' 'br_ln60' <Predicate = (empty_40 == 0)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_19_addr" [real_matmul.cpp:60]   --->   Operation 124 'store' 'store_ln60' <Predicate = (empty_40 == 31) | (empty_40 == 30) | (empty_40 == 29) | (empty_40 == 28) | (empty_40 == 27) | (empty_40 == 26) | (empty_40 == 25) | (empty_40 == 24) | (empty_40 == 23) | (empty_40 == 22) | (empty_40 == 21) | (empty_40 == 20) | (empty_40 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 125 'br' 'br_ln60' <Predicate = (empty_40 == 31) | (empty_40 == 30) | (empty_40 == 29) | (empty_40 == 28) | (empty_40 == 27) | (empty_40 == 26) | (empty_40 == 25) | (empty_40 == 24) | (empty_40 == 23) | (empty_40 == 22) | (empty_40 == 21) | (empty_40 == 20) | (empty_40 == 19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MatC_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatC_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000000000]
i                     (alloca           ) [ 0100000000000]
indvar_flatten13      (alloca           ) [ 0100000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten13_load (load             ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
icmp_ln56             (icmp             ) [ 0111111111110]
add_ln56_1            (add              ) [ 0000000000000]
br_ln56               (br               ) [ 0000000000000]
j_load                (load             ) [ 0000000000000]
i_load                (load             ) [ 0000000000000]
add_ln56              (add              ) [ 0000000000000]
icmp_ln58             (icmp             ) [ 0000000000000]
j_2_mid2              (select           ) [ 0111100000000]
select_ln56           (select           ) [ 0111111111110]
select_ln56_cast      (zext             ) [ 0000000000000]
mul158                (mul              ) [ 0000000000000]
tmp                   (partselect       ) [ 0110000000000]
add_ln58              (add              ) [ 0000000000000]
store_ln58            (store            ) [ 0000000000000]
store_ln58            (store            ) [ 0000000000000]
store_ln58            (store            ) [ 0000000000000]
br_ln58               (br               ) [ 0000000000000]
zext_ln60             (zext             ) [ 0101100000000]
zext_ln56             (zext             ) [ 0100010000000]
mul_ln60              (mul              ) [ 0100010000000]
add_ln60              (add              ) [ 0100001111111]
empty_39              (urem             ) [ 0000000000000]
empty_40              (trunc            ) [ 0100000000001]
switch_ln60           (switch           ) [ 0000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
empty                 (speclooptripcount) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
zext_ln60_1           (zext             ) [ 0000000000000]
MatC_V_addr           (getelementptr    ) [ 0000000000000]
MatC_V_1_addr         (getelementptr    ) [ 0000000000000]
MatC_V_2_addr         (getelementptr    ) [ 0000000000000]
MatC_V_3_addr         (getelementptr    ) [ 0000000000000]
MatC_V_4_addr         (getelementptr    ) [ 0000000000000]
MatC_V_5_addr         (getelementptr    ) [ 0000000000000]
MatC_V_6_addr         (getelementptr    ) [ 0000000000000]
MatC_V_7_addr         (getelementptr    ) [ 0000000000000]
MatC_V_8_addr         (getelementptr    ) [ 0000000000000]
MatC_V_9_addr         (getelementptr    ) [ 0000000000000]
MatC_V_10_addr        (getelementptr    ) [ 0000000000000]
MatC_V_11_addr        (getelementptr    ) [ 0000000000000]
MatC_V_12_addr        (getelementptr    ) [ 0000000000000]
MatC_V_13_addr        (getelementptr    ) [ 0000000000000]
MatC_V_14_addr        (getelementptr    ) [ 0000000000000]
MatC_V_15_addr        (getelementptr    ) [ 0000000000000]
MatC_V_16_addr        (getelementptr    ) [ 0000000000000]
MatC_V_17_addr        (getelementptr    ) [ 0000000000000]
MatC_V_18_addr        (getelementptr    ) [ 0000000000000]
MatC_V_19_addr        (getelementptr    ) [ 0000000000000]
specloopname_ln58     (specloopname     ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
store_ln60            (store            ) [ 0000000000000]
br_ln60               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MatC_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatC_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatC_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatC_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatC_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatC_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatC_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatC_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MatC_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MatC_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MatC_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MatC_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MatC_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MatC_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MatC_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MatC_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MatC_V_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MatC_V_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="MatC_V_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="MatC_V_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_C_ROWS_INIT_MAT_C_COLS_INIT_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="j_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten13_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="MatC_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_addr/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="MatC_V_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_1_addr/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="MatC_V_2_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_2_addr/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="MatC_V_3_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_3_addr/12 "/>
</bind>
</comp>

<comp id="170" class="1004" name="MatC_V_4_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_4_addr/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="MatC_V_5_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_5_addr/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="MatC_V_6_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_6_addr/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="MatC_V_7_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_7_addr/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="MatC_V_8_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_8_addr/12 "/>
</bind>
</comp>

<comp id="205" class="1004" name="MatC_V_9_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_9_addr/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="MatC_V_10_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_10_addr/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="MatC_V_11_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_11_addr/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="MatC_V_12_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_12_addr/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="MatC_V_13_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_13_addr/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="MatC_V_14_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_14_addr/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="MatC_V_15_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_15_addr/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="MatC_V_16_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_16_addr/12 "/>
</bind>
</comp>

<comp id="261" class="1004" name="MatC_V_17_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_17_addr/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="MatC_V_18_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_18_addr/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="MatC_V_19_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_19_addr/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln60_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln60_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln60_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln60_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln60_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln60_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln60_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln60_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln60_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln60_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln60_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln60_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln60_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln60_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln60_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln60_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln60_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln60_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln60_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln60_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln0_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="15" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln0_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="indvar_flatten13_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln56_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="0"/>
<pin id="442" dir="0" index="1" bw="15" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln56_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="j_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln56_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln58_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="j_2_mid2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2_mid2/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln56_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="0"/>
<pin id="481" dir="0" index="2" bw="7" slack="0"/>
<pin id="482" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="6" slack="0"/>
<pin id="489" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln56_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln56_cast/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mul158_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul158/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="0" index="1" bw="15" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="5" slack="0"/>
<pin id="507" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln58_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln58_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="15" slack="0"/>
<pin id="520" dir="0" index="1" bw="15" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln58_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln58_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln60_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln56_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="3"/>
<pin id="538" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="empty_40_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln60_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="7"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/12 "/>
</bind>
</comp>

<comp id="566" class="1007" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="574" class="1005" name="j_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="581" class="1005" name="i_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="588" class="1005" name="indvar_flatten13_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="0"/>
<pin id="590" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln56_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="10"/>
<pin id="597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="599" class="1005" name="j_2_mid2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="3"/>
<pin id="601" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="j_2_mid2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="select_ln56_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="1"/>
<pin id="606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="1"/>
<pin id="611" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln60_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="1"/>
<pin id="616" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="619" class="1005" name="zext_ln56_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="1"/>
<pin id="621" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln60_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="7"/>
<pin id="626" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="629" class="1005" name="empty_40_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="1"/>
<pin id="631" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="124" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="124" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="124" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="124" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="124" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="124" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="124" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="124" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="124" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="124" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="124" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="124" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="124" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="124" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="124" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="124" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="124" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="124" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="124" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="124" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="128" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="268" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="128" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="261" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="128" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="254" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="128" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="247" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="128" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="240" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="128" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="233" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="128" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="226" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="128" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="219" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="128" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="212" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="128" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="205" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="128" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="198" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="128" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="191" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="128" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="184" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="128" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="177" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="385"><net_src comp="128" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="170" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="128" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="163" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="128" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="156" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="128" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="149" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="413"><net_src comp="128" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="142" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="128" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="275" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="437" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="60" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="452" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="452" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="458" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="455" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="478" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="68" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="470" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="446" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="478" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="512" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="542"><net_src comp="486" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="554"><net_src comp="543" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="555"><net_src comp="543" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="556"><net_src comp="543" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="557"><net_src comp="543" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="558"><net_src comp="543" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="559"><net_src comp="543" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="560"><net_src comp="543" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="561"><net_src comp="543" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="562"><net_src comp="543" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="563"><net_src comp="543" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="564"><net_src comp="543" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="565"><net_src comp="543" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="571"><net_src comp="533" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="76" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="536" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="130" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="584"><net_src comp="134" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="591"><net_src comp="138" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="598"><net_src comp="440" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="470" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="607"><net_src comp="478" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="612"><net_src comp="502" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="617"><net_src comp="533" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="622"><net_src comp="536" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="627"><net_src comp="566" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="632"><net_src comp="539" pin="1"/><net_sink comp="629" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MatC_V | {12 }
	Port: MatC_V_1 | {12 }
	Port: MatC_V_2 | {12 }
	Port: MatC_V_3 | {12 }
	Port: MatC_V_4 | {12 }
	Port: MatC_V_5 | {12 }
	Port: MatC_V_6 | {12 }
	Port: MatC_V_7 | {12 }
	Port: MatC_V_8 | {12 }
	Port: MatC_V_9 | {12 }
	Port: MatC_V_10 | {12 }
	Port: MatC_V_11 | {12 }
	Port: MatC_V_12 | {12 }
	Port: MatC_V_13 | {12 }
	Port: MatC_V_14 | {12 }
	Port: MatC_V_15 | {12 }
	Port: MatC_V_16 | {12 }
	Port: MatC_V_17 | {12 }
	Port: MatC_V_18 | {12 }
	Port: MatC_V_19 | {12 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln56 : 2
		add_ln56_1 : 2
		br_ln56 : 3
		j_load : 1
		i_load : 1
		add_ln56 : 2
		icmp_ln58 : 2
		j_2_mid2 : 3
		select_ln56 : 3
		empty_39 : 4
		select_ln56_cast : 4
		mul158 : 5
		tmp : 6
		add_ln58 : 4
		store_ln58 : 3
		store_ln58 : 4
		store_ln58 : 5
	State 2
		mul_ln60 : 1
	State 3
	State 4
		add_ln60 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_40 : 1
		switch_ln60 : 2
	State 12
		MatC_V_addr : 1
		MatC_V_1_addr : 1
		MatC_V_2_addr : 1
		MatC_V_3_addr : 1
		MatC_V_4_addr : 1
		MatC_V_5_addr : 1
		MatC_V_6_addr : 1
		MatC_V_7_addr : 1
		MatC_V_8_addr : 1
		MatC_V_9_addr : 1
		MatC_V_10_addr : 1
		MatC_V_11_addr : 1
		MatC_V_12_addr : 1
		MatC_V_13_addr : 1
		MatC_V_14_addr : 1
		MatC_V_15_addr : 1
		MatC_V_16_addr : 1
		MatC_V_17_addr : 1
		MatC_V_18_addr : 1
		MatC_V_19_addr : 1
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   urem   |        grp_fu_486       |    0    |   162   |   102   |
|----------|-------------------------|---------|---------|---------|
|    mul   |      mul158_fu_496      |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln56_1_fu_446    |    0    |    0    |    20   |
|    add   |     add_ln56_fu_458     |    0    |    0    |    14   |
|          |     add_ln58_fu_512     |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln56_fu_440    |    0    |    0    |    12   |
|          |     icmp_ln58_fu_464    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|  select  |     j_2_mid2_fu_470     |    0    |    0    |    8    |
|          |    select_ln56_fu_478   |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_566       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | select_ln56_cast_fu_492 |    0    |    0    |    0    |
|   zext   |     zext_ln60_fu_533    |    0    |    0    |    0    |
|          |     zext_ln56_fu_536    |    0    |    0    |    0    |
|          |    zext_ln60_1_fu_543   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_502       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     empty_40_fu_539     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |   162   |   240   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln60_reg_624    |   10   |
|    empty_40_reg_629    |    5   |
|        i_reg_581       |    7   |
|    icmp_ln56_reg_595   |    1   |
|indvar_flatten13_reg_588|   15   |
|    j_2_mid2_reg_599    |    8   |
|        j_reg_574       |    8   |
|   select_ln56_reg_604  |    7   |
|       tmp_reg_609      |    3   |
|    zext_ln56_reg_619   |   10   |
|    zext_ln60_reg_614   |   10   |
+------------------------+--------+
|          Total         |   84   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_486 |  p0  |   2  |   7  |   14   ||    9    |
| grp_fu_566 |  p0  |   2  |   3  |    6   ||    9    |
| grp_fu_566 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   36   ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   162  |   240  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   246  |   267  |
+-----------+--------+--------+--------+--------+
