//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30411180
// Cuda compilation tools, release 11.5, V11.5.50
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_70
.address_size 64

	// .globl	g2p2g
.func _ZN4core6result13unwrap_failed17h9fc261006b6f35c0E
()
.noreturn ;
// _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE has been demoted
// _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry g2p2g(
	.param .f32 g2p2g_param_0,
	.param .u64 g2p2g_param_1,
	.param .u64 g2p2g_param_2,
	.param .u64 g2p2g_param_3,
	.param .u64 g2p2g_param_4,
	.param .u64 g2p2g_param_5,
	.param .u64 g2p2g_param_6,
	.param .u64 g2p2g_param_7,
	.param .u64 g2p2g_param_8,
	.param .u64 g2p2g_param_9,
	.param .align 8 .b8 g2p2g_param_10[72],
	.param .align 8 .b8 g2p2g_param_11[72],
	.param .u32 g2p2g_param_12,
	.param .u8 g2p2g_param_13
)
{
	.local .align 16 .b8 	__local_depot0[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<839>;
	.reg .b16 	%rs<36>;
	.reg .f32 	%f<5642>;
	.reg .b32 	%r<1801>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<1394>;
	// demoted variable
	.shared .align 8 .b8 _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE[5120];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f980, [g2p2g_param_0];
	ld.param.u64 	%rd335, [g2p2g_param_3];
	ld.param.u64 	%rd336, [g2p2g_param_4];
	ld.param.u64 	%rd337, [g2p2g_param_5];
	ld.param.u64 	%rd338, [g2p2g_param_6];
	ld.param.u64 	%rd339, [g2p2g_param_7];
	ld.param.u64 	%rd340, [g2p2g_param_8];
	ld.param.u8 	%r315, [g2p2g_param_13];
	ld.param.u8 	%r316, [g2p2g_param_13+1];
	prmt.b32 	%r317, %r316, %r315, 30212;
	and.b32  	%r318, %r317, 1;
	setp.eq.b32 	%p24, %r318, 1;
	ld.param.u64 	%rd355, [g2p2g_param_11+64];
	ld.param.u64 	%rd354, [g2p2g_param_11+56];
	ld.param.u64 	%rd353, [g2p2g_param_11+48];
	ld.param.u64 	%rd352, [g2p2g_param_11+32];
	ld.param.u64 	%rd350, [g2p2g_param_11+16];
	ld.param.u64 	%rd349, [g2p2g_param_11+8];
	ld.param.f32 	%f982, [g2p2g_param_11];
	ld.param.u64 	%rd348, [g2p2g_param_10+64];
	ld.param.u32 	%r312, [g2p2g_param_10+40];
	ld.param.u64 	%rd345, [g2p2g_param_10+32];
	ld.param.u64 	%rd342, [g2p2g_param_10+8];
	cvta.to.global.u64 	%rd2, %rd342;
	cvta.to.global.u64 	%rd3, %rd345;
	cvta.to.global.u64 	%rd5, %rd352;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	setp.eq.s32 	%p25, %r2, 0;
	@%p25 bra 	$L__BB0_653;

	mov.u32 	%r319, %ctaid.x;
	selp.b64 	%rd356, %rd354, %rd353, %p24;
	cvta.to.global.u64 	%rd357, %rd356;
	mul.wide.u32 	%rd358, %r319, 8;
	add.s64 	%rd6, %rd357, %rd358;
	mov.u32 	%r320, 64;
	div.u32 	%r3, %r320, %r2;
	cvt.u64.u32 	%rd7, %r3;
	mul.wide.u32 	%rd8, %r3, %r1;
	setp.gt.u64 	%p26, %rd8, 127;
	@%p26 bra 	$L__BB0_652;

	ld.global.u32 	%r4, [%rd6+4];
	ld.global.u32 	%r321, [%rd6];
	cvta.to.global.u64 	%rd359, %rd350;
	mul.wide.u32 	%rd360, %r321, 24;
	add.s64 	%rd361, %rd359, %rd360;
	ld.global.u64 	%rd362, [%rd361];
	ld.global.v2.u32 	{%r322, %r323}, [%rd361+8];
	bfe.u64 	%rd9, %rd8, 4, 1;
	bfe.u64 	%rd10, %rd8, 5, 1;
	add.s64 	%rd363, %rd9, %rd362;
	and.b64  	%rd364, %rd363, 4294967295;
	shl.b64 	%rd365, %rd8, 27;
	and.b64  	%rd366, %rd365, 4294967296;
	add.s64 	%rd367, %rd366, %rd362;
	and.b64  	%rd368, %rd367, -4294967296;
	or.b64  	%rd11, %rd368, %rd364;
	shr.u64 	%rd369, %rd11, 16;
	xor.b64  	%rd370, %rd369, %rd11;
	mul.lo.s64 	%rd371, %rd370, 2246822507;
	shr.u64 	%rd372, %rd371, 13;
	xor.b64  	%rd373, %rd372, %rd371;
	mul.lo.s64 	%rd374, %rd373, 3266489909;
	shr.u64 	%rd375, %rd374, 16;
	xor.b64  	%rd12, %rd375, %rd374;
	cvt.u64.u32 	%rd376, %r312;
	add.s64 	%rd13, %rd376, -1;
	and.b64  	%rd1301, %rd12, %rd13;
	shl.b64 	%rd377, %rd1301, 4;
	add.s64 	%rd378, %rd3, %rd377;
	ld.global.u64 	%rd15, [%rd378];
	setp.eq.s64 	%p27, %rd15, %rd11;
	@%p27 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_3;

$L__BB0_16:
	setp.gt.u32 	%p38, %r2, 64;
	@%p38 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_17;

$L__BB0_3:
	setp.eq.s64 	%p28, %rd15, -1;
	@%p28 bra 	$L__BB0_9;

$L__BB0_5:
	add.s64 	%rd379, %rd1301, 1;
	and.b64  	%rd1301, %rd379, %rd13;
	shl.b64 	%rd380, %rd1301, 4;
	add.s64 	%rd381, %rd3, %rd380;
	ld.global.u64 	%rd18, [%rd381];
	setp.eq.s64 	%p29, %rd18, %rd11;
	@%p29 bra 	$L__BB0_8;

	setp.ne.s64 	%p30, %rd18, -1;
	@%p30 bra 	$L__BB0_5;

	setp.lt.u32 	%p31, %r2, 65;
	@%p31 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_31;

$L__BB0_9:
	setp.gt.u32 	%p33, %r2, 64;
	@%p33 bra 	$L__BB0_31;

$L__BB0_10:
	and.b64  	%rd19, %rd8, 15;
	add.s64 	%rd20, %rd19, %rd7;
	shl.b64 	%rd21, %rd9, 2;
	shl.b64 	%rd22, %rd10, 2;
	add.s64 	%rd382, %rd19, 1;
	max.u64 	%rd23, %rd382, %rd20;
	sub.s64 	%rd383, %rd23, %rd8;
	and.b64  	%rd1303, %rd383, 3;
	setp.eq.s64 	%p34, %rd1303, 0;
	mov.u64 	%rd1309, %rd19;
	@%p34 bra 	$L__BB0_13;

	mov.f32 	%f983, 0f00000000;
	mov.u32 	%r324, -1;
	mov.u64 	%rd1302, %rd19;

$L__BB0_12:
	.pragma "nounroll";
	add.s64 	%rd1309, %rd1302, 1;
	bfe.u64 	%rd384, %rd1302, 2, 2;
	and.b64  	%rd385, %rd1302, 3;
	or.b64  	%rd386, %rd385, %rd21;
	or.b64  	%rd387, %rd384, %rd22;
	shl.b64 	%rd388, %rd387, 3;
	or.b64  	%rd389, %rd386, %rd388;
	mul.lo.s64 	%rd390, %rd389, 80;
	mov.u64 	%rd391, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd392, %rd391, %rd390;
	mov.u64 	%rd393, 0;
	st.shared.u64 	[%rd392+32], %rd393;
	st.shared.v2.f32 	[%rd392+40], {%f983, %f983};
	st.shared.v2.f32 	[%rd392+24], {%f983, %f983};
	st.shared.v2.f32 	[%rd392+16], {%f983, %f983};
	st.shared.u32 	[%rd392+56], %rd393;
	st.shared.u64 	[%rd392+48], %rd393;
	st.shared.u64 	[%rd392], %rd393;
	st.shared.u32 	[%rd392+64], %rd393;
	st.shared.u32 	[%rd392+60], %rd393;
	st.shared.u32 	[%rd392+68], %rd393;
	st.shared.u32 	[%rd392+72], %r324;
	add.s64 	%rd1303, %rd1303, -1;
	setp.ne.s64 	%p35, %rd1303, 0;
	mov.u64 	%rd1302, %rd1309;
	@%p35 bra 	$L__BB0_12;

$L__BB0_13:
	not.b64 	%rd394, %rd19;
	add.s64 	%rd395, %rd23, %rd394;
	setp.lt.u64 	%p36, %rd395, 3;
	@%p36 bra 	$L__BB0_31;

	add.s64 	%rd396, %rd1309, 3;
	and.b64  	%rd397, %rd396, 3;
	add.s64 	%rd398, %rd1309, 1;
	and.b64  	%rd399, %rd398, 3;
	and.b64  	%rd400, %rd1309, 3;
	or.b64  	%rd30, %rd400, %rd21;
	or.b64  	%rd31, %rd399, %rd21;
	or.b64  	%rd32, %rd397, %rd21;
	shr.u64 	%rd1308, %rd396, 2;
	add.s64 	%rd401, %rd1309, 2;
	shr.u64 	%rd1307, %rd401, 2;
	shr.u64 	%rd1306, %rd1309, 2;
	shr.u64 	%rd1305, %rd398, 2;
	mov.f32 	%f984, 0f00000000;
	mov.u32 	%r325, -1;

$L__BB0_15:
	and.b64  	%rd402, %rd1306, 3;
	or.b64  	%rd403, %rd402, %rd22;
	shl.b64 	%rd404, %rd403, 3;
	or.b64  	%rd405, %rd30, %rd404;
	mul.lo.s64 	%rd406, %rd405, 80;
	mov.u64 	%rd407, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd408, %rd407, %rd406;
	mov.u64 	%rd409, 0;
	st.shared.u64 	[%rd408+32], %rd409;
	st.shared.v2.f32 	[%rd408+40], {%f984, %f984};
	st.shared.v2.f32 	[%rd408+24], {%f984, %f984};
	st.shared.v2.f32 	[%rd408+16], {%f984, %f984};
	st.shared.u32 	[%rd408+56], %rd409;
	st.shared.u64 	[%rd408+48], %rd409;
	st.shared.u64 	[%rd408], %rd409;
	st.shared.u32 	[%rd408+68], %rd409;
	st.shared.u32 	[%rd408+64], %rd409;
	st.shared.u32 	[%rd408+60], %rd409;
	st.shared.u32 	[%rd408+72], %r325;
	and.b64  	%rd410, %rd1305, 3;
	or.b64  	%rd411, %rd410, %rd22;
	shl.b64 	%rd412, %rd411, 3;
	or.b64  	%rd413, %rd31, %rd412;
	mul.lo.s64 	%rd414, %rd413, 80;
	add.s64 	%rd415, %rd407, %rd414;
	st.shared.u64 	[%rd415+32], %rd409;
	st.shared.v2.f32 	[%rd415+40], {%f984, %f984};
	st.shared.v2.f32 	[%rd415+24], {%f984, %f984};
	st.shared.v2.f32 	[%rd415+16], {%f984, %f984};
	st.shared.u32 	[%rd415+56], %rd409;
	st.shared.u64 	[%rd415+48], %rd409;
	st.shared.u64 	[%rd415], %rd409;
	st.shared.u32 	[%rd415+68], %rd409;
	st.shared.u32 	[%rd415+64], %rd409;
	st.shared.u32 	[%rd415+60], %rd409;
	st.shared.u32 	[%rd415+72], %r325;
	and.b64  	%rd416, %rd1307, 3;
	or.b64  	%rd417, %rd416, %rd22;
	shl.b64 	%rd418, %rd417, 3;
	or.b64  	%rd419, %rd30, %rd418;
	xor.b64  	%rd420, %rd419, 2;
	mul.lo.s64 	%rd421, %rd420, 80;
	add.s64 	%rd422, %rd407, %rd421;
	st.shared.u64 	[%rd422+32], %rd409;
	st.shared.v2.f32 	[%rd422+40], {%f984, %f984};
	st.shared.v2.f32 	[%rd422+24], {%f984, %f984};
	st.shared.v2.f32 	[%rd422+16], {%f984, %f984};
	st.shared.u64 	[%rd422+48], %rd409;
	st.shared.u32 	[%rd422+56], %rd409;
	st.shared.u64 	[%rd422], %rd409;
	st.shared.u32 	[%rd422+68], %rd409;
	st.shared.u32 	[%rd422+64], %rd409;
	st.shared.u32 	[%rd422+60], %rd409;
	st.shared.u32 	[%rd422+72], %r325;
	and.b64  	%rd423, %rd1308, 3;
	or.b64  	%rd424, %rd423, %rd22;
	shl.b64 	%rd425, %rd424, 3;
	or.b64  	%rd426, %rd32, %rd425;
	mul.lo.s64 	%rd427, %rd426, 80;
	add.s64 	%rd428, %rd407, %rd427;
	st.shared.u64 	[%rd428+32], %rd409;
	st.shared.v2.f32 	[%rd428+40], {%f984, %f984};
	st.shared.v2.f32 	[%rd428+24], {%f984, %f984};
	st.shared.v2.f32 	[%rd428+16], {%f984, %f984};
	st.shared.u32 	[%rd428+56], %rd409;
	st.shared.u64 	[%rd428+48], %rd409;
	st.shared.u64 	[%rd428], %rd409;
	st.shared.u32 	[%rd428+64], %rd409;
	st.shared.u32 	[%rd428+60], %rd409;
	st.shared.u32 	[%rd428+68], %rd409;
	st.shared.u32 	[%rd428+72], %r325;
	add.s64 	%rd1308, %rd1308, 1;
	add.s64 	%rd1307, %rd1307, 1;
	add.s64 	%rd1306, %rd1306, 1;
	add.s64 	%rd1305, %rd1305, 1;
	add.s64 	%rd1309, %rd1309, 4;
	setp.lt.u64 	%p37, %rd1309, %rd20;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_31;

$L__BB0_8:
	setp.lt.u32 	%p32, %r2, 65;
	@%p32 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_31;

$L__BB0_17:
	and.b64  	%rd1312, %rd8, 15;
	add.s64 	%rd50, %rd1312, %rd7;
	shl.b64 	%rd429, %rd1301, 4;
	add.s64 	%rd430, %rd3, %rd429;
	shl.b64 	%rd51, %rd9, 2;
	shl.b64 	%rd52, %rd10, 2;
	ld.global.u32 	%r326, [%rd430+8];
	mul.wide.u32 	%rd53, %r326, 16;
	add.s64 	%rd431, %rd1312, 1;
	max.u64 	%rd432, %rd431, %rd50;
	sub.s64 	%rd433, %rd432, %rd8;
	and.b64  	%rd434, %rd433, 1;
	setp.eq.b64 	%p39, %rd434, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB0_22;

	and.b64  	%rd435, %rd8, 3;
	bfe.u64 	%rd436, %rd8, 2, 2;
	or.b64  	%rd437, %rd435, %rd51;
	or.b64  	%rd438, %rd436, %rd52;
	shl.b64 	%rd439, %rd438, 3;
	or.b64  	%rd440, %rd437, %rd439;
	or.b64  	%rd441, %rd435, %rd53;
	and.b64  	%rd442, %rd8, 12;
	or.b64  	%rd54, %rd441, %rd442;
	setp.gt.u64 	%p43, %rd348, %rd54;
	mul.lo.s64 	%rd443, %rd440, 80;
	mov.u64 	%rd444, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd55, %rd444, %rd443;
	@%p43 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	shl.b64 	%rd446, %rd54, 6;
	add.s64 	%rd447, %rd2, %rd446;
	ld.global.u32 	%rd448, [%rd447+4];
	ld.global.u32 	%rd449, [%rd447+8];
	bfi.b64 	%rd450, %rd449, %rd448, 32, 32;
	st.shared.u64 	[%rd55+32], %rd450;
	ld.global.u32 	%r328, [%rd447+12];
	st.shared.u32 	[%rd55+48], %r328;
	ld.global.u64 	%rd451, [%rd447+40];
	st.shared.u32 	[%rd55+52], %rd451;
	shr.u64 	%rd452, %rd451, 32;
	st.shared.u32 	[%rd55+56], %rd452;
	ld.global.u64 	%rd453, [%rd447+24];
	ld.global.u64 	%rd454, [%rd447+32];
	st.shared.u64 	[%rd55], %rd453;
	st.shared.u64 	[%rd55+8], %rd454;
	ld.global.u32 	%r329, [%rd447+20];
	st.shared.u32 	[%rd55+16], %r329;
	ld.global.f32 	%f985, [%rd447+48];
	ld.global.u32 	%r330, [%rd447+52];
	ld.global.u32 	%r331, [%rd447+56];
	st.shared.f32 	[%rd55+60], %f985;
	st.shared.u32 	[%rd55+64], %r330;
	st.shared.u32 	[%rd55+68], %r331;
	bra.uni 	$L__BB0_21;

$L__BB0_19:
	mov.u64 	%rd445, 0;
	st.shared.u64 	[%rd55+32], %rd445;
	mov.u32 	%r327, 0;
	st.shared.u32 	[%rd55+56], %rd445;
	st.shared.u64 	[%rd55+48], %rd445;
	st.shared.u64 	[%rd55], %rd445;
	st.shared.u32 	[%rd55+16], %r327;
	st.shared.u32 	[%rd55+64], %rd445;
	st.shared.u32 	[%rd55+60], %rd445;
	st.shared.u32 	[%rd55+68], %rd445;

$L__BB0_21:
	mov.u32 	%r332, 0;
	mov.u64 	%rd455, 0;
	mov.f32 	%f986, 0f00000000;
	st.shared.v2.f32 	[%rd55+40], {%f986, %f986};
	st.shared.u64 	[%rd55+24], %rd455;
	st.shared.u32 	[%rd55+20], %r332;
	mov.u32 	%r333, -1;
	st.shared.u32 	[%rd55+72], %r333;
	mov.u64 	%rd1312, %rd431;

$L__BB0_22:
	setp.ge.u64 	%p44, %rd431, %rd50;
	@%p44 bra 	$L__BB0_31;

	mov.u64 	%rd466, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mov.u32 	%r339, 0;
	mov.f32 	%f988, 0f00000000;
	mov.u32 	%r340, -1;

$L__BB0_24:
	bfe.u64 	%rd457, %rd1312, 2, 2;
	and.b64  	%rd458, %rd1312, 3;
	or.b64  	%rd459, %rd458, %rd51;
	or.b64  	%rd460, %rd457, %rd52;
	shl.b64 	%rd461, %rd460, 3;
	or.b64  	%rd462, %rd459, %rd461;
	or.b64  	%rd463, %rd458, %rd53;
	and.b64  	%rd464, %rd1312, 12;
	or.b64  	%rd59, %rd463, %rd464;
	setp.gt.u64 	%p45, %rd348, %rd59;
	mul.lo.s64 	%rd465, %rd462, 80;
	add.s64 	%rd60, %rd466, %rd465;
	@%p45 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;

$L__BB0_26:
	shl.b64 	%rd468, %rd59, 6;
	add.s64 	%rd469, %rd2, %rd468;
	ld.global.u32 	%rd470, [%rd469+4];
	ld.global.u32 	%rd471, [%rd469+8];
	bfi.b64 	%rd472, %rd471, %rd470, 32, 32;
	st.shared.u64 	[%rd60+32], %rd472;
	ld.global.u32 	%r335, [%rd469+12];
	st.shared.u32 	[%rd60+48], %r335;
	ld.global.u64 	%rd473, [%rd469+40];
	st.shared.u32 	[%rd60+52], %rd473;
	shr.u64 	%rd474, %rd473, 32;
	st.shared.u32 	[%rd60+56], %rd474;
	ld.global.u64 	%rd475, [%rd469+24];
	ld.global.u64 	%rd476, [%rd469+32];
	st.shared.u64 	[%rd60], %rd475;
	st.shared.u64 	[%rd60+8], %rd476;
	ld.global.u32 	%r336, [%rd469+20];
	st.shared.u32 	[%rd60+16], %r336;
	ld.global.f32 	%f987, [%rd469+48];
	ld.global.u32 	%r337, [%rd469+52];
	ld.global.u32 	%r338, [%rd469+56];
	st.shared.f32 	[%rd60+60], %f987;
	st.shared.u32 	[%rd60+64], %r337;
	st.shared.u32 	[%rd60+68], %r338;
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	mov.u64 	%rd467, 0;
	st.shared.u64 	[%rd60+32], %rd467;
	st.shared.u32 	[%rd60+56], %rd467;
	st.shared.u64 	[%rd60+48], %rd467;
	st.shared.u64 	[%rd60], %rd467;
	st.shared.u32 	[%rd60+16], %r339;
	st.shared.u32 	[%rd60+64], %rd467;
	st.shared.u32 	[%rd60+60], %rd467;
	st.shared.u32 	[%rd60+68], %rd467;

$L__BB0_27:
	mov.u64 	%rd477, 0;
	st.shared.v2.f32 	[%rd60+40], {%f988, %f988};
	st.shared.u64 	[%rd60+24], %rd477;
	st.shared.u32 	[%rd60+20], %r339;
	st.shared.u32 	[%rd60+72], %r340;
	add.s64 	%rd61, %rd1312, 2;
	add.s64 	%rd478, %rd1312, 1;
	and.b64  	%rd479, %rd478, 3;
	bfe.u64 	%rd480, %rd478, 2, 2;
	or.b64  	%rd481, %rd479, %rd51;
	or.b64  	%rd482, %rd480, %rd52;
	shl.b64 	%rd483, %rd482, 3;
	or.b64  	%rd484, %rd481, %rd483;
	or.b64  	%rd485, %rd479, %rd53;
	and.b64  	%rd486, %rd478, 12;
	or.b64  	%rd62, %rd485, %rd486;
	setp.gt.u64 	%p46, %rd348, %rd62;
	mul.lo.s64 	%rd487, %rd484, 80;
	add.s64 	%rd63, %rd466, %rd487;
	@%p46 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	shl.b64 	%rd490, %rd62, 6;
	add.s64 	%rd491, %rd2, %rd490;
	ld.global.u32 	%rd492, [%rd491+4];
	ld.global.u32 	%rd493, [%rd491+8];
	bfi.b64 	%rd494, %rd493, %rd492, 32, 32;
	st.shared.u64 	[%rd63+32], %rd494;
	ld.global.u32 	%r342, [%rd491+12];
	st.shared.u32 	[%rd63+48], %r342;
	ld.global.u64 	%rd495, [%rd491+40];
	st.shared.u32 	[%rd63+52], %rd495;
	shr.u64 	%rd496, %rd495, 32;
	st.shared.u32 	[%rd63+56], %rd496;
	ld.global.u64 	%rd497, [%rd491+24];
	ld.global.u64 	%rd498, [%rd491+32];
	st.shared.u64 	[%rd63], %rd497;
	st.shared.u64 	[%rd63+8], %rd498;
	ld.global.u32 	%r343, [%rd491+20];
	st.shared.u32 	[%rd63+16], %r343;
	ld.global.f32 	%f989, [%rd491+48];
	ld.global.u32 	%r344, [%rd491+52];
	ld.global.u32 	%r345, [%rd491+56];
	st.shared.f32 	[%rd63+60], %f989;
	st.shared.u32 	[%rd63+64], %r344;
	st.shared.u32 	[%rd63+68], %r345;
	bra.uni 	$L__BB0_30;

$L__BB0_28:
	st.shared.u64 	[%rd63+32], %rd477;
	st.shared.u32 	[%rd63+56], %rd477;
	st.shared.u64 	[%rd63+48], %rd477;
	st.shared.u64 	[%rd63], %rd477;
	st.shared.u32 	[%rd63+16], %r339;
	st.shared.u32 	[%rd63+64], %rd477;
	st.shared.u32 	[%rd63+60], %rd477;
	st.shared.u32 	[%rd63+68], %rd477;

$L__BB0_30:
	st.shared.v2.f32 	[%rd63+40], {%f988, %f988};
	st.shared.u64 	[%rd63+24], %rd477;
	st.shared.u32 	[%rd63+20], %r339;
	st.shared.u32 	[%rd63+72], %r340;
	setp.lt.u64 	%p47, %rd61, %rd50;
	mov.u64 	%rd1312, %rd61;
	@%p47 bra 	$L__BB0_24;

$L__BB0_31:
	bar.sync 	0;
	add.s32 	%r348, %r323, %r322;
	add.s32 	%r7, %r4, %r1;
	setp.ge.u32 	%p48, %r7, %r348;
	@%p48 bra 	$L__BB0_628;

	cvta.to.global.u64 	%rd500, %rd340;
	mul.wide.u32 	%rd501, %r7, 4;
	add.s64 	%rd502, %rd500, %rd501;
	ld.global.u32 	%r8, [%rd502];
	cvta.to.global.u64 	%rd503, %rd335;
	mul.wide.u32 	%rd504, %r8, 24;
	add.s64 	%rd505, %rd503, %rd504;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd505];
	ld.global.u32 	%rd506, [%rd505+4];
	ld.global.u32 	%rd507, [%rd505+8];
	bfi.b64 	%rd64, %rd507, %rd506, 32, 32;
	ld.global.u32 	%r9, [%rd505+12];
	ld.global.u64 	%rd65, [%rd505+16];
	cvta.to.global.u64 	%rd508, %rd336;
	mul.wide.u32 	%rd509, %r8, 8;
	add.s64 	%rd510, %rd508, %rd509;
	ld.global.f32 	%f2, [%rd510];
	ld.global.f32 	%f3, [%rd510+4];
	cvta.to.global.u64 	%rd511, %rd337;
	add.s64 	%rd512, %rd511, %rd509;
	ld.global.u32 	%rd513, [%rd512];
	ld.global.u32 	%rd514, [%rd512+4];
	bfi.b64 	%rd515, %rd514, %rd513, 32, 32;
	add.u64 	%rd517, %SPL, 96;
	st.local.u64 	[%rd517], %rd515;
	cvta.to.global.u64 	%rd518, %rd338;
	mul.wide.u32 	%rd519, %r8, 32;
	add.s64 	%rd520, %rd518, %rd519;
	ld.global.f32 	%f4, [%rd520];
	ld.global.f32 	%f5, [%rd520+4];
	ld.global.f32 	%f6, [%rd520+8];
	ld.global.f32 	%f7, [%rd520+12];
	ld.global.f32 	%f5534, [%rd520+16];
	ld.global.f32 	%f5533, [%rd520+20];
	ld.global.f32 	%f10, [%rd520+24];
	add.u64 	%rd522, %SPL, 80;
	st.local.v4.f32 	[%rd522], {%f7, %f5534, %f5533, %f10};
	ld.global.f32 	%f5535, [%rd520+28];
	cvta.to.global.u64 	%rd523, %rd339;
	add.s64 	%rd524, %rd523, %rd509;
	ld.global.u32 	%r10, [%rd524];
	ld.global.u32 	%r1800, [%rd524+4];
	mul.f32 	%f994, %f982, %f982;
	mov.f32 	%f995, 0f40800000;
	div.rn.f32 	%f12, %f995, %f994;
	div.rn.f32 	%f996, %f2, %f982;
	div.rn.f32 	%f997, %f3, %f982;
	mov.b32 	%r349, %f996;
	and.b32  	%r350, %r349, -2147483648;
	or.b32  	%r351, %r350, 1056964608;
	mov.b32 	%f998, %r351;
	add.rz.f32 	%f999, %f996, %f998;
	cvt.rzi.f32.f32 	%f13, %f999;
	mov.b32 	%r352, %f997;
	and.b32  	%r353, %r352, -2147483648;
	or.b32  	%r354, %r353, 1056964608;
	mov.b32 	%f1000, %r354;
	add.rz.f32 	%f1001, %f997, %f1000;
	cvt.rzi.f32.f32 	%f14, %f1001;
	add.f32 	%f1002, %f13, 0fBF800000;
	add.f32 	%f1003, %f14, 0fBF800000;
	mul.f32 	%f1004, %f982, %f1002;
	mul.f32 	%f1005, %f982, %f1003;
	sub.f32 	%f15, %f1004, %f2;
	sub.f32 	%f16, %f1005, %f3;
	add.u64 	%rd526, %SPL, 64;
	mov.u64 	%rd527, 0;
	st.local.v2.u64 	[%rd526], {%rd527, %rd527};
	neg.f32 	%f1006, %f15;
	div.rn.f32 	%f17, %f1006, %f982;
	mov.f32 	%f1007, 0f3FC00000;
	sub.f32 	%f18, %f1007, %f17;
	mov.f32 	%f1010, 0f40000000;
	abs.f32 	%f21, %f18;
	setp.lt.f32 	%p49, %f21, 0f00800000;
	mul.f32 	%f1012, %f21, 0f4B800000;
	selp.f32 	%f1013, %f1012, %f21, %p49;
	selp.f32 	%f1014, 0fC3170000, 0fC2FE0000, %p49;
	mov.b32 	%r355, %f1013;
	and.b32  	%r356, %r355, 8388607;
	or.b32  	%r357, %r356, 1065353216;
	mov.b32 	%f1015, %r357;
	shr.u32 	%r358, %r355, 23;
	cvt.rn.f32.u32 	%f1016, %r358;
	add.f32 	%f1017, %f1014, %f1016;
	setp.gt.f32 	%p50, %f1015, 0f3FB504F3;
	mul.f32 	%f1018, %f1015, 0f3F000000;
	add.f32 	%f1019, %f1017, 0f3F800000;
	selp.f32 	%f1020, %f1019, %f1017, %p50;
	selp.f32 	%f1021, %f1018, %f1015, %p50;
	add.f32 	%f1022, %f1021, 0fBF800000;
	add.f32 	%f992, %f1021, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f991,%f992;
	// end inline asm
	add.f32 	%f1023, %f1022, %f1022;
	mul.f32 	%f1024, %f991, %f1023;
	mul.f32 	%f1025, %f1024, %f1024;
	mov.f32 	%f1026, 0f3C4CAF63;
	mov.f32 	%f1027, 0f3B18F0FE;
	fma.rn.f32 	%f1028, %f1027, %f1025, %f1026;
	mov.f32 	%f1029, 0f3DAAAABD;
	fma.rn.f32 	%f1030, %f1028, %f1025, %f1029;
	mul.rn.f32 	%f1031, %f1030, %f1025;
	mul.rn.f32 	%f1032, %f1031, %f1024;
	sub.f32 	%f1033, %f1022, %f1024;
	add.f32 	%f1034, %f1033, %f1033;
	neg.f32 	%f1035, %f1024;
	fma.rn.f32 	%f1036, %f1035, %f1022, %f1034;
	mul.rn.f32 	%f1037, %f991, %f1036;
	add.f32 	%f1038, %f1032, %f1024;
	sub.f32 	%f1039, %f1024, %f1038;
	add.f32 	%f1040, %f1032, %f1039;
	add.f32 	%f1041, %f1037, %f1040;
	add.f32 	%f1042, %f1038, %f1041;
	sub.f32 	%f1043, %f1038, %f1042;
	add.f32 	%f1044, %f1041, %f1043;
	mov.f32 	%f1045, 0f3F317200;
	mul.rn.f32 	%f1046, %f1020, %f1045;
	mov.f32 	%f1047, 0f35BFBE8E;
	mul.rn.f32 	%f1048, %f1020, %f1047;
	add.f32 	%f1049, %f1046, %f1042;
	sub.f32 	%f1050, %f1046, %f1049;
	add.f32 	%f1051, %f1042, %f1050;
	add.f32 	%f1052, %f1044, %f1051;
	add.f32 	%f1053, %f1048, %f1052;
	add.f32 	%f1054, %f1049, %f1053;
	sub.f32 	%f1055, %f1049, %f1054;
	add.f32 	%f1056, %f1053, %f1055;
	mul.rn.f32 	%f1057, %f1010, %f1054;
	neg.f32 	%f1058, %f1057;
	fma.rn.f32 	%f1059, %f1010, %f1054, %f1058;
	fma.rn.f32 	%f1060, %f1010, %f1056, %f1059;
	mov.f32 	%f1061, 0f00000000;
	fma.rn.f32 	%f1062, %f1061, %f1054, %f1060;
	add.rn.f32 	%f1063, %f1057, %f1062;
	neg.f32 	%f1064, %f1063;
	add.rn.f32 	%f1065, %f1057, %f1064;
	add.rn.f32 	%f1066, %f1065, %f1062;
	mov.b32 	%r359, %f1063;
	setp.eq.s32 	%p51, %r359, 1118925336;
	add.s32 	%r360, %r359, -1;
	mov.b32 	%f1067, %r360;
	add.f32 	%f1068, %f1066, 0f37000000;
	selp.f32 	%f22, %f1068, %f1066, %p51;
	selp.f32 	%f1069, %f1067, %f1063, %p51;
	mov.f32 	%f1070, 0f3FB8AA3B;
	mul.rn.f32 	%f1071, %f1069, %f1070;
	cvt.rzi.f32.f32 	%f1072, %f1071;
	abs.f32 	%f1073, %f1072;
	setp.gt.f32 	%p52, %f1073, 0f42FC0000;
	mov.b32 	%r361, %f1072;
	and.b32  	%r362, %r361, -2147483648;
	or.b32  	%r363, %r362, 1123811328;
	mov.b32 	%f1074, %r363;
	selp.f32 	%f1075, %f1074, %f1072, %p52;
	mov.f32 	%f1076, 0fBF317218;
	fma.rn.f32 	%f1077, %f1075, %f1076, %f1069;
	mov.f32 	%f1078, 0f3102E308;
	fma.rn.f32 	%f1079, %f1075, %f1078, %f1077;
	mul.f32 	%f1080, %f1079, 0f3FB8AA3B;
	add.f32 	%f1081, %f1075, 0f4B40007F;
	mov.b32 	%r364, %f1081;
	shl.b32 	%r365, %r364, 23;
	mov.b32 	%f1082, %r365;
	ex2.approx.ftz.f32 	%f1083, %f1080;
	mul.f32 	%f23, %f1083, %f1082;
	setp.eq.f32 	%p53, %f23, 0f7F800000;
	mov.f32 	%f5462, 0f7F800000;
	@%p53 bra 	$L__BB0_34;

	fma.rn.f32 	%f5462, %f23, %f22, %f23;

$L__BB0_34:
	mov.f32 	%f5194, 0f3F800000;
	cvt.rzi.f32.f32 	%f5193, %f5194;
	add.f32 	%f5192, %f5193, %f5193;
	mov.f32 	%f5191, 0f40000000;
	sub.f32 	%f5190, %f5191, %f5192;
	abs.f32 	%f5189, %f5190;
	setp.lt.f32 	%p54, %f18, 0f00000000;
	setp.eq.f32 	%p55, %f5189, 0f3F800000;
	and.pred  	%p1, %p54, %p55;
	setp.eq.f32 	%p56, %f18, 0f00000000;
	@%p56 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_35;

$L__BB0_38:
	add.f32 	%f1088, %f18, %f18;
	selp.f32 	%f5464, %f1088, 0f00000000, %p55;
	bra.uni 	$L__BB0_39;

$L__BB0_35:
	mov.b32 	%r366, %f5462;
	xor.b32  	%r367, %r366, -2147483648;
	mov.b32 	%f1084, %r367;
	selp.f32 	%f5464, %f1084, %f5462, %p1;
	setp.geu.f32 	%p57, %f18, 0f00000000;
	@%p57 bra 	$L__BB0_39;

	cvt.rzi.f32.f32 	%f1086, %f1010;
	setp.eq.f32 	%p58, %f1086, 0f40000000;
	@%p58 bra 	$L__BB0_39;

	mov.f32 	%f5464, 0f7FFFFFFF;

$L__BB0_39:
	add.f32 	%f1089, %f21, 0f40000000;
	mov.b32 	%r368, %f1089;
	setp.lt.s32 	%p60, %r368, 2139095040;
	@%p60 bra 	$L__BB0_44;

	setp.gtu.f32 	%p61, %f21, 0f7F800000;
	@%p61 bra 	$L__BB0_43;
	bra.uni 	$L__BB0_41;

$L__BB0_43:
	add.f32 	%f5464, %f18, 0f40000000;
	bra.uni 	$L__BB0_44;

$L__BB0_41:
	setp.neu.f32 	%p62, %f21, 0f7F800000;
	@%p62 bra 	$L__BB0_44;

	selp.f32 	%f5464, 0fFF800000, 0f7F800000, %p1;

$L__BB0_44:
	mov.f32 	%f5418, 0f3102E308;
	mov.f32 	%f5417, 0fBF317218;
	mov.f32 	%f5416, 0f3FB8AA3B;
	mov.f32 	%f5415, 0f35BFBE8E;
	mov.f32 	%f5414, 0f3F317200;
	mov.f32 	%f5413, 0f3DAAAABD;
	mov.f32 	%f5412, 0f3C4CAF63;
	mov.f32 	%f5411, 0f3B18F0FE;
	mul.f32 	%f1093, %f5464, 0f3F000000;
	setp.eq.f32 	%p63, %f18, 0f3F800000;
	selp.f32 	%f32, 0f3F000000, %f1093, %p63;
	add.f32 	%f33, %f17, 0fBF800000;
	abs.f32 	%f34, %f33;
	setp.lt.f32 	%p64, %f34, 0f00800000;
	mul.f32 	%f1094, %f34, 0f4B800000;
	selp.f32 	%f1095, %f1094, %f34, %p64;
	selp.f32 	%f1096, 0fC3170000, 0fC2FE0000, %p64;
	mov.b32 	%r369, %f1095;
	and.b32  	%r370, %r369, 8388607;
	or.b32  	%r371, %r370, 1065353216;
	mov.b32 	%f1097, %r371;
	shr.u32 	%r372, %r369, 23;
	cvt.rn.f32.u32 	%f1098, %r372;
	add.f32 	%f1099, %f1096, %f1098;
	setp.gt.f32 	%p65, %f1097, 0f3FB504F3;
	mul.f32 	%f1100, %f1097, 0f3F000000;
	add.f32 	%f1101, %f1099, 0f3F800000;
	selp.f32 	%f1102, %f1101, %f1099, %p65;
	selp.f32 	%f1103, %f1100, %f1097, %p65;
	add.f32 	%f1104, %f1103, 0fBF800000;
	add.f32 	%f1091, %f1103, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1090,%f1091;
	// end inline asm
	add.f32 	%f1105, %f1104, %f1104;
	mul.f32 	%f1107, %f1090, %f1105;
	mul.f32 	%f1108, %f1107, %f1107;
	fma.rn.f32 	%f1111, %f5411, %f1108, %f5412;
	fma.rn.f32 	%f1113, %f1111, %f1108, %f5413;
	mul.rn.f32 	%f1114, %f1113, %f1108;
	mul.rn.f32 	%f1115, %f1114, %f1107;
	sub.f32 	%f1116, %f1104, %f1107;
	add.f32 	%f1117, %f1116, %f1116;
	neg.f32 	%f1118, %f1107;
	fma.rn.f32 	%f1119, %f1118, %f1104, %f1117;
	mul.rn.f32 	%f1120, %f1090, %f1119;
	add.f32 	%f1121, %f1115, %f1107;
	sub.f32 	%f1122, %f1107, %f1121;
	add.f32 	%f1123, %f1115, %f1122;
	add.f32 	%f1124, %f1120, %f1123;
	add.f32 	%f1125, %f1121, %f1124;
	sub.f32 	%f1126, %f1121, %f1125;
	add.f32 	%f1127, %f1124, %f1126;
	mul.rn.f32 	%f1129, %f1102, %f5414;
	mul.rn.f32 	%f1131, %f1102, %f5415;
	add.f32 	%f1132, %f1129, %f1125;
	sub.f32 	%f1133, %f1129, %f1132;
	add.f32 	%f1134, %f1125, %f1133;
	add.f32 	%f1135, %f1127, %f1134;
	add.f32 	%f1136, %f1131, %f1135;
	add.f32 	%f1137, %f1132, %f1136;
	sub.f32 	%f1138, %f1132, %f1137;
	add.f32 	%f1139, %f1136, %f1138;
	mul.rn.f32 	%f1140, %f1010, %f1137;
	neg.f32 	%f1141, %f1140;
	fma.rn.f32 	%f1142, %f1010, %f1137, %f1141;
	fma.rn.f32 	%f1143, %f1010, %f1139, %f1142;
	fma.rn.f32 	%f1145, %f1061, %f1137, %f1143;
	add.rn.f32 	%f1146, %f1140, %f1145;
	neg.f32 	%f1147, %f1146;
	add.rn.f32 	%f1148, %f1140, %f1147;
	add.rn.f32 	%f1149, %f1148, %f1145;
	mov.b32 	%r373, %f1146;
	setp.eq.s32 	%p66, %r373, 1118925336;
	add.s32 	%r374, %r373, -1;
	mov.b32 	%f1150, %r374;
	add.f32 	%f1151, %f1149, 0f37000000;
	selp.f32 	%f35, %f1151, %f1149, %p66;
	selp.f32 	%f1152, %f1150, %f1146, %p66;
	mul.rn.f32 	%f1154, %f1152, %f5416;
	cvt.rzi.f32.f32 	%f1155, %f1154;
	abs.f32 	%f1156, %f1155;
	setp.gt.f32 	%p67, %f1156, 0f42FC0000;
	mov.b32 	%r375, %f1155;
	and.b32  	%r376, %r375, -2147483648;
	or.b32  	%r377, %r376, 1123811328;
	mov.b32 	%f1157, %r377;
	selp.f32 	%f1158, %f1157, %f1155, %p67;
	fma.rn.f32 	%f1160, %f1158, %f5417, %f1152;
	fma.rn.f32 	%f1162, %f1158, %f5418, %f1160;
	mul.f32 	%f1163, %f1162, 0f3FB8AA3B;
	add.f32 	%f1164, %f1158, 0f4B40007F;
	mov.b32 	%r378, %f1164;
	shl.b32 	%r379, %r378, 23;
	mov.b32 	%f1165, %r379;
	ex2.approx.ftz.f32 	%f1166, %f1163;
	mul.f32 	%f36, %f1166, %f1165;
	setp.eq.f32 	%p68, %f36, 0f7F800000;
	mov.f32 	%f5465, 0f7F800000;
	@%p68 bra 	$L__BB0_46;

	fma.rn.f32 	%f5465, %f36, %f35, %f36;

$L__BB0_46:
	setp.lt.f32 	%p69, %f33, 0f00000000;
	and.pred  	%p2, %p69, %p55;
	setp.eq.f32 	%p71, %f33, 0f00000000;
	@%p71 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_47;

$L__BB0_50:
	add.f32 	%f1171, %f33, %f33;
	selp.f32 	%f5467, %f1171, 0f00000000, %p55;
	bra.uni 	$L__BB0_51;

$L__BB0_47:
	mov.b32 	%r380, %f5465;
	xor.b32  	%r381, %r380, -2147483648;
	mov.b32 	%f1167, %r381;
	selp.f32 	%f5467, %f1167, %f5465, %p2;
	setp.geu.f32 	%p72, %f33, 0f00000000;
	@%p72 bra 	$L__BB0_51;

	cvt.rzi.f32.f32 	%f1169, %f1010;
	setp.eq.f32 	%p73, %f1169, 0f40000000;
	@%p73 bra 	$L__BB0_51;

	mov.f32 	%f5467, 0f7FFFFFFF;

$L__BB0_51:
	add.f32 	%f1172, %f34, 0f40000000;
	mov.b32 	%r382, %f1172;
	setp.lt.s32 	%p75, %r382, 2139095040;
	@%p75 bra 	$L__BB0_56;

	setp.gtu.f32 	%p76, %f34, 0f7F800000;
	@%p76 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_53;

$L__BB0_55:
	add.f32 	%f5467, %f33, 0f40000000;
	bra.uni 	$L__BB0_56;

$L__BB0_53:
	setp.neu.f32 	%p77, %f34, 0f7F800000;
	@%p77 bra 	$L__BB0_56;

	selp.f32 	%f5467, 0fFF800000, 0f7F800000, %p2;

$L__BB0_56:
	mov.f32 	%f5426, 0f3102E308;
	mov.f32 	%f5425, 0fBF317218;
	mov.f32 	%f5424, 0f3FB8AA3B;
	mov.f32 	%f5423, 0f35BFBE8E;
	mov.f32 	%f5422, 0f3F317200;
	mov.f32 	%f5421, 0f3DAAAABD;
	mov.f32 	%f5420, 0f3C4CAF63;
	mov.f32 	%f5419, 0f3B18F0FE;
	mov.f32 	%f1176, 0f3F400000;
	sub.f32 	%f1177, %f1176, %f5467;
	setp.eq.f32 	%p78, %f33, 0f3F800000;
	selp.f32 	%f45, 0fBE800000, %f1177, %p78;
	add.f32 	%f46, %f17, 0fBF000000;
	abs.f32 	%f47, %f46;
	setp.lt.f32 	%p79, %f47, 0f00800000;
	mul.f32 	%f1178, %f47, 0f4B800000;
	selp.f32 	%f1179, %f1178, %f47, %p79;
	selp.f32 	%f1180, 0fC3170000, 0fC2FE0000, %p79;
	mov.b32 	%r383, %f1179;
	and.b32  	%r384, %r383, 8388607;
	or.b32  	%r385, %r384, 1065353216;
	mov.b32 	%f1181, %r385;
	shr.u32 	%r386, %r383, 23;
	cvt.rn.f32.u32 	%f1182, %r386;
	add.f32 	%f1183, %f1180, %f1182;
	setp.gt.f32 	%p80, %f1181, 0f3FB504F3;
	mul.f32 	%f1184, %f1181, 0f3F000000;
	add.f32 	%f1185, %f1183, 0f3F800000;
	selp.f32 	%f1186, %f1185, %f1183, %p80;
	selp.f32 	%f1187, %f1184, %f1181, %p80;
	add.f32 	%f1188, %f1187, 0fBF800000;
	add.f32 	%f1174, %f1187, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1173,%f1174;
	// end inline asm
	add.f32 	%f1189, %f1188, %f1188;
	mul.f32 	%f1191, %f1173, %f1189;
	mul.f32 	%f1192, %f1191, %f1191;
	fma.rn.f32 	%f1195, %f5419, %f1192, %f5420;
	fma.rn.f32 	%f1197, %f1195, %f1192, %f5421;
	mul.rn.f32 	%f1198, %f1197, %f1192;
	mul.rn.f32 	%f1199, %f1198, %f1191;
	sub.f32 	%f1200, %f1188, %f1191;
	add.f32 	%f1201, %f1200, %f1200;
	neg.f32 	%f1202, %f1191;
	fma.rn.f32 	%f1203, %f1202, %f1188, %f1201;
	mul.rn.f32 	%f1204, %f1173, %f1203;
	add.f32 	%f1205, %f1199, %f1191;
	sub.f32 	%f1206, %f1191, %f1205;
	add.f32 	%f1207, %f1199, %f1206;
	add.f32 	%f1208, %f1204, %f1207;
	add.f32 	%f1209, %f1205, %f1208;
	sub.f32 	%f1210, %f1205, %f1209;
	add.f32 	%f1211, %f1208, %f1210;
	mul.rn.f32 	%f1213, %f1186, %f5422;
	mul.rn.f32 	%f1215, %f1186, %f5423;
	add.f32 	%f1216, %f1213, %f1209;
	sub.f32 	%f1217, %f1213, %f1216;
	add.f32 	%f1218, %f1209, %f1217;
	add.f32 	%f1219, %f1211, %f1218;
	add.f32 	%f1220, %f1215, %f1219;
	add.f32 	%f1221, %f1216, %f1220;
	sub.f32 	%f1222, %f1216, %f1221;
	add.f32 	%f1223, %f1220, %f1222;
	mul.rn.f32 	%f1224, %f1010, %f1221;
	neg.f32 	%f1225, %f1224;
	fma.rn.f32 	%f1226, %f1010, %f1221, %f1225;
	fma.rn.f32 	%f1227, %f1010, %f1223, %f1226;
	fma.rn.f32 	%f1229, %f1061, %f1221, %f1227;
	add.rn.f32 	%f1230, %f1224, %f1229;
	neg.f32 	%f1231, %f1230;
	add.rn.f32 	%f1232, %f1224, %f1231;
	add.rn.f32 	%f1233, %f1232, %f1229;
	mov.b32 	%r387, %f1230;
	setp.eq.s32 	%p81, %r387, 1118925336;
	add.s32 	%r388, %r387, -1;
	mov.b32 	%f1234, %r388;
	add.f32 	%f1235, %f1233, 0f37000000;
	selp.f32 	%f48, %f1235, %f1233, %p81;
	selp.f32 	%f1236, %f1234, %f1230, %p81;
	mul.rn.f32 	%f1238, %f1236, %f5424;
	cvt.rzi.f32.f32 	%f1239, %f1238;
	abs.f32 	%f1240, %f1239;
	setp.gt.f32 	%p82, %f1240, 0f42FC0000;
	mov.b32 	%r389, %f1239;
	and.b32  	%r390, %r389, -2147483648;
	or.b32  	%r391, %r390, 1123811328;
	mov.b32 	%f1241, %r391;
	selp.f32 	%f1242, %f1241, %f1239, %p82;
	fma.rn.f32 	%f1244, %f1242, %f5425, %f1236;
	fma.rn.f32 	%f1246, %f1242, %f5426, %f1244;
	mul.f32 	%f1247, %f1246, 0f3FB8AA3B;
	add.f32 	%f1248, %f1242, 0f4B40007F;
	mov.b32 	%r392, %f1248;
	shl.b32 	%r393, %r392, 23;
	mov.b32 	%f1249, %r393;
	ex2.approx.ftz.f32 	%f1250, %f1247;
	mul.f32 	%f49, %f1250, %f1249;
	setp.eq.f32 	%p83, %f49, 0f7F800000;
	mov.f32 	%f5468, 0f7F800000;
	@%p83 bra 	$L__BB0_58;

	fma.rn.f32 	%f5468, %f49, %f48, %f49;

$L__BB0_58:
	setp.lt.f32 	%p84, %f46, 0f00000000;
	and.pred  	%p3, %p84, %p55;
	setp.eq.f32 	%p86, %f46, 0f00000000;
	@%p86 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_59;

$L__BB0_62:
	add.f32 	%f1255, %f46, %f46;
	selp.f32 	%f5470, %f1255, 0f00000000, %p55;
	bra.uni 	$L__BB0_63;

$L__BB0_59:
	mov.b32 	%r394, %f5468;
	xor.b32  	%r395, %r394, -2147483648;
	mov.b32 	%f1251, %r395;
	selp.f32 	%f5470, %f1251, %f5468, %p3;
	setp.geu.f32 	%p87, %f46, 0f00000000;
	@%p87 bra 	$L__BB0_63;

	cvt.rzi.f32.f32 	%f1253, %f1010;
	setp.eq.f32 	%p88, %f1253, 0f40000000;
	@%p88 bra 	$L__BB0_63;

	mov.f32 	%f5470, 0f7FFFFFFF;

$L__BB0_63:
	add.f32 	%f1256, %f47, 0f40000000;
	mov.b32 	%r396, %f1256;
	setp.lt.s32 	%p90, %r396, 2139095040;
	@%p90 bra 	$L__BB0_68;

	setp.gtu.f32 	%p91, %f47, 0f7F800000;
	@%p91 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_65;

$L__BB0_67:
	add.f32 	%f5470, %f46, 0f40000000;
	bra.uni 	$L__BB0_68;

$L__BB0_65:
	setp.neu.f32 	%p92, %f47, 0f7F800000;
	@%p92 bra 	$L__BB0_68;

	selp.f32 	%f5470, 0fFF800000, 0f7F800000, %p3;

$L__BB0_68:
	mov.f32 	%f5434, 0f3102E308;
	mov.f32 	%f5433, 0fBF317218;
	mov.f32 	%f5432, 0f3FB8AA3B;
	mov.f32 	%f5431, 0f35BFBE8E;
	mov.f32 	%f5430, 0f3F317200;
	mov.f32 	%f5429, 0f3DAAAABD;
	mov.f32 	%f5428, 0f3C4CAF63;
	mov.f32 	%f5427, 0f3B18F0FE;
	mov.f32 	%f5185, 0f3FC00000;
	mul.f32 	%f1260, %f5470, 0f3F000000;
	setp.eq.f32 	%p93, %f46, 0f3F800000;
	selp.f32 	%f58, 0f3F000000, %f1260, %p93;
	neg.f32 	%f1261, %f16;
	div.rn.f32 	%f59, %f1261, %f982;
	sub.f32 	%f60, %f5185, %f59;
	abs.f32 	%f61, %f60;
	setp.lt.f32 	%p94, %f61, 0f00800000;
	mul.f32 	%f1263, %f61, 0f4B800000;
	selp.f32 	%f1264, %f1263, %f61, %p94;
	selp.f32 	%f1265, 0fC3170000, 0fC2FE0000, %p94;
	mov.b32 	%r397, %f1264;
	and.b32  	%r398, %r397, 8388607;
	or.b32  	%r399, %r398, 1065353216;
	mov.b32 	%f1266, %r399;
	shr.u32 	%r400, %r397, 23;
	cvt.rn.f32.u32 	%f1267, %r400;
	add.f32 	%f1268, %f1265, %f1267;
	setp.gt.f32 	%p95, %f1266, 0f3FB504F3;
	mul.f32 	%f1269, %f1266, 0f3F000000;
	add.f32 	%f1270, %f1268, 0f3F800000;
	selp.f32 	%f1271, %f1270, %f1268, %p95;
	selp.f32 	%f1272, %f1269, %f1266, %p95;
	add.f32 	%f1273, %f1272, 0fBF800000;
	add.f32 	%f1258, %f1272, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1257,%f1258;
	// end inline asm
	add.f32 	%f1274, %f1273, %f1273;
	mul.f32 	%f1276, %f1257, %f1274;
	mul.f32 	%f1277, %f1276, %f1276;
	fma.rn.f32 	%f1280, %f5427, %f1277, %f5428;
	fma.rn.f32 	%f1282, %f1280, %f1277, %f5429;
	mul.rn.f32 	%f1283, %f1282, %f1277;
	mul.rn.f32 	%f1284, %f1283, %f1276;
	sub.f32 	%f1285, %f1273, %f1276;
	add.f32 	%f1286, %f1285, %f1285;
	neg.f32 	%f1287, %f1276;
	fma.rn.f32 	%f1288, %f1287, %f1273, %f1286;
	mul.rn.f32 	%f1289, %f1257, %f1288;
	add.f32 	%f1290, %f1284, %f1276;
	sub.f32 	%f1291, %f1276, %f1290;
	add.f32 	%f1292, %f1284, %f1291;
	add.f32 	%f1293, %f1289, %f1292;
	add.f32 	%f1294, %f1290, %f1293;
	sub.f32 	%f1295, %f1290, %f1294;
	add.f32 	%f1296, %f1293, %f1295;
	mul.rn.f32 	%f1298, %f1271, %f5430;
	mul.rn.f32 	%f1300, %f1271, %f5431;
	add.f32 	%f1301, %f1298, %f1294;
	sub.f32 	%f1302, %f1298, %f1301;
	add.f32 	%f1303, %f1294, %f1302;
	add.f32 	%f1304, %f1296, %f1303;
	add.f32 	%f1305, %f1300, %f1304;
	add.f32 	%f1306, %f1301, %f1305;
	sub.f32 	%f1307, %f1301, %f1306;
	add.f32 	%f1308, %f1305, %f1307;
	mul.rn.f32 	%f1309, %f1010, %f1306;
	neg.f32 	%f1310, %f1309;
	fma.rn.f32 	%f1311, %f1010, %f1306, %f1310;
	fma.rn.f32 	%f1312, %f1010, %f1308, %f1311;
	fma.rn.f32 	%f1314, %f1061, %f1306, %f1312;
	add.rn.f32 	%f1315, %f1309, %f1314;
	neg.f32 	%f1316, %f1315;
	add.rn.f32 	%f1317, %f1309, %f1316;
	add.rn.f32 	%f1318, %f1317, %f1314;
	mov.b32 	%r401, %f1315;
	setp.eq.s32 	%p96, %r401, 1118925336;
	add.s32 	%r402, %r401, -1;
	mov.b32 	%f1319, %r402;
	add.f32 	%f1320, %f1318, 0f37000000;
	selp.f32 	%f62, %f1320, %f1318, %p96;
	selp.f32 	%f1321, %f1319, %f1315, %p96;
	mul.rn.f32 	%f1323, %f1321, %f5432;
	cvt.rzi.f32.f32 	%f1324, %f1323;
	abs.f32 	%f1325, %f1324;
	setp.gt.f32 	%p97, %f1325, 0f42FC0000;
	mov.b32 	%r403, %f1324;
	and.b32  	%r404, %r403, -2147483648;
	or.b32  	%r405, %r404, 1123811328;
	mov.b32 	%f1326, %r405;
	selp.f32 	%f1327, %f1326, %f1324, %p97;
	fma.rn.f32 	%f1329, %f1327, %f5433, %f1321;
	fma.rn.f32 	%f1331, %f1327, %f5434, %f1329;
	mul.f32 	%f1332, %f1331, 0f3FB8AA3B;
	add.f32 	%f1333, %f1327, 0f4B40007F;
	mov.b32 	%r406, %f1333;
	shl.b32 	%r407, %r406, 23;
	mov.b32 	%f1334, %r407;
	ex2.approx.ftz.f32 	%f1335, %f1332;
	mul.f32 	%f63, %f1335, %f1334;
	setp.eq.f32 	%p98, %f63, 0f7F800000;
	mov.f32 	%f5471, 0f7F800000;
	@%p98 bra 	$L__BB0_70;

	fma.rn.f32 	%f5471, %f63, %f62, %f63;

$L__BB0_70:
	setp.lt.f32 	%p99, %f60, 0f00000000;
	and.pred  	%p4, %p99, %p55;
	setp.eq.f32 	%p101, %f60, 0f00000000;
	@%p101 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_71;

$L__BB0_74:
	add.f32 	%f1340, %f60, %f60;
	selp.f32 	%f5473, %f1340, 0f00000000, %p55;
	bra.uni 	$L__BB0_75;

$L__BB0_71:
	mov.b32 	%r408, %f5471;
	xor.b32  	%r409, %r408, -2147483648;
	mov.b32 	%f1336, %r409;
	selp.f32 	%f5473, %f1336, %f5471, %p4;
	setp.geu.f32 	%p102, %f60, 0f00000000;
	@%p102 bra 	$L__BB0_75;

	cvt.rzi.f32.f32 	%f1338, %f1010;
	setp.eq.f32 	%p103, %f1338, 0f40000000;
	@%p103 bra 	$L__BB0_75;

	mov.f32 	%f5473, 0f7FFFFFFF;

$L__BB0_75:
	add.f32 	%f1341, %f61, 0f40000000;
	mov.b32 	%r410, %f1341;
	setp.lt.s32 	%p105, %r410, 2139095040;
	@%p105 bra 	$L__BB0_80;

	setp.gtu.f32 	%p106, %f61, 0f7F800000;
	@%p106 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_77;

$L__BB0_79:
	add.f32 	%f5473, %f60, 0f40000000;
	bra.uni 	$L__BB0_80;

$L__BB0_77:
	setp.neu.f32 	%p107, %f61, 0f7F800000;
	@%p107 bra 	$L__BB0_80;

	selp.f32 	%f5473, 0fFF800000, 0f7F800000, %p4;

$L__BB0_80:
	mov.f32 	%f5387, 0f3102E308;
	mov.f32 	%f5386, 0fBF317218;
	mov.f32 	%f5385, 0f3FB8AA3B;
	mov.f32 	%f5384, 0f35BFBE8E;
	mov.f32 	%f5383, 0f3F317200;
	mov.f32 	%f5382, 0f3DAAAABD;
	mov.f32 	%f5381, 0f3C4CAF63;
	mov.f32 	%f5380, 0f3B18F0FE;
	mul.f32 	%f1345, %f5473, 0f3F000000;
	setp.eq.f32 	%p108, %f60, 0f3F800000;
	selp.f32 	%f72, 0f3F000000, %f1345, %p108;
	add.f32 	%f73, %f59, 0fBF800000;
	abs.f32 	%f74, %f73;
	setp.lt.f32 	%p109, %f74, 0f00800000;
	mul.f32 	%f1346, %f74, 0f4B800000;
	selp.f32 	%f1347, %f1346, %f74, %p109;
	selp.f32 	%f1348, 0fC3170000, 0fC2FE0000, %p109;
	mov.b32 	%r411, %f1347;
	and.b32  	%r412, %r411, 8388607;
	or.b32  	%r413, %r412, 1065353216;
	mov.b32 	%f1349, %r413;
	shr.u32 	%r414, %r411, 23;
	cvt.rn.f32.u32 	%f1350, %r414;
	add.f32 	%f1351, %f1348, %f1350;
	setp.gt.f32 	%p110, %f1349, 0f3FB504F3;
	mul.f32 	%f1352, %f1349, 0f3F000000;
	add.f32 	%f1353, %f1351, 0f3F800000;
	selp.f32 	%f1354, %f1353, %f1351, %p110;
	selp.f32 	%f1355, %f1352, %f1349, %p110;
	add.f32 	%f1356, %f1355, 0fBF800000;
	add.f32 	%f1343, %f1355, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1342,%f1343;
	// end inline asm
	add.f32 	%f1357, %f1356, %f1356;
	mul.f32 	%f1359, %f1342, %f1357;
	mul.f32 	%f1360, %f1359, %f1359;
	fma.rn.f32 	%f1363, %f5380, %f1360, %f5381;
	fma.rn.f32 	%f1365, %f1363, %f1360, %f5382;
	mul.rn.f32 	%f1366, %f1365, %f1360;
	mul.rn.f32 	%f1367, %f1366, %f1359;
	sub.f32 	%f1368, %f1356, %f1359;
	add.f32 	%f1369, %f1368, %f1368;
	neg.f32 	%f1370, %f1359;
	fma.rn.f32 	%f1371, %f1370, %f1356, %f1369;
	mul.rn.f32 	%f1372, %f1342, %f1371;
	add.f32 	%f1373, %f1367, %f1359;
	sub.f32 	%f1374, %f1359, %f1373;
	add.f32 	%f1375, %f1367, %f1374;
	add.f32 	%f1376, %f1372, %f1375;
	add.f32 	%f1377, %f1373, %f1376;
	sub.f32 	%f1378, %f1373, %f1377;
	add.f32 	%f1379, %f1376, %f1378;
	mul.rn.f32 	%f1381, %f1354, %f5383;
	mul.rn.f32 	%f1383, %f1354, %f5384;
	add.f32 	%f1384, %f1381, %f1377;
	sub.f32 	%f1385, %f1381, %f1384;
	add.f32 	%f1386, %f1377, %f1385;
	add.f32 	%f1387, %f1379, %f1386;
	add.f32 	%f1388, %f1383, %f1387;
	add.f32 	%f1389, %f1384, %f1388;
	sub.f32 	%f1390, %f1384, %f1389;
	add.f32 	%f1391, %f1388, %f1390;
	mul.rn.f32 	%f1392, %f1010, %f1389;
	neg.f32 	%f1393, %f1392;
	fma.rn.f32 	%f1394, %f1010, %f1389, %f1393;
	fma.rn.f32 	%f1395, %f1010, %f1391, %f1394;
	fma.rn.f32 	%f1397, %f1061, %f1389, %f1395;
	add.rn.f32 	%f1398, %f1392, %f1397;
	neg.f32 	%f1399, %f1398;
	add.rn.f32 	%f1400, %f1392, %f1399;
	add.rn.f32 	%f1401, %f1400, %f1397;
	mov.b32 	%r415, %f1398;
	setp.eq.s32 	%p111, %r415, 1118925336;
	add.s32 	%r416, %r415, -1;
	mov.b32 	%f1402, %r416;
	add.f32 	%f1403, %f1401, 0f37000000;
	selp.f32 	%f75, %f1403, %f1401, %p111;
	selp.f32 	%f1404, %f1402, %f1398, %p111;
	mul.rn.f32 	%f1406, %f1404, %f5385;
	cvt.rzi.f32.f32 	%f1407, %f1406;
	abs.f32 	%f1408, %f1407;
	setp.gt.f32 	%p112, %f1408, 0f42FC0000;
	mov.b32 	%r417, %f1407;
	and.b32  	%r418, %r417, -2147483648;
	or.b32  	%r419, %r418, 1123811328;
	mov.b32 	%f1409, %r419;
	selp.f32 	%f1410, %f1409, %f1407, %p112;
	fma.rn.f32 	%f1412, %f1410, %f5386, %f1404;
	fma.rn.f32 	%f1414, %f1410, %f5387, %f1412;
	mul.f32 	%f1415, %f1414, 0f3FB8AA3B;
	add.f32 	%f1416, %f1410, 0f4B40007F;
	mov.b32 	%r420, %f1416;
	shl.b32 	%r421, %r420, 23;
	mov.b32 	%f1417, %r421;
	ex2.approx.ftz.f32 	%f1418, %f1415;
	mul.f32 	%f76, %f1418, %f1417;
	setp.eq.f32 	%p113, %f76, 0f7F800000;
	mov.f32 	%f5474, 0f7F800000;
	@%p113 bra 	$L__BB0_82;

	fma.rn.f32 	%f5474, %f76, %f75, %f76;

$L__BB0_82:
	setp.lt.f32 	%p114, %f73, 0f00000000;
	and.pred  	%p5, %p114, %p55;
	setp.eq.f32 	%p116, %f73, 0f00000000;
	@%p116 bra 	$L__BB0_86;
	bra.uni 	$L__BB0_83;

$L__BB0_86:
	add.f32 	%f1423, %f73, %f73;
	selp.f32 	%f5476, %f1423, 0f00000000, %p55;
	bra.uni 	$L__BB0_87;

$L__BB0_83:
	mov.b32 	%r422, %f5474;
	xor.b32  	%r423, %r422, -2147483648;
	mov.b32 	%f1419, %r423;
	selp.f32 	%f5476, %f1419, %f5474, %p5;
	setp.geu.f32 	%p117, %f73, 0f00000000;
	@%p117 bra 	$L__BB0_87;

	cvt.rzi.f32.f32 	%f1421, %f1010;
	setp.eq.f32 	%p118, %f1421, 0f40000000;
	@%p118 bra 	$L__BB0_87;

	mov.f32 	%f5476, 0f7FFFFFFF;

$L__BB0_87:
	add.f32 	%f1424, %f74, 0f40000000;
	mov.b32 	%r424, %f1424;
	setp.lt.s32 	%p120, %r424, 2139095040;
	@%p120 bra 	$L__BB0_92;

	setp.gtu.f32 	%p121, %f74, 0f7F800000;
	@%p121 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_89;

$L__BB0_91:
	add.f32 	%f5476, %f73, 0f40000000;
	bra.uni 	$L__BB0_92;

$L__BB0_89:
	setp.neu.f32 	%p122, %f74, 0f7F800000;
	@%p122 bra 	$L__BB0_92;

	selp.f32 	%f5476, 0fFF800000, 0f7F800000, %p5;

$L__BB0_92:
	mov.f32 	%f5395, 0f3102E308;
	mov.f32 	%f5394, 0fBF317218;
	mov.f32 	%f5393, 0f3FB8AA3B;
	mov.f32 	%f5392, 0f35BFBE8E;
	mov.f32 	%f5391, 0f3F317200;
	mov.f32 	%f5390, 0f3DAAAABD;
	mov.f32 	%f5389, 0f3C4CAF63;
	mov.f32 	%f5388, 0f3B18F0FE;
	mov.f32 	%f5203, 0f3F400000;
	sub.f32 	%f1429, %f5203, %f5476;
	setp.eq.f32 	%p123, %f73, 0f3F800000;
	selp.f32 	%f85, 0fBE800000, %f1429, %p123;
	add.f32 	%f86, %f59, 0fBF000000;
	abs.f32 	%f87, %f86;
	setp.lt.f32 	%p124, %f87, 0f00800000;
	mul.f32 	%f1430, %f87, 0f4B800000;
	selp.f32 	%f1431, %f1430, %f87, %p124;
	selp.f32 	%f1432, 0fC3170000, 0fC2FE0000, %p124;
	mov.b32 	%r425, %f1431;
	and.b32  	%r426, %r425, 8388607;
	or.b32  	%r427, %r426, 1065353216;
	mov.b32 	%f1433, %r427;
	shr.u32 	%r428, %r425, 23;
	cvt.rn.f32.u32 	%f1434, %r428;
	add.f32 	%f1435, %f1432, %f1434;
	setp.gt.f32 	%p125, %f1433, 0f3FB504F3;
	mul.f32 	%f1436, %f1433, 0f3F000000;
	add.f32 	%f1437, %f1435, 0f3F800000;
	selp.f32 	%f1438, %f1437, %f1435, %p125;
	selp.f32 	%f1439, %f1436, %f1433, %p125;
	add.f32 	%f1440, %f1439, 0fBF800000;
	add.f32 	%f1426, %f1439, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1425,%f1426;
	// end inline asm
	add.f32 	%f1441, %f1440, %f1440;
	mul.f32 	%f1443, %f1425, %f1441;
	mul.f32 	%f1444, %f1443, %f1443;
	fma.rn.f32 	%f1447, %f5388, %f1444, %f5389;
	fma.rn.f32 	%f1449, %f1447, %f1444, %f5390;
	mul.rn.f32 	%f1450, %f1449, %f1444;
	mul.rn.f32 	%f1451, %f1450, %f1443;
	sub.f32 	%f1452, %f1440, %f1443;
	add.f32 	%f1453, %f1452, %f1452;
	neg.f32 	%f1454, %f1443;
	fma.rn.f32 	%f1455, %f1454, %f1440, %f1453;
	mul.rn.f32 	%f1456, %f1425, %f1455;
	add.f32 	%f1457, %f1451, %f1443;
	sub.f32 	%f1458, %f1443, %f1457;
	add.f32 	%f1459, %f1451, %f1458;
	add.f32 	%f1460, %f1456, %f1459;
	add.f32 	%f1461, %f1457, %f1460;
	sub.f32 	%f1462, %f1457, %f1461;
	add.f32 	%f1463, %f1460, %f1462;
	mul.rn.f32 	%f1465, %f1438, %f5391;
	mul.rn.f32 	%f1467, %f1438, %f5392;
	add.f32 	%f1468, %f1465, %f1461;
	sub.f32 	%f1469, %f1465, %f1468;
	add.f32 	%f1470, %f1461, %f1469;
	add.f32 	%f1471, %f1463, %f1470;
	add.f32 	%f1472, %f1467, %f1471;
	add.f32 	%f1473, %f1468, %f1472;
	sub.f32 	%f1474, %f1468, %f1473;
	add.f32 	%f1475, %f1472, %f1474;
	mul.rn.f32 	%f1476, %f1010, %f1473;
	neg.f32 	%f1477, %f1476;
	fma.rn.f32 	%f1478, %f1010, %f1473, %f1477;
	fma.rn.f32 	%f1479, %f1010, %f1475, %f1478;
	fma.rn.f32 	%f1481, %f1061, %f1473, %f1479;
	add.rn.f32 	%f1482, %f1476, %f1481;
	neg.f32 	%f1483, %f1482;
	add.rn.f32 	%f1484, %f1476, %f1483;
	add.rn.f32 	%f1485, %f1484, %f1481;
	mov.b32 	%r429, %f1482;
	setp.eq.s32 	%p126, %r429, 1118925336;
	add.s32 	%r430, %r429, -1;
	mov.b32 	%f1486, %r430;
	add.f32 	%f1487, %f1485, 0f37000000;
	selp.f32 	%f88, %f1487, %f1485, %p126;
	selp.f32 	%f1488, %f1486, %f1482, %p126;
	mul.rn.f32 	%f1490, %f1488, %f5393;
	cvt.rzi.f32.f32 	%f1491, %f1490;
	abs.f32 	%f1492, %f1491;
	setp.gt.f32 	%p127, %f1492, 0f42FC0000;
	mov.b32 	%r431, %f1491;
	and.b32  	%r432, %r431, -2147483648;
	or.b32  	%r433, %r432, 1123811328;
	mov.b32 	%f1493, %r433;
	selp.f32 	%f1494, %f1493, %f1491, %p127;
	fma.rn.f32 	%f1496, %f1494, %f5394, %f1488;
	fma.rn.f32 	%f1498, %f1494, %f5395, %f1496;
	mul.f32 	%f1499, %f1498, 0f3FB8AA3B;
	add.f32 	%f1500, %f1494, 0f4B40007F;
	mov.b32 	%r434, %f1500;
	shl.b32 	%r435, %r434, 23;
	mov.b32 	%f1501, %r435;
	ex2.approx.ftz.f32 	%f1502, %f1499;
	mul.f32 	%f89, %f1502, %f1501;
	setp.eq.f32 	%p128, %f89, 0f7F800000;
	mov.f32 	%f5477, 0f7F800000;
	@%p128 bra 	$L__BB0_94;

	fma.rn.f32 	%f5477, %f89, %f88, %f89;

$L__BB0_94:
	setp.lt.f32 	%p129, %f86, 0f00000000;
	and.pred  	%p6, %p129, %p55;
	setp.eq.f32 	%p131, %f86, 0f00000000;
	@%p131 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_95;

$L__BB0_98:
	add.f32 	%f1507, %f86, %f86;
	selp.f32 	%f5479, %f1507, 0f00000000, %p55;
	bra.uni 	$L__BB0_99;

$L__BB0_95:
	mov.b32 	%r436, %f5477;
	xor.b32  	%r437, %r436, -2147483648;
	mov.b32 	%f1503, %r437;
	selp.f32 	%f5479, %f1503, %f5477, %p6;
	setp.geu.f32 	%p132, %f86, 0f00000000;
	@%p132 bra 	$L__BB0_99;

	cvt.rzi.f32.f32 	%f1505, %f1010;
	setp.eq.f32 	%p133, %f1505, 0f40000000;
	@%p133 bra 	$L__BB0_99;

	mov.f32 	%f5479, 0f7FFFFFFF;

$L__BB0_99:
	add.f32 	%f1508, %f87, 0f40000000;
	mov.b32 	%r438, %f1508;
	setp.lt.s32 	%p135, %r438, 2139095040;
	@%p135 bra 	$L__BB0_104;

	setp.gtu.f32 	%p136, %f87, 0f7F800000;
	@%p136 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_101;

$L__BB0_103:
	add.f32 	%f5479, %f86, 0f40000000;
	bra.uni 	$L__BB0_104;

$L__BB0_101:
	setp.neu.f32 	%p137, %f87, 0f7F800000;
	@%p137 bra 	$L__BB0_104;

	selp.f32 	%f5479, 0fFF800000, 0f7F800000, %p6;

$L__BB0_104:
	add.f32 	%f5188, %f13, 0fBF800000;
	mul.f32 	%f5187, %f982, %f5188;
	sub.f32 	%f5186, %f5187, %f2;
	add.u64 	%rd1264, %SPL, 96;
	ld.param.u64 	%rd1263, [g2p2g_param_9];
	add.u64 	%rd1261, %SPL, 64;
	mul.f32 	%f1509, %f5479, 0f3F000000;
	setp.eq.f32 	%p138, %f86, 0f3F800000;
	selp.f32 	%f1510, 0f3F000000, %f1509, %p138;
	max.f32 	%f1511, %f13, 0fCF000000;
	cvt.rzi.s32.f32 	%r439, %f1511;
	add.s32 	%r440, %r439, -2;
	setp.gt.f32 	%p139, %f13, 0f4EFFFFFF;
	selp.b32 	%r441, 2147483645, %r440, %p139;
	setp.num.f32 	%p140, %f13, %f13;
	selp.b32 	%r442, %r441, -2, %p140;
	cvt.rn.f32.s32 	%f1512, %r442;
	mul.f32 	%f1513, %f1512, 0f3E800000;
	cvt.rmi.f32.f32 	%f1514, %f1513;
	setp.gt.f32 	%p141, %f1514, 0f4EFFFFFF;
	max.f32 	%f1515, %f1514, 0fCF000000;
	cvt.rzi.s32.f32 	%r443, %f1515;
	setp.num.f32 	%p142, %f1514, %f1514;
	shl.b32 	%r444, %r443, 2;
	selp.b32 	%r445, -4, %r444, %p141;
	selp.b32 	%r446, %r445, 0, %p142;
	sub.s32 	%r447, %r442, %r446;
	max.f32 	%f1516, %f14, 0fCF000000;
	cvt.rzi.s32.f32 	%r448, %f1516;
	add.s32 	%r449, %r448, -2;
	setp.gt.f32 	%p143, %f14, 0f4EFFFFFF;
	selp.b32 	%r450, 2147483645, %r449, %p143;
	setp.num.f32 	%p144, %f14, %f14;
	selp.b32 	%r451, %r450, -2, %p144;
	cvt.rn.f32.s32 	%f1517, %r451;
	mul.f32 	%f1518, %f1517, 0f3E800000;
	cvt.rmi.f32.f32 	%f1519, %f1518;
	setp.gt.f32 	%p145, %f1519, 0f4EFFFFFF;
	max.f32 	%f1520, %f1519, 0fCF000000;
	cvt.rzi.s32.f32 	%r452, %f1520;
	setp.num.f32 	%p146, %f1519, %f1519;
	shl.b32 	%r453, %r452, 2;
	selp.b32 	%r454, -4, %r453, %p145;
	selp.b32 	%r455, %r454, 0, %p146;
	sub.s32 	%r456, %r451, %r455;
	cvt.u64.u32 	%rd528, %r456;
	cvt.u64.u32 	%rd529, %r447;
	bfi.b64 	%rd530, %rd528, %rd529, 32, 32;
	mul.wide.u32 	%rd531, %r456, 8;
	and.b64  	%rd532, %rd531, 4294967288;
	add.s64 	%rd533, %rd530, %rd532;
	add.s64 	%rd66, %rd533, 9;
	and.b64  	%rd534, %rd66, 4294967295;
	add.f32 	%f98, %f982, %f982;
	add.f32 	%f1521, %f5186, %f98;
	add.f32 	%f1522, %f16, %f98;
	mul.f32 	%f1523, %f58, %f1510;
	mul.lo.s64 	%rd535, %rd534, 80;
	mov.u64 	%rd536, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd537, %rd536, %rd535;
	ld.shared.u64 	%rd538, [%rd537+1472];
	cvt.u32.u64 	%r457, %rd538;
	mov.b32 	%f1524, %r457;
	shr.u64 	%rd539, %rd538, 32;
	cvt.u32.u64 	%r458, %rd539;
	mov.b32 	%f1525, %r458;
	fma.rn.f32 	%f1526, %f1523, %f1524, 0f00000000;
	fma.rn.f32 	%f1527, %f1523, %f1525, 0f00000000;
	mul.f32 	%f1528, %f12, %f1523;
	mul.f32 	%f1529, %f1528, %f1524;
	mul.f32 	%f1530, %f1528, %f1525;
	fma.rn.f32 	%f1531, %f1521, %f1529, 0f00000000;
	fma.rn.f32 	%f1532, %f1521, %f1530, 0f00000000;
	fma.rn.f32 	%f1533, %f1522, %f1529, 0f00000000;
	fma.rn.f32 	%f1534, %f1522, %f1530, 0f00000000;
	ld.shared.f32 	%f1535, [%rd537+1476];
	mul.f32 	%f1536, %f1522, %f1535;
	fma.rn.f32 	%f1537, %f1521, %f1524, %f1536;
	mul.f32 	%f1538, %f1523, %f1537;
	fma.rn.f32 	%f1539, %f12, %f1538, 0f00000000;
	mul.f32 	%f99, %f982, 0f00000000;
	add.f32 	%f1540, %f16, %f99;
	ld.shared.u64 	%rd540, [%rd537+192];
	cvt.u32.u64 	%r459, %rd540;
	mov.b32 	%f1541, %r459;
	mul.f32 	%f1542, %f58, %f72;
	shr.u64 	%rd541, %rd540, 32;
	cvt.u32.u64 	%r460, %rd541;
	mov.b32 	%f1543, %r460;
	fma.rn.f32 	%f1544, %f1542, %f1541, %f1526;
	fma.rn.f32 	%f1545, %f1542, %f1543, %f1527;
	mul.f32 	%f1546, %f12, %f1542;
	mul.f32 	%f1547, %f1546, %f1541;
	mul.f32 	%f1548, %f1546, %f1543;
	fma.rn.f32 	%f1549, %f1521, %f1547, %f1531;
	fma.rn.f32 	%f1550, %f1521, %f1548, %f1532;
	fma.rn.f32 	%f1551, %f1540, %f1547, %f1533;
	fma.rn.f32 	%f1552, %f1540, %f1548, %f1534;
	ld.shared.f32 	%f1553, [%rd537+196];
	mul.f32 	%f1554, %f1540, %f1553;
	fma.rn.f32 	%f1555, %f1521, %f1541, %f1554;
	mul.f32 	%f1556, %f1542, %f1555;
	fma.rn.f32 	%f1557, %f12, %f1556, %f1539;
	ld.shared.u64 	%rd542, [%rd537+832];
	cvt.u32.u64 	%r461, %rd542;
	mov.b32 	%f1558, %r461;
	mul.f32 	%f1559, %f58, %f85;
	shr.u64 	%rd543, %rd542, 32;
	cvt.u32.u64 	%r462, %rd543;
	mov.b32 	%f1560, %r462;
	fma.rn.f32 	%f1561, %f1559, %f1558, %f1544;
	fma.rn.f32 	%f1562, %f1559, %f1560, %f1545;
	mul.f32 	%f1563, %f12, %f1559;
	mul.f32 	%f1564, %f1563, %f1558;
	mul.f32 	%f1565, %f1563, %f1560;
	add.f32 	%f1566, %f16, %f982;
	fma.rn.f32 	%f1567, %f1521, %f1564, %f1549;
	fma.rn.f32 	%f1568, %f1521, %f1565, %f1550;
	fma.rn.f32 	%f1569, %f1566, %f1564, %f1551;
	fma.rn.f32 	%f1570, %f1566, %f1565, %f1552;
	ld.shared.f32 	%f1571, [%rd537+836];
	mul.f32 	%f1572, %f1566, %f1571;
	fma.rn.f32 	%f1573, %f1521, %f1558, %f1572;
	mul.f32 	%f1574, %f1559, %f1573;
	fma.rn.f32 	%f1575, %f12, %f1574, %f1557;
	add.f32 	%f1576, %f5186, %f99;
	mul.f32 	%f1577, %f32, %f1510;
	ld.shared.u64 	%rd544, [%rd537+1312];
	cvt.u32.u64 	%r463, %rd544;
	mov.b32 	%f1578, %r463;
	shr.u64 	%rd545, %rd544, 32;
	cvt.u32.u64 	%r464, %rd545;
	mov.b32 	%f1579, %r464;
	fma.rn.f32 	%f1580, %f1577, %f1578, %f1561;
	fma.rn.f32 	%f1581, %f1577, %f1579, %f1562;
	mul.f32 	%f1582, %f12, %f1577;
	mul.f32 	%f1583, %f1582, %f1578;
	mul.f32 	%f1584, %f1582, %f1579;
	fma.rn.f32 	%f1585, %f1576, %f1583, %f1567;
	fma.rn.f32 	%f1586, %f1576, %f1584, %f1568;
	fma.rn.f32 	%f1587, %f1522, %f1583, %f1569;
	fma.rn.f32 	%f1588, %f1522, %f1584, %f1570;
	ld.shared.f32 	%f1589, [%rd537+1316];
	mul.f32 	%f1590, %f1522, %f1589;
	fma.rn.f32 	%f1591, %f1576, %f1578, %f1590;
	mul.f32 	%f1592, %f1577, %f1591;
	fma.rn.f32 	%f1593, %f12, %f1592, %f1575;
	ld.shared.u64 	%rd546, [%rd537+32];
	cvt.u32.u64 	%r465, %rd546;
	mov.b32 	%f1594, %r465;
	mul.f32 	%f1595, %f32, %f72;
	shr.u64 	%rd547, %rd546, 32;
	cvt.u32.u64 	%r466, %rd547;
	mov.b32 	%f1596, %r466;
	fma.rn.f32 	%f1597, %f1595, %f1594, %f1580;
	fma.rn.f32 	%f1598, %f1595, %f1596, %f1581;
	mul.f32 	%f1599, %f12, %f1595;
	mul.f32 	%f1600, %f1599, %f1594;
	mul.f32 	%f1601, %f1599, %f1596;
	fma.rn.f32 	%f1602, %f1576, %f1600, %f1585;
	fma.rn.f32 	%f1603, %f1576, %f1601, %f1586;
	fma.rn.f32 	%f1604, %f1540, %f1600, %f1587;
	fma.rn.f32 	%f1605, %f1540, %f1601, %f1588;
	ld.shared.f32 	%f1606, [%rd537+36];
	mul.f32 	%f1607, %f1540, %f1606;
	fma.rn.f32 	%f1608, %f1576, %f1594, %f1607;
	mul.f32 	%f1609, %f1595, %f1608;
	fma.rn.f32 	%f1610, %f12, %f1609, %f1593;
	ld.shared.u64 	%rd548, [%rd537+672];
	cvt.u32.u64 	%r467, %rd548;
	mov.b32 	%f1611, %r467;
	mul.f32 	%f1612, %f32, %f85;
	shr.u64 	%rd549, %rd548, 32;
	cvt.u32.u64 	%r468, %rd549;
	mov.b32 	%f1613, %r468;
	fma.rn.f32 	%f1614, %f1612, %f1611, %f1597;
	fma.rn.f32 	%f1615, %f1612, %f1613, %f1598;
	mul.f32 	%f1616, %f12, %f1612;
	mul.f32 	%f1617, %f1616, %f1611;
	mul.f32 	%f1618, %f1616, %f1613;
	fma.rn.f32 	%f1619, %f1576, %f1617, %f1602;
	fma.rn.f32 	%f1620, %f1576, %f1618, %f1603;
	fma.rn.f32 	%f1621, %f1566, %f1617, %f1604;
	fma.rn.f32 	%f1622, %f1566, %f1618, %f1605;
	ld.shared.f32 	%f1623, [%rd537+676];
	mul.f32 	%f1624, %f1566, %f1623;
	fma.rn.f32 	%f1625, %f1576, %f1611, %f1624;
	mul.f32 	%f1626, %f1612, %f1625;
	fma.rn.f32 	%f1627, %f12, %f1626, %f1610;
	mul.f32 	%f1628, %f45, %f1510;
	ld.shared.u64 	%rd550, [%rd537+1392];
	cvt.u32.u64 	%r469, %rd550;
	mov.b32 	%f1629, %r469;
	shr.u64 	%rd551, %rd550, 32;
	cvt.u32.u64 	%r470, %rd551;
	mov.b32 	%f1630, %r470;
	fma.rn.f32 	%f1631, %f1628, %f1629, %f1614;
	fma.rn.f32 	%f1632, %f1628, %f1630, %f1615;
	mul.f32 	%f1633, %f12, %f1628;
	mul.f32 	%f1634, %f1633, %f1629;
	mul.f32 	%f1635, %f1633, %f1630;
	add.f32 	%f1636, %f5186, %f982;
	fma.rn.f32 	%f1637, %f1636, %f1634, %f1619;
	fma.rn.f32 	%f1638, %f1636, %f1635, %f1620;
	fma.rn.f32 	%f1639, %f1522, %f1634, %f1621;
	fma.rn.f32 	%f1640, %f1522, %f1635, %f1622;
	ld.shared.f32 	%f1641, [%rd537+1396];
	mul.f32 	%f1642, %f1522, %f1641;
	fma.rn.f32 	%f1643, %f1636, %f1629, %f1642;
	mul.f32 	%f1644, %f1628, %f1643;
	fma.rn.f32 	%f1645, %f12, %f1644, %f1627;
	ld.shared.u64 	%rd552, [%rd537+112];
	cvt.u32.u64 	%r471, %rd552;
	mov.b32 	%f1646, %r471;
	mul.f32 	%f1647, %f45, %f72;
	shr.u64 	%rd553, %rd552, 32;
	cvt.u32.u64 	%r472, %rd553;
	mov.b32 	%f1648, %r472;
	fma.rn.f32 	%f1649, %f1647, %f1646, %f1631;
	fma.rn.f32 	%f1650, %f1647, %f1648, %f1632;
	mul.f32 	%f1651, %f12, %f1647;
	mul.f32 	%f1652, %f1651, %f1646;
	mul.f32 	%f1653, %f1651, %f1648;
	fma.rn.f32 	%f1654, %f1636, %f1652, %f1637;
	fma.rn.f32 	%f1655, %f1636, %f1653, %f1638;
	fma.rn.f32 	%f1656, %f1540, %f1652, %f1639;
	fma.rn.f32 	%f1657, %f1540, %f1653, %f1640;
	ld.shared.f32 	%f1658, [%rd537+116];
	mul.f32 	%f1659, %f1540, %f1658;
	fma.rn.f32 	%f1660, %f1636, %f1646, %f1659;
	mul.f32 	%f1661, %f1647, %f1660;
	fma.rn.f32 	%f1662, %f12, %f1661, %f1645;
	ld.shared.u64 	%rd554, [%rd537+752];
	cvt.u32.u64 	%r473, %rd554;
	mov.b32 	%f1663, %r473;
	mul.f32 	%f1664, %f45, %f85;
	shr.u64 	%rd555, %rd554, 32;
	cvt.u32.u64 	%r474, %rd555;
	mov.b32 	%f1665, %r474;
	fma.rn.f32 	%f5481, %f1664, %f1663, %f1649;
	fma.rn.f32 	%f5480, %f1664, %f1665, %f1650;
	mul.f32 	%f1666, %f12, %f1664;
	mul.f32 	%f1667, %f1666, %f1663;
	mul.f32 	%f1668, %f1666, %f1665;
	fma.rn.f32 	%f5536, %f1636, %f1667, %f1654;
	fma.rn.f32 	%f5537, %f1636, %f1668, %f1655;
	fma.rn.f32 	%f5538, %f1566, %f1667, %f1656;
	fma.rn.f32 	%f5539, %f1566, %f1668, %f1657;
	ld.shared.f32 	%f1669, [%rd537+756];
	mul.f32 	%f1670, %f1566, %f1669;
	fma.rn.f32 	%f1671, %f1636, %f1663, %f1670;
	mul.f32 	%f1672, %f1664, %f1671;
	fma.rn.f32 	%f106, %f12, %f1672, %f1662;
	st.local.v4.f32 	[%rd1261], {%f5536, %f5537, %f5538, %f5539};
	cvta.to.global.u64 	%rd558, %rd1263;
	mul.lo.s64 	%rd559, %rd65, 96;
	add.s64 	%rd67, %rd558, %rd559;
	mov.b32 	%r475, %f5481;
	mov.b32 	%r476, %f5480;
	st.local.v2.u32 	[%rd1264], {%r475, %r476};
	ld.global.u32 	%r12, [%rd67];
	setp.eq.s16 	%p147, %rs9, 0;
	mov.b64 	%rd1322, {%r475, %r476};
	@%p147 bra 	$L__BB0_106;

	add.u64 	%rd1266, %SPL, 96;
	st.local.u64 	[%rd1266], %rd64;
	cvt.u32.u64 	%r477, %rd64;
	mov.b32 	%f5481, %r477;
	shr.u64 	%rd564, %rd64, 32;
	cvt.u32.u64 	%r478, %rd564;
	mov.b32 	%f5480, %r478;
	mov.u64 	%rd1322, %rd64;

$L__BB0_106:
	add.u64 	%rd1270, %SP, 96;
	add.u64 	%rd1316, %SP, 96;
	cvta.to.local.u64 	%rd1314, %rd1316;
	add.s64 	%rd1320, %rd1314, 8;
	mov.u64 	%rd1321, 2;
	mov.u64 	%rd1315, %rd1314;
	mov.u64 	%rd1317, %rd1314;
	mov.u64 	%rd1318, %rd1314;
	mov.u64 	%rd1319, %rd1316;

$L__BB0_107:
	setp.eq.s64 	%p148, %rd1321, 0;
	@%p148 bra 	$L__BB0_110;

	add.s64 	%rd1321, %rd1321, -1;
	add.s64 	%rd566, %rd1314, 8;
	setp.eq.s64 	%p149, %rd1317, %rd1320;
	selp.b64 	%rd1314, %rd566, %rd1314, %p149;
	add.s64 	%rd567, %rd1315, 8;
	selp.b64 	%rd1315, %rd567, %rd1315, %p149;
	add.s64 	%rd568, %rd1316, 8;
	selp.b64 	%rd1316, %rd568, %rd1316, %p149;
	selp.b64 	%rd569, %rd566, %rd1317, %p149;
	selp.b64 	%rd570, %rd567, %rd1318, %p149;
	selp.b64 	%rd571, %rd568, %rd1319, %p149;
	add.s64 	%rd572, %rd1317, 8;
	selp.b64 	%rd1320, %rd572, %rd1320, %p149;
	setp.eq.s64 	%p150, %rd1321, 0;
	add.s64 	%rd573, %rd569, 4;
	add.s64 	%rd574, %rd570, 4;
	add.s64 	%rd575, %rd571, 4;
	selp.b64 	%rd1317, %rd569, %rd573, %p150;
	selp.b64 	%rd1318, %rd570, %rd574, %p150;
	selp.b64 	%rd1319, %rd571, %rd575, %p150;
	ld.local.f32 	%f1673, [%rd570];
	abs.f32 	%f1674, %f1673;
	mul.f32 	%f1675, %f1674, %f980;
	setp.ltu.f32 	%p151, %f1675, %f982;
	@%p151 bra 	$L__BB0_107;

	setp.nan.f32 	%p152, %f5481, %f5481;
	mov.b32 	%r479, %f5481;
	setp.lt.s32 	%p153, %r479, 0;
	selp.f32 	%f1676, 0fBF800000, 0f3F800000, %p153;
	selp.f32 	%f1677, 0f7FC00000, %f1676, %p152;
	mul.f32 	%f1678, %f982, %f1677;
	mov.b32 	%r480, %f5480;
	setp.lt.s32 	%p154, %r480, 0;
	selp.f32 	%f1679, 0fBF800000, 0f3F800000, %p154;
	setp.nan.f32 	%p155, %f5480, %f5480;
	selp.f32 	%f1680, 0f7FC00000, %f1679, %p155;
	mul.f32 	%f1681, %f982, %f1680;
	div.rn.f32 	%f1682, %f1681, %f980;
	mov.b32 	%r481, %f1682;
	div.rn.f32 	%f1683, %f1678, %f980;
	mov.b32 	%r482, %f1683;
	add.u64 	%rd577, %SPL, 96;
	st.local.v2.f32 	[%rd577], {%f1683, %f1682};
	mov.b64 	%rd1322, {%r482, %r481};

$L__BB0_110:
	cvt.u32.u64 	%r483, %rd1322;
	mov.b32 	%f1684, %r483;
	shr.u64 	%rd578, %rd1322, 32;
	cvt.u32.u64 	%r484, %rd578;
	mov.b32 	%f1685, %r484;
	fma.rn.f32 	%f115, %f1684, %f980, %f2;
	fma.rn.f32 	%f116, %f1685, %f980, %f3;
	setp.eq.s32 	%p156, %r12, 2;
	@%p156 bra 	$L__BB0_112;
	bra.uni 	$L__BB0_111;

$L__BB0_112:
	mul.f32 	%f1699, %f106, %f980;
	fma.rn.f32 	%f5484, %f1699, %f7, %f7;
	mov.u64 	%rd1323, %rd522;
	bra.uni 	$L__BB0_113;

$L__BB0_111:
	mul.f32 	%f1686, %f5536, %f980;
	mul.f32 	%f1687, %f5537, %f980;
	mul.f32 	%f1688, %f5538, %f980;
	mul.f32 	%f1689, %f1688, %f5534;
	fma.rn.f32 	%f1690, %f1686, %f7, %f1689;
	mul.f32 	%f1691, %f5539, %f980;
	mul.f32 	%f1692, %f1691, %f5534;
	fma.rn.f32 	%f1693, %f1687, %f7, %f1692;
	mul.f32 	%f1694, %f1688, %f10;
	fma.rn.f32 	%f1695, %f1686, %f5533, %f1694;
	mul.f32 	%f1696, %f1691, %f10;
	fma.rn.f32 	%f1697, %f1687, %f5533, %f1696;
	add.f32 	%f5534, %f5534, %f1693;
	add.f32 	%f1698, %f7, %f1690;
	st.local.v2.f32 	[%rd522], {%f1698, %f5534};
	add.f32 	%f5533, %f1695, %f5533;
	st.local.f32 	[%rd522+8], %f5533;
	add.f32 	%f5484, %f1697, %f10;
	add.s64 	%rd1323, %rd522, 12;

$L__BB0_113:
	st.local.f32 	[%rd1323], %f5484;
	ld.global.u32 	%r13, [%rd67+32];
	setp.eq.s32 	%p157, %r13, 5;
	@%p157 bra 	$L__BB0_341;
	bra.uni 	$L__BB0_114;

$L__BB0_341:
	setp.eq.s16 	%p463, %rs8, 0;
	@%p463 bra 	$L__BB0_343;

	mov.f32 	%f5536, 0f00000000;
	add.u64 	%rd1230, %SPL, 64;
	add.u64 	%rd839, %SPL, 96;
	st.local.v2.f32 	[%rd839], {%f5536, %f5536};
	st.local.v4.f32 	[%rd1230], {%f5536, %f5536, %f5536, %f5536};
	mov.f32 	%f5537, %f5536;
	mov.f32 	%f5538, %f5536;
	mov.f32 	%f5539, %f5536;

$L__BB0_343:
	add.u64 	%rd1291, %SPL, 80;
	ld.local.f32 	%f5638, [%rd1291+12];
	ld.local.f32 	%f5549, [%rd1291];
	mul.f32 	%f3217, %f5549, %f5638;
	mul.f32 	%f438, %f5533, %f5534;
	sub.f32 	%f439, %f3217, %f438;
	div.rn.f32 	%f440, %f4, %f5;
	div.rn.f32 	%f3218, %f440, %f439;
	setp.eq.f32 	%p464, %f3218, 0f00000000;
	setp.ne.s16 	%p465, %rs7, 0;
	or.pred  	%p466, %p465, %p464;
	@%p466 bra 	$L__BB0_626;
	bra.uni 	$L__BB0_344;

$L__BB0_626:
	add.u64 	%rd1297, %SPL, 80;
	add.u64 	%rd1070, %SPL, 32;
	mov.u64 	%rd1071, 0;
	st.local.v2.u64 	[%rd1070], {%rd1071, %rd1071};
	mov.u32 	%r1693, 1065353216;
	st.local.u32 	[%rd1070], %r1693;
	st.local.u32 	[%rd1070+12], %r1693;
	ld.local.v2.u64 	{%rd1072, %rd1073}, [%rd1070];
	mov.b64 	{%r1694, %r1695}, %rd1073;
	mov.b64 	{%r1696, %r1697}, %rd1072;
	st.local.v2.u64 	[%rd1297], {%rd1072, %rd1073};
	mov.b32 	%f5549, %r1696;
	mov.b32 	%f5534, %r1697;
	mov.b32 	%f5533, %r1694;
	mov.b32 	%f5638, %r1695;
	mov.u16 	%rs35, 1;
	bra.uni 	$L__BB0_627;

$L__BB0_114:
	add.u64 	%rd1359, %SP, 32;
	cvta.to.local.u64 	%rd1327, %rd1359;
	add.s64 	%rd94, %rd1327, 24;
	cvt.u16.u32 	%rs12, %r13;
	setp.gt.s16 	%p158, %rs12, 2;
	@%p158 bra 	$L__BB0_117;

	setp.eq.s16 	%p161, %rs12, 1;
	@%p161 bra 	$L__BB0_190;

	setp.eq.s16 	%p162, %rs12, 2;
	@%p162 bra 	$L__BB0_146;
	bra.uni 	$L__BB0_284;

$L__BB0_146:
	ld.global.u64 	%rd628, [%rd67+56];
	mul.wide.u32 	%rd629, %r8, 16;
	add.s64 	%rd630, %rd628, %rd629;
	add.s64 	%rd106, %rd630, 4;
	ld.global.f32 	%f155, [%rd67+44];
	ld.global.f32 	%f156, [%rd67+40];
	ld.local.v4.f32 	{%f1887, %f1888, %f1889, %f1890}, [%rd522];
	add.f32 	%f1893, %f1890, %f1887;
	mul.f32 	%f157, %f1893, 0f3F000000;
	sub.f32 	%f1894, %f1887, %f1890;
	mul.f32 	%f1895, %f1894, 0f3F000000;
	add.f32 	%f1898, %f1888, %f1889;
	mul.f32 	%f1899, %f1898, 0f3F000000;
	sub.f32 	%f1900, %f1888, %f1889;
	mul.f32 	%f158, %f1900, 0f3F000000;
	mul.f32 	%f1901, %f158, %f158;
	fma.rn.f32 	%f1902, %f157, %f157, %f1901;
	sqrt.rn.f32 	%f1903, %f1902;
	mul.f32 	%f1904, %f1899, %f1899;
	fma.rn.f32 	%f1905, %f1895, %f1895, %f1904;
	sqrt.rn.f32 	%f1906, %f1905;
	add.f32 	%f159, %f1903, %f1906;
	sub.f32 	%f160, %f1903, %f1906;
	abs.f32 	%f161, %f1895;
	abs.f32 	%f162, %f1899;
	setp.eq.f32 	%p204, %f161, 0f00000000;
	setp.eq.f32 	%p205, %f162, 0f00000000;
	and.pred  	%p206, %p204, %p205;
	mov.b32 	%r56, %f1895;
	mov.b32 	%r602, %f1899;
	and.b32  	%r57, %r602, -2147483648;
	@%p206 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_147;

$L__BB0_150:
	shr.s32 	%r607, %r56, 31;
	and.b32  	%r608, %r607, 1078530011;
	or.b32  	%r609, %r608, %r57;
	mov.b32 	%f5489, %r609;
	bra.uni 	$L__BB0_151;

$L__BB0_344:
	@%p156 bra 	$L__BB0_346;

	abs.f32 	%f3219, %f5549;
	setp.gt.f32 	%p468, %f3219, 0f461C4000;
	@%p468 bra 	$L__BB0_626;

$L__BB0_346:
	ld.global.u16 	%rs5, [%rd67];
	mov.f32 	%f5550, 0f00000000;
	setp.eq.s16 	%p469, %rs5, 0;
	@%p469 bra 	$L__BB0_366;

	setp.ne.s16 	%p470, %rs5, 1;
	@%p470 bra 	$L__BB0_386;

	mov.f32 	%f5363, 0f3102E308;
	mov.f32 	%f5362, 0fBF317218;
	mov.f32 	%f5361, 0f3FB8AA3B;
	mov.f32 	%f5360, 0f35BFBE8E;
	mov.f32 	%f5359, 0f3F317200;
	mov.f32 	%f5358, 0f3DAAAABD;
	mov.f32 	%f5357, 0f3C4CAF63;
	mov.f32 	%f5356, 0f3B18F0FE;
	mov.b32 	%f5546, %r10;
	ld.global.u64 	%rd844, [%rd67+24];
	mul.wide.u32 	%rd845, %r8, 16;
	add.s64 	%rd846, %rd844, %rd845;
	ld.f32 	%f442, [%rd846+8];
	ld.global.f32 	%f443, [%rd67+16];
	mul.f32 	%f3224, %f442, %f443;
	mul.f32 	%f444, %f3224, 0f3F000000;
	mul.f32 	%f3225, %f5533, %f5533;
	fma.rn.f32 	%f3226, %f5549, %f5549, %f3225;
	mul.f32 	%f3227, %f5638, %f5638;
	fma.rn.f32 	%f3228, %f5534, %f5534, %f3227;
	add.f32 	%f3229, %f3226, 0f00000000;
	mov.f32 	%f3230, 0f00000000;
	add.f32 	%f445, %f3229, %f3228;
	mov.f32 	%f3231, 0fBF000000;
	cvt.rzi.f32.f32 	%f3232, %f3231;
	add.f32 	%f3233, %f3232, %f3232;
	mov.f32 	%f3234, 0fBF800000;
	sub.f32 	%f3235, %f3234, %f3233;
	abs.f32 	%f446, %f3235;
	abs.f32 	%f447, %f439;
	setp.lt.f32 	%p471, %f447, 0f00800000;
	mul.f32 	%f3236, %f447, 0f4B800000;
	selp.f32 	%f3237, %f3236, %f447, %p471;
	selp.f32 	%f3238, 0fC3170000, 0fC2FE0000, %p471;
	mov.b32 	%r1143, %f3237;
	and.b32  	%r1144, %r1143, 8388607;
	or.b32  	%r1145, %r1144, 1065353216;
	mov.b32 	%f3239, %r1145;
	shr.u32 	%r1146, %r1143, 23;
	cvt.rn.f32.u32 	%f3240, %r1146;
	add.f32 	%f3241, %f3238, %f3240;
	setp.gt.f32 	%p472, %f3239, 0f3FB504F3;
	mul.f32 	%f3242, %f3239, 0f3F000000;
	add.f32 	%f3243, %f3241, 0f3F800000;
	selp.f32 	%f3244, %f3243, %f3241, %p472;
	selp.f32 	%f3245, %f3242, %f3239, %p472;
	add.f32 	%f3246, %f3245, 0fBF800000;
	add.f32 	%f3222, %f3245, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3221,%f3222;
	// end inline asm
	add.f32 	%f3247, %f3246, %f3246;
	mul.f32 	%f3248, %f3221, %f3247;
	mul.f32 	%f3249, %f3248, %f3248;
	fma.rn.f32 	%f3252, %f5356, %f3249, %f5357;
	fma.rn.f32 	%f3254, %f3252, %f3249, %f5358;
	mul.rn.f32 	%f3255, %f3254, %f3249;
	mul.rn.f32 	%f3256, %f3255, %f3248;
	sub.f32 	%f3257, %f3246, %f3248;
	add.f32 	%f3258, %f3257, %f3257;
	neg.f32 	%f3259, %f3248;
	fma.rn.f32 	%f3260, %f3259, %f3246, %f3258;
	mul.rn.f32 	%f3261, %f3221, %f3260;
	add.f32 	%f3262, %f3256, %f3248;
	sub.f32 	%f3263, %f3248, %f3262;
	add.f32 	%f3264, %f3256, %f3263;
	add.f32 	%f3265, %f3261, %f3264;
	add.f32 	%f3266, %f3262, %f3265;
	sub.f32 	%f3267, %f3262, %f3266;
	add.f32 	%f3268, %f3265, %f3267;
	mul.rn.f32 	%f3270, %f3244, %f5359;
	mul.rn.f32 	%f3272, %f3244, %f5360;
	add.f32 	%f3273, %f3270, %f3266;
	sub.f32 	%f3274, %f3270, %f3273;
	add.f32 	%f3275, %f3266, %f3274;
	add.f32 	%f3276, %f3268, %f3275;
	add.f32 	%f3277, %f3272, %f3276;
	add.f32 	%f3278, %f3273, %f3277;
	sub.f32 	%f3279, %f3273, %f3278;
	add.f32 	%f3280, %f3277, %f3279;
	mul.rn.f32 	%f3281, %f3234, %f3278;
	neg.f32 	%f3282, %f3281;
	fma.rn.f32 	%f3283, %f3234, %f3278, %f3282;
	fma.rn.f32 	%f3284, %f3234, %f3280, %f3283;
	fma.rn.f32 	%f3285, %f3230, %f3278, %f3284;
	add.rn.f32 	%f3286, %f3281, %f3285;
	neg.f32 	%f3287, %f3286;
	add.rn.f32 	%f3288, %f3281, %f3287;
	add.rn.f32 	%f3289, %f3288, %f3285;
	mov.b32 	%r1147, %f3286;
	setp.eq.s32 	%p473, %r1147, 1118925336;
	add.s32 	%r1148, %r1147, -1;
	mov.b32 	%f3290, %r1148;
	add.f32 	%f3291, %f3289, 0f37000000;
	selp.f32 	%f448, %f3291, %f3289, %p473;
	selp.f32 	%f3292, %f3290, %f3286, %p473;
	mul.rn.f32 	%f3294, %f3292, %f5361;
	cvt.rzi.f32.f32 	%f3295, %f3294;
	abs.f32 	%f3296, %f3295;
	setp.gt.f32 	%p474, %f3296, 0f42FC0000;
	mov.b32 	%r1149, %f3295;
	and.b32  	%r1150, %r1149, -2147483648;
	or.b32  	%r1151, %r1150, 1123811328;
	mov.b32 	%f3297, %r1151;
	selp.f32 	%f3298, %f3297, %f3295, %p474;
	fma.rn.f32 	%f3300, %f3298, %f5362, %f3292;
	fma.rn.f32 	%f3302, %f3298, %f5363, %f3300;
	mul.f32 	%f3303, %f3302, 0f3FB8AA3B;
	add.f32 	%f3304, %f3298, 0f4B40007F;
	mov.b32 	%r1152, %f3304;
	shl.b32 	%r1153, %r1152, 23;
	mov.b32 	%f3305, %r1153;
	ex2.approx.ftz.f32 	%f3306, %f3303;
	mul.f32 	%f449, %f3306, %f3305;
	setp.eq.f32 	%p475, %f449, 0f7F800000;
	mov.f32 	%f5540, 0f7F800000;
	@%p475 bra 	$L__BB0_350;

	fma.rn.f32 	%f5540, %f449, %f448, %f449;

$L__BB0_350:
	setp.lt.f32 	%p476, %f439, 0f00000000;
	setp.eq.f32 	%p477, %f446, 0f3F800000;
	and.pred  	%p11, %p476, %p477;
	setp.eq.f32 	%p478, %f439, 0f00000000;
	@%p478 bra 	$L__BB0_354;
	bra.uni 	$L__BB0_351;

$L__BB0_354:
	add.f32 	%f3311, %f439, %f439;
	mov.b32 	%r1156, %f3311;
	or.b32  	%r1157, %r1156, 2139095040;
	mov.b32 	%f3312, %r1157;
	selp.f32 	%f5542, %f3312, 0f7F800000, %p477;
	bra.uni 	$L__BB0_355;

$L__BB0_117:
	setp.eq.s16 	%p159, %rs12, 4;
	@%p159 bra 	$L__BB0_341;

	setp.ne.s16 	%p160, %rs12, 3;
	@%p160 bra 	$L__BB0_284;

	ld.global.u64 	%rd584, [%rd67+56];
	mul.wide.u32 	%rd585, %r8, 16;
	add.s64 	%rd586, %rd584, %rd585;
	add.s64 	%rd95, %rd586, 8;
	ld.local.v4.f32 	{%f1700, %f1701, %f1702, %f1703}, [%rd522];
	add.f32 	%f1706, %f1703, %f1700;
	mul.f32 	%f124, %f1706, 0f3F000000;
	sub.f32 	%f1707, %f1700, %f1703;
	mul.f32 	%f1708, %f1707, 0f3F000000;
	add.f32 	%f1711, %f1701, %f1702;
	mul.f32 	%f1712, %f1711, 0f3F000000;
	sub.f32 	%f1713, %f1701, %f1702;
	mul.f32 	%f125, %f1713, 0f3F000000;
	mul.f32 	%f1714, %f125, %f125;
	fma.rn.f32 	%f1715, %f124, %f124, %f1714;
	sqrt.rn.f32 	%f1716, %f1715;
	mul.f32 	%f1717, %f1712, %f1712;
	fma.rn.f32 	%f1718, %f1708, %f1708, %f1717;
	sqrt.rn.f32 	%f1719, %f1718;
	add.f32 	%f126, %f1716, %f1719;
	sub.f32 	%f127, %f1716, %f1719;
	abs.f32 	%f128, %f1708;
	abs.f32 	%f129, %f1712;
	setp.eq.f32 	%p163, %f128, 0f00000000;
	setp.eq.f32 	%p164, %f129, 0f00000000;
	and.pred  	%p165, %p163, %p164;
	mov.b32 	%r14, %f1708;
	mov.b32 	%r485, %f1712;
	and.b32  	%r15, %r485, -2147483648;
	@%p165 bra 	$L__BB0_123;
	bra.uni 	$L__BB0_120;

$L__BB0_123:
	shr.s32 	%r490, %r14, 31;
	and.b32  	%r491, %r490, 1078530011;
	or.b32  	%r492, %r491, %r15;
	mov.b32 	%f5485, %r492;
	bra.uni 	$L__BB0_124;

$L__BB0_190:
	ld.global.u64 	%rd710, [%rd67+64];
	mul.wide.u32 	%rd711, %r8, 16;
	add.s64 	%rd131, %rd710, %rd711;
	ld.f32 	%f5520, [%rd131];
	ld.global.f32 	%f211, [%rd67+52];
	ld.global.f32 	%f212, [%rd67+56];
	ld.global.f32 	%f213, [%rd67+60];
	ld.local.v2.u64 	{%rd1342, %rd1343}, [%rd522];
	mov.b64 	{%r734, %r735}, %rd1343;
	mov.b64 	{%r736, %r737}, %rd1342;
	mov.b32 	%f2147, %r736;
	mov.b32 	%f2148, %r735;
	add.f32 	%f2149, %f2148, %f2147;
	mul.f32 	%f214, %f2149, 0f3F000000;
	sub.f32 	%f2150, %f2147, %f2148;
	mul.f32 	%f2151, %f2150, 0f3F000000;
	mov.b32 	%f2152, %r737;
	mov.b32 	%f2153, %r734;
	add.f32 	%f2154, %f2152, %f2153;
	mul.f32 	%f2155, %f2154, 0f3F000000;
	sub.f32 	%f2156, %f2152, %f2153;
	mul.f32 	%f215, %f2156, 0f3F000000;
	mul.f32 	%f2157, %f215, %f215;
	fma.rn.f32 	%f2158, %f214, %f214, %f2157;
	sqrt.rn.f32 	%f2159, %f2158;
	mul.f32 	%f2160, %f2155, %f2155;
	fma.rn.f32 	%f2161, %f2151, %f2151, %f2160;
	sqrt.rn.f32 	%f2162, %f2161;
	add.f32 	%f216, %f2159, %f2162;
	sub.f32 	%f2163, %f2159, %f2162;
	setp.lt.f32 	%p266, %f2163, 0f00000000;
	selp.f32 	%f217, 0fBF800000, 0f3F800000, %p266;
	mul.f32 	%f218, %f2163, %f217;
	abs.f32 	%f219, %f2151;
	abs.f32 	%f220, %f2155;
	setp.eq.f32 	%p267, %f219, 0f00000000;
	setp.eq.f32 	%p268, %f220, 0f00000000;
	and.pred  	%p269, %p267, %p268;
	mov.b32 	%r98, %f2151;
	mov.b32 	%r738, %f2155;
	and.b32  	%r99, %r738, -2147483648;
	@%p269 bra 	$L__BB0_194;
	bra.uni 	$L__BB0_191;

$L__BB0_194:
	shr.s32 	%r743, %r98, 31;
	and.b32  	%r744, %r743, 1078530011;
	or.b32  	%r745, %r744, %r99;
	mov.b32 	%f5497, %r745;
	bra.uni 	$L__BB0_195;

$L__BB0_284:
	mov.b32 	%f2832, %r10;
	ld.global.u64 	%rd751, [%rd67+72];
	mul.wide.u32 	%rd752, %r8, 16;
	add.s64 	%rd753, %rd751, %rd752;
	add.s64 	%rd156, %rd753, 4;
	ld.global.u8 	%rs25, [%rd67+64];
	setp.ne.s16 	%p390, %rs25, 0;
	setp.neu.f32 	%p391, %f2832, 0f00000000;
	and.pred  	%p392, %p391, %p390;
	@%p392 bra 	$L__BB0_341;

	ld.local.v4.f32 	{%f2833, %f2834, %f2835, %f2836}, [%rd522];
	add.f32 	%f2839, %f2836, %f2833;
	mul.f32 	%f348, %f2839, 0f3F000000;
	sub.f32 	%f2840, %f2833, %f2836;
	mul.f32 	%f2841, %f2840, 0f3F000000;
	add.f32 	%f2844, %f2834, %f2835;
	mul.f32 	%f2845, %f2844, 0f3F000000;
	sub.f32 	%f2846, %f2834, %f2835;
	mul.f32 	%f349, %f2846, 0f3F000000;
	mul.f32 	%f2847, %f349, %f349;
	fma.rn.f32 	%f2848, %f348, %f348, %f2847;
	sqrt.rn.f32 	%f2849, %f2848;
	mul.f32 	%f2850, %f2845, %f2845;
	fma.rn.f32 	%f2851, %f2841, %f2841, %f2850;
	sqrt.rn.f32 	%f2852, %f2851;
	add.f32 	%f350, %f2849, %f2852;
	sub.f32 	%f2853, %f2849, %f2852;
	setp.lt.f32 	%p393, %f2853, 0f00000000;
	selp.f32 	%f351, 0fBF800000, 0f3F800000, %p393;
	mul.f32 	%f352, %f2853, %f351;
	abs.f32 	%f353, %f2841;
	abs.f32 	%f354, %f2845;
	setp.eq.f32 	%p394, %f353, 0f00000000;
	setp.eq.f32 	%p395, %f354, 0f00000000;
	and.pred  	%p396, %p394, %p395;
	mov.b32 	%r141, %f2841;
	mov.b32 	%r958, %f2845;
	and.b32  	%r142, %r958, -2147483648;
	@%p396 bra 	$L__BB0_289;
	bra.uni 	$L__BB0_286;

$L__BB0_289:
	shr.s32 	%r963, %r141, 31;
	and.b32  	%r964, %r963, 1078530011;
	or.b32  	%r965, %r964, %r142;
	mov.b32 	%f5521, %r965;
	bra.uni 	$L__BB0_290;

$L__BB0_366:
	add.u64 	%rd1295, %SPL, 80;
	ld.global.u64 	%rd847, [%rd67+24];
	mul.wide.u32 	%rd848, %r8, 16;
	add.s64 	%rd849, %rd847, %rd848;
	ld.f32 	%f470, [%rd849+8];
	ld.local.v4.f32 	{%f5549, %f3356, %f3357, %f3358}, [%rd1295];
	mul.f32 	%f3362, %f3358, %f5549;
	mul.f32 	%f3363, %f3357, %f3356;
	sub.f32 	%f472, %f3362, %f3363;
	add.f32 	%f3364, %f3358, %f5549;
	mul.f32 	%f473, %f3364, 0f3F000000;
	sub.f32 	%f3365, %f5549, %f3358;
	mul.f32 	%f3366, %f3365, 0f3F000000;
	add.f32 	%f3367, %f3356, %f3357;
	mul.f32 	%f3368, %f3367, 0f3F000000;
	sub.f32 	%f3369, %f3356, %f3357;
	mul.f32 	%f474, %f3369, 0f3F000000;
	mul.f32 	%f3370, %f474, %f474;
	fma.rn.f32 	%f475, %f473, %f473, %f3370;
	mul.f32 	%f3371, %f3368, %f3368;
	fma.rn.f32 	%f476, %f3366, %f3366, %f3371;
	abs.f32 	%f477, %f3366;
	abs.f32 	%f478, %f3368;
	setp.eq.f32 	%p490, %f477, 0f00000000;
	setp.eq.f32 	%p491, %f478, 0f00000000;
	and.pred  	%p492, %p490, %p491;
	mov.b32 	%r203, %f3366;
	mov.b32 	%r1163, %f3368;
	and.b32  	%r204, %r1163, -2147483648;
	@%p492 bra 	$L__BB0_370;
	bra.uni 	$L__BB0_367;

$L__BB0_370:
	shr.s32 	%r1168, %r203, 31;
	and.b32  	%r1169, %r1168, 1078530011;
	or.b32  	%r1170, %r1169, %r204;
	mov.b32 	%f5547, %r1170;
	bra.uni 	$L__BB0_371;

$L__BB0_191:
	setp.eq.f32 	%p270, %f219, 0f7F800000;
	setp.eq.f32 	%p271, %f220, 0f7F800000;
	and.pred  	%p272, %p270, %p271;
	@%p272 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_192;

$L__BB0_193:
	setp.lt.s32 	%p276, %r98, 0;
	selp.b32 	%r741, 1075235812, 1061752795, %p276;
	or.b32  	%r742, %r741, %r99;
	mov.b32 	%f5497, %r742;
	bra.uni 	$L__BB0_195;

$L__BB0_147:
	setp.eq.f32 	%p207, %f161, 0f7F800000;
	setp.eq.f32 	%p208, %f162, 0f7F800000;
	and.pred  	%p209, %p207, %p208;
	@%p209 bra 	$L__BB0_149;
	bra.uni 	$L__BB0_148;

$L__BB0_149:
	setp.lt.s32 	%p213, %r56, 0;
	selp.b32 	%r605, 1075235812, 1061752795, %p213;
	or.b32  	%r606, %r605, %r57;
	mov.b32 	%f5489, %r606;
	bra.uni 	$L__BB0_151;

$L__BB0_120:
	setp.eq.f32 	%p166, %f128, 0f7F800000;
	setp.eq.f32 	%p167, %f129, 0f7F800000;
	and.pred  	%p168, %p166, %p167;
	@%p168 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_121;

$L__BB0_122:
	setp.lt.s32 	%p172, %r14, 0;
	selp.b32 	%r488, 1075235812, 1061752795, %p172;
	or.b32  	%r489, %r488, %r15;
	mov.b32 	%f5485, %r489;
	bra.uni 	$L__BB0_124;

$L__BB0_367:
	setp.eq.f32 	%p493, %f477, 0f7F800000;
	setp.eq.f32 	%p494, %f478, 0f7F800000;
	and.pred  	%p495, %p493, %p494;
	@%p495 bra 	$L__BB0_369;
	bra.uni 	$L__BB0_368;

$L__BB0_369:
	setp.lt.s32 	%p499, %r203, 0;
	selp.b32 	%r1166, 1075235812, 1061752795, %p499;
	or.b32  	%r1167, %r1166, %r204;
	mov.b32 	%f5547, %r1167;
	bra.uni 	$L__BB0_371;

$L__BB0_351:
	mov.b32 	%r1154, %f5540;
	xor.b32  	%r1155, %r1154, -2147483648;
	mov.b32 	%f3307, %r1155;
	selp.f32 	%f5542, %f3307, %f5540, %p11;
	setp.geu.f32 	%p479, %f439, 0f00000000;
	@%p479 bra 	$L__BB0_355;

	cvt.rzi.f32.f32 	%f3309, %f3234;
	setp.eq.f32 	%p480, %f3309, 0fBF800000;
	@%p480 bra 	$L__BB0_355;

	mov.f32 	%f5542, 0f7FFFFFFF;

$L__BB0_355:
	add.f32 	%f3313, %f447, 0f3F800000;
	mov.b32 	%r1158, %f3313;
	setp.lt.s32 	%p482, %r1158, 2139095040;
	@%p482 bra 	$L__BB0_360;

	setp.gtu.f32 	%p483, %f447, 0f7F800000;
	@%p483 bra 	$L__BB0_359;
	bra.uni 	$L__BB0_357;

$L__BB0_359:
	add.f32 	%f5542, %f439, 0fBF800000;
	bra.uni 	$L__BB0_360;

$L__BB0_192:
	setp.lt.s32 	%p273, %r98, 0;
	min.f32 	%f2164, %f220, %f219;
	max.f32 	%f2165, %f220, %f219;
	div.rn.f32 	%f2166, %f2164, %f2165;
	mul.rn.f32 	%f2167, %f2166, %f2166;
	mov.f32 	%f2168, 0fC0B59883;
	mov.f32 	%f2169, 0fBF52C7EA;
	fma.rn.f32 	%f2170, %f2167, %f2169, %f2168;
	mov.f32 	%f2171, 0fC0D21907;
	fma.rn.f32 	%f2172, %f2170, %f2167, %f2171;
	mul.f32 	%f2173, %f2167, %f2172;
	mul.f32 	%f2174, %f2166, %f2173;
	add.f32 	%f2175, %f2167, 0f41355DC0;
	mov.f32 	%f2176, 0f41E6BD60;
	fma.rn.f32 	%f2177, %f2175, %f2167, %f2176;
	mov.f32 	%f2178, 0f419D92C8;
	fma.rn.f32 	%f2179, %f2177, %f2167, %f2178;
	rcp.rn.f32 	%f2180, %f2179;
	fma.rn.f32 	%f2181, %f2174, %f2180, %f2166;
	mov.f32 	%f2182, 0f3FC90FDB;
	sub.f32 	%f2183, %f2182, %f2181;
	setp.gt.f32 	%p274, %f220, %f219;
	selp.f32 	%f2184, %f2183, %f2181, %p274;
	mov.f32 	%f2185, 0f40490FDB;
	sub.f32 	%f2186, %f2185, %f2184;
	selp.f32 	%f2187, %f2186, %f2184, %p273;
	mov.b32 	%r739, %f2187;
	or.b32  	%r740, %r99, %r739;
	mov.b32 	%f2188, %r740;
	add.f32 	%f2189, %f219, %f220;
	setp.le.f32 	%p275, %f2189, 0f7F800000;
	selp.f32 	%f5497, %f2188, %f2189, %p275;

$L__BB0_195:
	abs.f32 	%f225, %f214;
	setp.eq.f32 	%p277, %f225, 0f00000000;
	abs.f32 	%f226, %f215;
	setp.eq.f32 	%p278, %f226, 0f00000000;
	and.pred  	%p279, %p277, %p278;
	mov.b32 	%r100, %f214;
	mov.b32 	%r746, %f215;
	and.b32  	%r101, %r746, -2147483648;
	@%p279 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_196;

$L__BB0_199:
	shr.s32 	%r751, %r100, 31;
	and.b32  	%r752, %r751, 1078530011;
	or.b32  	%r753, %r752, %r101;
	mov.b32 	%f5498, %r753;
	bra.uni 	$L__BB0_200;

$L__BB0_196:
	setp.eq.f32 	%p280, %f225, 0f7F800000;
	setp.eq.f32 	%p281, %f226, 0f7F800000;
	and.pred  	%p282, %p280, %p281;
	@%p282 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_197;

$L__BB0_198:
	setp.lt.s32 	%p286, %r100, 0;
	selp.b32 	%r749, 1075235812, 1061752795, %p286;
	or.b32  	%r750, %r749, %r101;
	mov.b32 	%f5498, %r750;
	bra.uni 	$L__BB0_200;

$L__BB0_197:
	setp.lt.s32 	%p283, %r100, 0;
	min.f32 	%f2190, %f226, %f225;
	max.f32 	%f2191, %f226, %f225;
	div.rn.f32 	%f2192, %f2190, %f2191;
	mul.rn.f32 	%f2193, %f2192, %f2192;
	mov.f32 	%f2194, 0fC0B59883;
	mov.f32 	%f2195, 0fBF52C7EA;
	fma.rn.f32 	%f2196, %f2193, %f2195, %f2194;
	mov.f32 	%f2197, 0fC0D21907;
	fma.rn.f32 	%f2198, %f2196, %f2193, %f2197;
	mul.f32 	%f2199, %f2193, %f2198;
	mul.f32 	%f2200, %f2192, %f2199;
	add.f32 	%f2201, %f2193, 0f41355DC0;
	mov.f32 	%f2202, 0f41E6BD60;
	fma.rn.f32 	%f2203, %f2201, %f2193, %f2202;
	mov.f32 	%f2204, 0f419D92C8;
	fma.rn.f32 	%f2205, %f2203, %f2193, %f2204;
	rcp.rn.f32 	%f2206, %f2205;
	fma.rn.f32 	%f2207, %f2200, %f2206, %f2192;
	mov.f32 	%f2208, 0f3FC90FDB;
	sub.f32 	%f2209, %f2208, %f2207;
	setp.gt.f32 	%p284, %f226, %f225;
	selp.f32 	%f2210, %f2209, %f2207, %p284;
	mov.f32 	%f2211, 0f40490FDB;
	sub.f32 	%f2212, %f2211, %f2210;
	selp.f32 	%f2213, %f2212, %f2210, %p283;
	mov.b32 	%r747, %f2213;
	or.b32  	%r748, %r101, %r747;
	mov.b32 	%f2214, %r748;
	add.f32 	%f2215, %f225, %f226;
	setp.le.f32 	%p285, %f2215, 0f7F800000;
	selp.f32 	%f5498, %f2214, %f2215, %p285;

$L__BB0_200:
	sub.f32 	%f2216, %f5498, %f5497;
	mul.f32 	%f231, %f2216, 0f3F000000;
	add.f32 	%f2217, %f5497, %f5498;
	mul.f32 	%f232, %f2217, 0f3F000000;
	mul.f32 	%f2218, %f231, 0f3F22F983;
	cvt.rni.s32.f32 	%r1753, %f2218;
	cvt.rn.f32.s32 	%f2219, %r1753;
	mov.f32 	%f2220, 0fBFC90FDA;
	fma.rn.f32 	%f2221, %f2219, %f2220, %f231;
	mov.f32 	%f2222, 0fB3A22168;
	fma.rn.f32 	%f2223, %f2219, %f2222, %f2221;
	mov.f32 	%f2224, 0fA7C234C5;
	fma.rn.f32 	%f5499, %f2219, %f2224, %f2223;
	abs.f32 	%f234, %f231;
	setp.leu.f32 	%p287, %f234, 0f47CE4780;
	@%p287 bra 	$L__BB0_208;

	setp.eq.f32 	%p288, %f234, 0f7F800000;
	@%p288 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_202;

$L__BB0_207:
	mul.rn.f32 	%f5499, %f231, %f1061;
	bra.uni 	$L__BB0_208;

$L__BB0_148:
	setp.lt.s32 	%p210, %r56, 0;
	min.f32 	%f1907, %f162, %f161;
	max.f32 	%f1908, %f162, %f161;
	div.rn.f32 	%f1909, %f1907, %f1908;
	mul.rn.f32 	%f1910, %f1909, %f1909;
	mov.f32 	%f1911, 0fC0B59883;
	mov.f32 	%f1912, 0fBF52C7EA;
	fma.rn.f32 	%f1913, %f1910, %f1912, %f1911;
	mov.f32 	%f1914, 0fC0D21907;
	fma.rn.f32 	%f1915, %f1913, %f1910, %f1914;
	mul.f32 	%f1916, %f1910, %f1915;
	mul.f32 	%f1917, %f1909, %f1916;
	add.f32 	%f1918, %f1910, 0f41355DC0;
	mov.f32 	%f1919, 0f41E6BD60;
	fma.rn.f32 	%f1920, %f1918, %f1910, %f1919;
	mov.f32 	%f1921, 0f419D92C8;
	fma.rn.f32 	%f1922, %f1920, %f1910, %f1921;
	rcp.rn.f32 	%f1923, %f1922;
	fma.rn.f32 	%f1924, %f1917, %f1923, %f1909;
	mov.f32 	%f1925, 0f3FC90FDB;
	sub.f32 	%f1926, %f1925, %f1924;
	setp.gt.f32 	%p211, %f162, %f161;
	selp.f32 	%f1927, %f1926, %f1924, %p211;
	mov.f32 	%f1928, 0f40490FDB;
	sub.f32 	%f1929, %f1928, %f1927;
	selp.f32 	%f1930, %f1929, %f1927, %p210;
	mov.b32 	%r603, %f1930;
	or.b32  	%r604, %r57, %r603;
	mov.b32 	%f1931, %r604;
	add.f32 	%f1932, %f161, %f162;
	setp.le.f32 	%p212, %f1932, 0f7F800000;
	selp.f32 	%f5489, %f1931, %f1932, %p212;

$L__BB0_151:
	abs.f32 	%f167, %f157;
	setp.eq.f32 	%p214, %f167, 0f00000000;
	abs.f32 	%f168, %f158;
	setp.eq.f32 	%p215, %f168, 0f00000000;
	and.pred  	%p216, %p214, %p215;
	mov.b32 	%r58, %f157;
	mov.b32 	%r610, %f158;
	and.b32  	%r59, %r610, -2147483648;
	@%p216 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_152;

$L__BB0_155:
	shr.s32 	%r615, %r58, 31;
	and.b32  	%r616, %r615, 1078530011;
	or.b32  	%r617, %r616, %r59;
	mov.b32 	%f5490, %r617;
	bra.uni 	$L__BB0_156;

$L__BB0_152:
	setp.eq.f32 	%p217, %f167, 0f7F800000;
	setp.eq.f32 	%p218, %f168, 0f7F800000;
	and.pred  	%p219, %p217, %p218;
	@%p219 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_153;

$L__BB0_154:
	setp.lt.s32 	%p223, %r58, 0;
	selp.b32 	%r613, 1075235812, 1061752795, %p223;
	or.b32  	%r614, %r613, %r59;
	mov.b32 	%f5490, %r614;
	bra.uni 	$L__BB0_156;

$L__BB0_121:
	setp.lt.s32 	%p169, %r14, 0;
	min.f32 	%f1720, %f129, %f128;
	max.f32 	%f1721, %f129, %f128;
	div.rn.f32 	%f1722, %f1720, %f1721;
	mul.rn.f32 	%f1723, %f1722, %f1722;
	mov.f32 	%f1724, 0fC0B59883;
	mov.f32 	%f1725, 0fBF52C7EA;
	fma.rn.f32 	%f1726, %f1723, %f1725, %f1724;
	mov.f32 	%f1727, 0fC0D21907;
	fma.rn.f32 	%f1728, %f1726, %f1723, %f1727;
	mul.f32 	%f1729, %f1723, %f1728;
	mul.f32 	%f1730, %f1722, %f1729;
	add.f32 	%f1731, %f1723, 0f41355DC0;
	mov.f32 	%f1732, 0f41E6BD60;
	fma.rn.f32 	%f1733, %f1731, %f1723, %f1732;
	mov.f32 	%f1734, 0f419D92C8;
	fma.rn.f32 	%f1735, %f1733, %f1723, %f1734;
	rcp.rn.f32 	%f1736, %f1735;
	fma.rn.f32 	%f1737, %f1730, %f1736, %f1722;
	mov.f32 	%f1738, 0f3FC90FDB;
	sub.f32 	%f1739, %f1738, %f1737;
	setp.gt.f32 	%p170, %f129, %f128;
	selp.f32 	%f1740, %f1739, %f1737, %p170;
	mov.f32 	%f1741, 0f40490FDB;
	sub.f32 	%f1742, %f1741, %f1740;
	selp.f32 	%f1743, %f1742, %f1740, %p169;
	mov.b32 	%r486, %f1743;
	or.b32  	%r487, %r15, %r486;
	mov.b32 	%f1744, %r487;
	add.f32 	%f1745, %f128, %f129;
	setp.le.f32 	%p171, %f1745, 0f7F800000;
	selp.f32 	%f5485, %f1744, %f1745, %p171;

$L__BB0_124:
	abs.f32 	%f134, %f124;
	setp.eq.f32 	%p173, %f134, 0f00000000;
	abs.f32 	%f135, %f125;
	setp.eq.f32 	%p174, %f135, 0f00000000;
	and.pred  	%p175, %p173, %p174;
	mov.b32 	%r16, %f124;
	mov.b32 	%r493, %f125;
	and.b32  	%r17, %r493, -2147483648;
	@%p175 bra 	$L__BB0_128;
	bra.uni 	$L__BB0_125;

$L__BB0_128:
	shr.s32 	%r498, %r16, 31;
	and.b32  	%r499, %r498, 1078530011;
	or.b32  	%r500, %r499, %r17;
	mov.b32 	%f5486, %r500;
	bra.uni 	$L__BB0_129;

$L__BB0_125:
	setp.eq.f32 	%p176, %f134, 0f7F800000;
	setp.eq.f32 	%p177, %f135, 0f7F800000;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_127;
	bra.uni 	$L__BB0_126;

$L__BB0_127:
	setp.lt.s32 	%p182, %r16, 0;
	selp.b32 	%r496, 1075235812, 1061752795, %p182;
	or.b32  	%r497, %r496, %r17;
	mov.b32 	%f5486, %r497;
	bra.uni 	$L__BB0_129;

$L__BB0_153:
	setp.lt.s32 	%p220, %r58, 0;
	min.f32 	%f1933, %f168, %f167;
	max.f32 	%f1934, %f168, %f167;
	div.rn.f32 	%f1935, %f1933, %f1934;
	mul.rn.f32 	%f1936, %f1935, %f1935;
	mov.f32 	%f1937, 0fC0B59883;
	mov.f32 	%f1938, 0fBF52C7EA;
	fma.rn.f32 	%f1939, %f1936, %f1938, %f1937;
	mov.f32 	%f1940, 0fC0D21907;
	fma.rn.f32 	%f1941, %f1939, %f1936, %f1940;
	mul.f32 	%f1942, %f1936, %f1941;
	mul.f32 	%f1943, %f1935, %f1942;
	add.f32 	%f1944, %f1936, 0f41355DC0;
	mov.f32 	%f1945, 0f41E6BD60;
	fma.rn.f32 	%f1946, %f1944, %f1936, %f1945;
	mov.f32 	%f1947, 0f419D92C8;
	fma.rn.f32 	%f1948, %f1946, %f1936, %f1947;
	rcp.rn.f32 	%f1949, %f1948;
	fma.rn.f32 	%f1950, %f1943, %f1949, %f1935;
	mov.f32 	%f1951, 0f3FC90FDB;
	sub.f32 	%f1952, %f1951, %f1950;
	setp.gt.f32 	%p221, %f168, %f167;
	selp.f32 	%f1953, %f1952, %f1950, %p221;
	mov.f32 	%f1954, 0f40490FDB;
	sub.f32 	%f1955, %f1954, %f1953;
	selp.f32 	%f1956, %f1955, %f1953, %p220;
	mov.b32 	%r611, %f1956;
	or.b32  	%r612, %r59, %r611;
	mov.b32 	%f1957, %r612;
	add.f32 	%f1958, %f167, %f168;
	setp.le.f32 	%p222, %f1958, 0f7F800000;
	selp.f32 	%f5490, %f1957, %f1958, %p222;

$L__BB0_156:
	sub.f32 	%f1959, %f5490, %f5489;
	mul.f32 	%f173, %f1959, 0f3F000000;
	add.f32 	%f1960, %f5489, %f5490;
	mul.f32 	%f174, %f1960, 0f3F000000;
	mul.f32 	%f1961, %f173, 0f3F22F983;
	cvt.rni.s32.f32 	%r1743, %f1961;
	cvt.rn.f32.s32 	%f1962, %r1743;
	mov.f32 	%f1963, 0fBFC90FDA;
	fma.rn.f32 	%f1964, %f1962, %f1963, %f173;
	mov.f32 	%f1965, 0fB3A22168;
	fma.rn.f32 	%f1966, %f1962, %f1965, %f1964;
	mov.f32 	%f1967, 0fA7C234C5;
	fma.rn.f32 	%f5491, %f1962, %f1967, %f1966;
	abs.f32 	%f176, %f173;
	setp.leu.f32 	%p224, %f176, 0f47CE4780;
	@%p224 bra 	$L__BB0_164;

	setp.eq.f32 	%p225, %f176, 0f7F800000;
	@%p225 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_158;

$L__BB0_163:
	mul.rn.f32 	%f5491, %f173, %f1061;
	bra.uni 	$L__BB0_164;

$L__BB0_126:
	setp.lt.s32 	%p179, %r16, 0;
	min.f32 	%f1746, %f135, %f134;
	max.f32 	%f1747, %f135, %f134;
	div.rn.f32 	%f1748, %f1746, %f1747;
	mul.rn.f32 	%f1749, %f1748, %f1748;
	mov.f32 	%f1750, 0fC0B59883;
	mov.f32 	%f1751, 0fBF52C7EA;
	fma.rn.f32 	%f1752, %f1749, %f1751, %f1750;
	mov.f32 	%f1753, 0fC0D21907;
	fma.rn.f32 	%f1754, %f1752, %f1749, %f1753;
	mul.f32 	%f1755, %f1749, %f1754;
	mul.f32 	%f1756, %f1748, %f1755;
	add.f32 	%f1757, %f1749, 0f41355DC0;
	mov.f32 	%f1758, 0f41E6BD60;
	fma.rn.f32 	%f1759, %f1757, %f1749, %f1758;
	mov.f32 	%f1760, 0f419D92C8;
	fma.rn.f32 	%f1761, %f1759, %f1749, %f1760;
	rcp.rn.f32 	%f1762, %f1761;
	fma.rn.f32 	%f1763, %f1756, %f1762, %f1748;
	mov.f32 	%f1764, 0f3FC90FDB;
	sub.f32 	%f1765, %f1764, %f1763;
	setp.gt.f32 	%p180, %f135, %f134;
	selp.f32 	%f1766, %f1765, %f1763, %p180;
	mov.f32 	%f1767, 0f40490FDB;
	sub.f32 	%f1768, %f1767, %f1766;
	selp.f32 	%f1769, %f1768, %f1766, %p179;
	mov.b32 	%r494, %f1769;
	or.b32  	%r495, %r17, %r494;
	mov.b32 	%f1770, %r495;
	add.f32 	%f1771, %f134, %f135;
	setp.le.f32 	%p181, %f1771, 0f7F800000;
	selp.f32 	%f5486, %f1770, %f1771, %p181;

$L__BB0_129:
	sub.f32 	%f1772, %f5486, %f5485;
	mul.f32 	%f140, %f1772, 0f3F000000;
	add.f32 	%f1773, %f5485, %f5486;
	mul.f32 	%f141, %f1773, 0f3F000000;
	mul.f32 	%f1774, %f140, 0f3F22F983;
	cvt.rni.s32.f32 	%r1733, %f1774;
	cvt.rn.f32.s32 	%f1775, %r1733;
	mov.f32 	%f1776, 0fBFC90FDA;
	fma.rn.f32 	%f1777, %f1775, %f1776, %f140;
	mov.f32 	%f1778, 0fB3A22168;
	fma.rn.f32 	%f1779, %f1775, %f1778, %f1777;
	mov.f32 	%f1780, 0fA7C234C5;
	fma.rn.f32 	%f5487, %f1775, %f1780, %f1779;
	abs.f32 	%f143, %f140;
	setp.leu.f32 	%p183, %f143, 0f47CE4780;
	@%p183 bra 	$L__BB0_137;

	setp.eq.f32 	%p184, %f143, 0f7F800000;
	@%p184 bra 	$L__BB0_136;
	bra.uni 	$L__BB0_131;

$L__BB0_136:
	mul.rn.f32 	%f5487, %f140, %f1061;
	bra.uni 	$L__BB0_137;

$L__BB0_286:
	setp.eq.f32 	%p397, %f353, 0f7F800000;
	setp.eq.f32 	%p398, %f354, 0f7F800000;
	and.pred  	%p399, %p397, %p398;
	@%p399 bra 	$L__BB0_288;
	bra.uni 	$L__BB0_287;

$L__BB0_288:
	setp.lt.s32 	%p403, %r141, 0;
	selp.b32 	%r961, 1075235812, 1061752795, %p403;
	or.b32  	%r962, %r961, %r142;
	mov.b32 	%f5521, %r962;
	bra.uni 	$L__BB0_290;

$L__BB0_357:
	setp.neu.f32 	%p484, %f447, 0f7F800000;
	@%p484 bra 	$L__BB0_360;

	selp.f32 	%f5542, 0f80000000, 0f00000000, %p11;

$L__BB0_360:
	setp.eq.f32 	%p485, %f439, 0f3F800000;
	selp.f32 	%f3314, 0f3F800000, %f5542, %p485;
	fma.rn.f32 	%f3315, %f445, %f3314, 0fC0000000;
	mul.f32 	%f458, %f444, %f3315;
	setp.lt.f32 	%p486, %f439, 0f3F800000;
	@%p486 bra 	$L__BB0_364;
	bra.uni 	$L__BB0_361;

$L__BB0_364:
	mul.f32 	%f3353, %f5546, 0f3F7FBE77;
	mul.f32 	%f5545, %f3353, %f5546;
	mov.f32 	%f5544, 0f3A83126F;
	mov.f32 	%f5546, %f458;
	bra.uni 	$L__BB0_365;

$L__BB0_361:
	ld.global.f32 	%f459, [%rd67+12];
	mul.f32 	%f3316, %f439, 0f4B000000;
	setp.lt.f32 	%p487, %f439, 0f00800000;
	selp.f32 	%f460, %f3316, %f439, %p487;
	selp.f32 	%f3317, 0fC1B80000, 0f00000000, %p487;
	mov.b32 	%r1159, %f460;
	add.s32 	%r1160, %r1159, -1059760811;
	and.b32  	%r1161, %r1160, -8388608;
	sub.s32 	%r1162, %r1159, %r1161;
	mov.b32 	%f3318, %r1162;
	cvt.rn.f32.s32 	%f3319, %r1161;
	mov.f32 	%f3320, 0f34000000;
	fma.rn.f32 	%f3321, %f3319, %f3320, %f3317;
	add.f32 	%f3322, %f3318, 0fBF800000;
	mov.f32 	%f3323, 0f3E1039F6;
	mov.f32 	%f3324, 0fBE055027;
	fma.rn.f32 	%f3325, %f3324, %f3322, %f3323;
	mov.f32 	%f3326, 0fBDF8CDCC;
	fma.rn.f32 	%f3327, %f3325, %f3322, %f3326;
	mov.f32 	%f3328, 0f3E0F2955;
	fma.rn.f32 	%f3329, %f3327, %f3322, %f3328;
	mov.f32 	%f3330, 0fBE2AD8B9;
	fma.rn.f32 	%f3331, %f3329, %f3322, %f3330;
	mov.f32 	%f3332, 0f3E4CED0B;
	fma.rn.f32 	%f3333, %f3331, %f3322, %f3332;
	mov.f32 	%f3334, 0fBE7FFF22;
	fma.rn.f32 	%f3335, %f3333, %f3322, %f3334;
	mov.f32 	%f3336, 0f3EAAAA78;
	fma.rn.f32 	%f3337, %f3335, %f3322, %f3336;
	fma.rn.f32 	%f3339, %f3337, %f3322, %f3231;
	mul.f32 	%f3340, %f3322, %f3339;
	fma.rn.f32 	%f3341, %f3340, %f3322, %f3322;
	mov.f32 	%f3342, 0f3F317218;
	fma.rn.f32 	%f5543, %f3321, %f3342, %f3341;
	setp.lt.u32 	%p488, %r1159, 2139095040;
	@%p488 bra 	$L__BB0_363;

	mov.f32 	%f3343, 0f7F800000;
	fma.rn.f32 	%f5543, %f460, %f3343, %f3343;

$L__BB0_363:
	setp.eq.f32 	%p489, %f460, 0f00000000;
	selp.f32 	%f3344, 0fFF800000, %f5543, %p489;
	mul.f32 	%f3345, %f443, 0f3F2AAAAB;
	mul.f32 	%f3346, %f442, %f459;
	fma.rn.f32 	%f3347, %f442, %f3345, %f3346;
	mul.f32 	%f3348, %f3347, 0f3F000000;
	fma.rn.f32 	%f3349, %f439, %f439, 0fBF800000;
	mul.f32 	%f3350, %f3349, 0f3F000000;
	sub.f32 	%f3351, %f3350, %f3344;
	mul.f32 	%f5544, %f3348, %f3351;
	mov.f32 	%f5545, %f458;

$L__BB0_365:
	add.f32 	%f3354, %f5544, %f5545;
	mul.f32 	%f5550, %f3354, %f5546;
	bra.uni 	$L__BB0_386;

$L__BB0_368:
	setp.lt.s32 	%p496, %r203, 0;
	min.f32 	%f3372, %f478, %f477;
	max.f32 	%f3373, %f478, %f477;
	div.rn.f32 	%f3374, %f3372, %f3373;
	mul.rn.f32 	%f3375, %f3374, %f3374;
	mov.f32 	%f3376, 0fC0B59883;
	mov.f32 	%f3377, 0fBF52C7EA;
	fma.rn.f32 	%f3378, %f3375, %f3377, %f3376;
	mov.f32 	%f3379, 0fC0D21907;
	fma.rn.f32 	%f3380, %f3378, %f3375, %f3379;
	mul.f32 	%f3381, %f3375, %f3380;
	mul.f32 	%f3382, %f3374, %f3381;
	add.f32 	%f3383, %f3375, 0f41355DC0;
	mov.f32 	%f3384, 0f41E6BD60;
	fma.rn.f32 	%f3385, %f3383, %f3375, %f3384;
	mov.f32 	%f3386, 0f419D92C8;
	fma.rn.f32 	%f3387, %f3385, %f3375, %f3386;
	rcp.rn.f32 	%f3388, %f3387;
	fma.rn.f32 	%f3389, %f3382, %f3388, %f3374;
	mov.f32 	%f3390, 0f3FC90FDB;
	sub.f32 	%f3391, %f3390, %f3389;
	setp.gt.f32 	%p497, %f478, %f477;
	selp.f32 	%f3392, %f3391, %f3389, %p497;
	mov.f32 	%f3393, 0f40490FDB;
	sub.f32 	%f3394, %f3393, %f3392;
	selp.f32 	%f3395, %f3394, %f3392, %p496;
	mov.b32 	%r1164, %f3395;
	or.b32  	%r1165, %r204, %r1164;
	mov.b32 	%f3396, %r1165;
	add.f32 	%f3397, %f477, %f478;
	setp.le.f32 	%p498, %f3397, 0f7F800000;
	selp.f32 	%f5547, %f3396, %f3397, %p498;

$L__BB0_371:
	abs.f32 	%f483, %f473;
	setp.eq.f32 	%p500, %f483, 0f00000000;
	abs.f32 	%f484, %f474;
	setp.eq.f32 	%p501, %f484, 0f00000000;
	and.pred  	%p502, %p500, %p501;
	mov.b32 	%r205, %f473;
	mov.b32 	%r1171, %f474;
	and.b32  	%r206, %r1171, -2147483648;
	@%p502 bra 	$L__BB0_375;
	bra.uni 	$L__BB0_372;

$L__BB0_375:
	shr.s32 	%r1176, %r205, 31;
	and.b32  	%r1177, %r1176, 1078530011;
	or.b32  	%r1178, %r1177, %r206;
	mov.b32 	%f5548, %r1178;
	bra.uni 	$L__BB0_376;

$L__BB0_372:
	setp.eq.f32 	%p503, %f483, 0f7F800000;
	setp.eq.f32 	%p504, %f484, 0f7F800000;
	and.pred  	%p505, %p503, %p504;
	@%p505 bra 	$L__BB0_374;
	bra.uni 	$L__BB0_373;

$L__BB0_374:
	setp.lt.s32 	%p509, %r205, 0;
	selp.b32 	%r1174, 1075235812, 1061752795, %p509;
	or.b32  	%r1175, %r1174, %r206;
	mov.b32 	%f5548, %r1175;
	bra.uni 	$L__BB0_376;

$L__BB0_373:
	setp.lt.s32 	%p506, %r205, 0;
	min.f32 	%f3398, %f484, %f483;
	max.f32 	%f3399, %f484, %f483;
	div.rn.f32 	%f3400, %f3398, %f3399;
	mul.rn.f32 	%f3401, %f3400, %f3400;
	mov.f32 	%f3402, 0fC0B59883;
	mov.f32 	%f3403, 0fBF52C7EA;
	fma.rn.f32 	%f3404, %f3401, %f3403, %f3402;
	mov.f32 	%f3405, 0fC0D21907;
	fma.rn.f32 	%f3406, %f3404, %f3401, %f3405;
	mul.f32 	%f3407, %f3401, %f3406;
	mul.f32 	%f3408, %f3400, %f3407;
	add.f32 	%f3409, %f3401, 0f41355DC0;
	mov.f32 	%f3410, 0f41E6BD60;
	fma.rn.f32 	%f3411, %f3409, %f3401, %f3410;
	mov.f32 	%f3412, 0f419D92C8;
	fma.rn.f32 	%f3413, %f3411, %f3401, %f3412;
	rcp.rn.f32 	%f3414, %f3413;
	fma.rn.f32 	%f3415, %f3408, %f3414, %f3400;
	mov.f32 	%f3416, 0f3FC90FDB;
	sub.f32 	%f3417, %f3416, %f3415;
	setp.gt.f32 	%p507, %f484, %f483;
	selp.f32 	%f3418, %f3417, %f3415, %p507;
	mov.f32 	%f3419, 0f40490FDB;
	sub.f32 	%f3420, %f3419, %f3418;
	selp.f32 	%f3421, %f3420, %f3418, %p506;
	mov.b32 	%r1172, %f3421;
	or.b32  	%r1173, %r206, %r1172;
	mov.b32 	%f3422, %r1173;
	add.f32 	%f3423, %f483, %f484;
	setp.le.f32 	%p508, %f3423, 0f7F800000;
	selp.f32 	%f5548, %f3422, %f3423, %p508;

$L__BB0_376:
	sub.f32 	%f3424, %f5548, %f5547;
	mul.f32 	%f489, %f3424, 0f3F000000;
	add.f32 	%f3425, %f5547, %f5548;
	mul.f32 	%f490, %f3425, 0f3F000000;
	abs.f32 	%f3426, %f489;
	setp.leu.f32 	%p510, %f3426, 0f47CE4780;
	setp.eq.f32 	%p511, %f3426, 0f7F800000;
	or.pred  	%p512, %p510, %p511;
	@%p512 bra 	$L__BB0_380;

	mov.b32 	%r1181, %f489;
	shl.b32 	%r1182, %r1181, 8;
	or.b32  	%r207, %r1182, -2147483648;
	add.u64 	%rd853, %SP, 32;
	add.u64 	%rd1367, %SPL, 32;
	mov.u32 	%r1774, 0;
	mov.u64 	%rd1366, __cudart_i2opi_f;
	mov.u32 	%r1775, %r1774;

$L__BB0_378:
	.pragma "nounroll";
	mov.u32 	%r209, %r1775;
	ld.global.nc.u32 	%r1185, [%rd1366];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1183, %r1185, %r207, %r209;
	madc.hi.u32     %r1775, %r1185, %r207,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1367], %r1183;
	add.s64 	%rd1367, %rd1367, 4;
	add.s64 	%rd1366, %rd1366, 4;
	add.s32 	%r1774, %r1774, 1;
	setp.ne.s32 	%p513, %r1774, 6;
	@%p513 bra 	$L__BB0_378;

	mov.u32 	%r1190, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1188, %r1190, %r207, %r209;
	madc.hi.u32     %r1189, %r1190, %r207,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd855, %rd853;
	st.local.u32 	[%rd855+24], %r1189;

$L__BB0_380:
	abs.f32 	%f3427, %f490;
	setp.leu.f32 	%p514, %f3427, 0f47CE4780;
	setp.eq.f32 	%p515, %f3427, 0f7F800000;
	or.pred  	%p516, %p514, %p515;
	@%p516 bra 	$L__BB0_384;

	mov.b32 	%r1195, %f490;
	shl.b32 	%r1196, %r1195, 8;
	or.b32  	%r212, %r1196, -2147483648;
	add.u64 	%rd857, %SP, 32;
	add.u64 	%rd1369, %SPL, 32;
	mov.u32 	%r1776, 0;
	mov.u64 	%rd1368, __cudart_i2opi_f;
	mov.u32 	%r1777, %r1776;

$L__BB0_382:
	.pragma "nounroll";
	mov.u32 	%r214, %r1777;
	ld.global.nc.u32 	%r1199, [%rd1368];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1197, %r1199, %r212, %r214;
	madc.hi.u32     %r1777, %r1199, %r212,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1369], %r1197;
	add.s64 	%rd1369, %rd1369, 4;
	add.s64 	%rd1368, %rd1368, 4;
	add.s32 	%r1776, %r1776, 1;
	setp.ne.s32 	%p517, %r1776, 6;
	@%p517 bra 	$L__BB0_382;

	mov.u32 	%r1204, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1202, %r1204, %r212, %r214;
	madc.hi.u32     %r1203, %r1204, %r212,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd859, %rd857;
	st.local.u32 	[%rd859+24], %r1203;

$L__BB0_384:
	sqrt.rn.f32 	%f3428, %f475;
	sqrt.rn.f32 	%f3429, %f476;
	sub.f32 	%f3430, %f3428, %f3429;
	add.f32 	%f3431, %f3428, %f3429;
	add.f32 	%f3432, %f3431, 0fBF800000;
	mov.f32 	%f3433, 0f00000000;
	max.f32 	%f3434, %f3432, %f3433;
	setp.lt.f32 	%p518, %f3430, 0f00000000;
	selp.f32 	%f3435, 0fBF800000, 0f3F800000, %p518;
	fma.rn.f32 	%f3436, %f3430, %f3435, 0fBF800000;
	max.f32 	%f3437, %f3436, %f3433;
	ld.global.f32 	%f3438, [%rd67+20];
	mul.f32 	%f3439, %f470, %f3438;
	mul.f32 	%f3440, %f3437, %f3437;
	fma.rn.f32 	%f3441, %f3434, %f3434, %f3440;
	add.f32 	%f3442, %f3441, 0f00000000;
	mul.f32 	%f5550, %f3439, %f3442;
	setp.lt.f32 	%p519, %f472, 0f3F800000;
	@%p519 bra 	$L__BB0_386;

	add.f32 	%f3443, %f472, 0fBF800000;
	ld.global.f32 	%f3444, [%rd67+16];
	mul.f32 	%f3445, %f470, %f3444;
	mul.f32 	%f3446, %f3445, 0f3F000000;
	mul.f32 	%f3447, %f3443, %f3446;
	fma.rn.f32 	%f5550, %f3443, %f3447, %f5550;

$L__BB0_386:
	mov.b32 	%f3448, %r1800;
	max.f32 	%f495, %f3448, %f5550;
	ld.global.u32 	%r217, [%rd67+80];
	setp.eq.s32 	%p520, %r217, 2;
	add.u64 	%rd228, %SPL, 0;
	@%p520 bra 	$L__BB0_468;

	mov.b32 	%f496, %r10;
	and.b16  	%rs29, %rs5, 3;
	setp.eq.s16 	%p521, %rs29, 1;
	@%p521 bra 	$L__BB0_408;

	setp.eq.s16 	%p522, %rs29, 2;
	@%p522 bra 	$L__BB0_391;

	setp.ne.s16 	%p523, %rs29, 3;
	@%p523 bra 	$L__BB0_423;

	mov.u64 	%rd1374, 0;
	mov.u64 	%rd1375, %rd1374;
	bra.uni 	$L__BB0_455;

$L__BB0_391:
	mov.f32 	%f5347, 0f3102E308;
	mov.f32 	%f5346, 0fBF317218;
	mov.f32 	%f5345, 0f3FB8AA3B;
	mov.f32 	%f5344, 0f35BFBE8E;
	mov.f32 	%f5343, 0f3F317200;
	mov.f32 	%f5342, 0f3DAAAABD;
	mov.f32 	%f5341, 0f3C4CAF63;
	mov.f32 	%f5340, 0f3B18F0FE;
	ld.global.f32 	%f497, [%rd67+8];
	div.rn.f32 	%f3452, %f440, %f5549;
	div.rn.f32 	%f498, %f3452, %f440;
	ld.global.u32 	%r218, [%rd67+12];
	cvt.rn.f32.s32 	%f499, %r218;
	mul.f32 	%f3453, %f499, 0f3F000000;
	cvt.rzi.f32.f32 	%f3454, %f3453;
	add.f32 	%f3455, %f3454, %f3454;
	sub.f32 	%f3456, %f499, %f3455;
	abs.f32 	%f500, %f3456;
	abs.f32 	%f501, %f498;
	setp.lt.f32 	%p524, %f501, 0f00800000;
	mul.f32 	%f3457, %f501, 0f4B800000;
	selp.f32 	%f3458, %f3457, %f501, %p524;
	selp.f32 	%f3459, 0fC3170000, 0fC2FE0000, %p524;
	mov.b32 	%r1207, %f3458;
	and.b32  	%r1208, %r1207, 8388607;
	or.b32  	%r1209, %r1208, 1065353216;
	mov.b32 	%f3460, %r1209;
	shr.u32 	%r1210, %r1207, 23;
	cvt.rn.f32.u32 	%f3461, %r1210;
	add.f32 	%f3462, %f3459, %f3461;
	setp.gt.f32 	%p525, %f3460, 0f3FB504F3;
	mul.f32 	%f3463, %f3460, 0f3F000000;
	add.f32 	%f3464, %f3462, 0f3F800000;
	selp.f32 	%f3465, %f3464, %f3462, %p525;
	selp.f32 	%f3466, %f3463, %f3460, %p525;
	add.f32 	%f3467, %f3466, 0fBF800000;
	add.f32 	%f3450, %f3466, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3449,%f3450;
	// end inline asm
	add.f32 	%f3468, %f3467, %f3467;
	mul.f32 	%f3469, %f3449, %f3468;
	mul.f32 	%f3470, %f3469, %f3469;
	fma.rn.f32 	%f3473, %f5340, %f3470, %f5341;
	fma.rn.f32 	%f3475, %f3473, %f3470, %f5342;
	mul.rn.f32 	%f3476, %f3475, %f3470;
	mul.rn.f32 	%f3477, %f3476, %f3469;
	sub.f32 	%f3478, %f3467, %f3469;
	add.f32 	%f3479, %f3478, %f3478;
	neg.f32 	%f3480, %f3469;
	fma.rn.f32 	%f3481, %f3480, %f3467, %f3479;
	mul.rn.f32 	%f3482, %f3449, %f3481;
	add.f32 	%f3483, %f3477, %f3469;
	sub.f32 	%f3484, %f3469, %f3483;
	add.f32 	%f3485, %f3477, %f3484;
	add.f32 	%f3486, %f3482, %f3485;
	add.f32 	%f3487, %f3483, %f3486;
	sub.f32 	%f3488, %f3483, %f3487;
	add.f32 	%f3489, %f3486, %f3488;
	mul.rn.f32 	%f3491, %f3465, %f5343;
	mul.rn.f32 	%f3493, %f3465, %f5344;
	add.f32 	%f3494, %f3491, %f3487;
	sub.f32 	%f3495, %f3491, %f3494;
	add.f32 	%f3496, %f3487, %f3495;
	add.f32 	%f3497, %f3489, %f3496;
	add.f32 	%f3498, %f3493, %f3497;
	add.f32 	%f3499, %f3494, %f3498;
	sub.f32 	%f3500, %f3494, %f3499;
	add.f32 	%f3501, %f3498, %f3500;
	abs.f32 	%f502, %f499;
	setp.gt.f32 	%p526, %f502, 0f77F684DF;
	mul.f32 	%f3502, %f499, 0f39000000;
	selp.f32 	%f3503, %f3502, %f499, %p526;
	mul.rn.f32 	%f3504, %f3503, %f3499;
	neg.f32 	%f3505, %f3504;
	fma.rn.f32 	%f3506, %f3503, %f3499, %f3505;
	fma.rn.f32 	%f3507, %f3503, %f3501, %f3506;
	mov.f32 	%f3508, 0f00000000;
	fma.rn.f32 	%f3509, %f3508, %f3499, %f3507;
	add.rn.f32 	%f3510, %f3504, %f3509;
	neg.f32 	%f3511, %f3510;
	add.rn.f32 	%f3512, %f3504, %f3511;
	add.rn.f32 	%f3513, %f3512, %f3509;
	mov.b32 	%r1211, %f3510;
	setp.eq.s32 	%p527, %r1211, 1118925336;
	add.s32 	%r1212, %r1211, -1;
	mov.b32 	%f3514, %r1212;
	add.f32 	%f3515, %f3513, 0f37000000;
	selp.f32 	%f503, %f3515, %f3513, %p527;
	selp.f32 	%f3516, %f3514, %f3510, %p527;
	mul.rn.f32 	%f3518, %f3516, %f5345;
	cvt.rzi.f32.f32 	%f3519, %f3518;
	abs.f32 	%f3520, %f3519;
	setp.gt.f32 	%p528, %f3520, 0f42FC0000;
	mov.b32 	%r1213, %f3519;
	and.b32  	%r1214, %r1213, -2147483648;
	or.b32  	%r1215, %r1214, 1123811328;
	mov.b32 	%f3521, %r1215;
	selp.f32 	%f3522, %f3521, %f3519, %p528;
	fma.rn.f32 	%f3524, %f3522, %f5346, %f3516;
	fma.rn.f32 	%f3526, %f3522, %f5347, %f3524;
	mul.f32 	%f3527, %f3526, 0f3FB8AA3B;
	add.f32 	%f3528, %f3522, 0f4B40007F;
	mov.b32 	%r1216, %f3528;
	shl.b32 	%r1217, %r1216, 23;
	mov.b32 	%f3529, %r1217;
	ex2.approx.ftz.f32 	%f3530, %f3527;
	mul.f32 	%f504, %f3530, %f3529;
	setp.eq.f32 	%p529, %f504, 0f7F800000;
	mov.f32 	%f5551, 0f7F800000;
	@%p529 bra 	$L__BB0_393;

	fma.rn.f32 	%f5551, %f504, %f503, %f504;

$L__BB0_393:
	setp.lt.f32 	%p530, %f498, 0f00000000;
	setp.eq.f32 	%p531, %f500, 0f3F800000;
	and.pred  	%p12, %p530, %p531;
	setp.eq.f32 	%p532, %f498, 0f00000000;
	@%p532 bra 	$L__BB0_397;
	bra.uni 	$L__BB0_394;

$L__BB0_397:
	add.f32 	%f3534, %f498, %f498;
	mov.b32 	%r1220, %f3534;
	selp.b32 	%r1221, %r1220, 0, %p531;
	or.b32  	%r1222, %r1221, 2139095040;
	setp.lt.s32 	%p536, %r218, 0;
	selp.b32 	%r1223, %r1222, %r1221, %p536;
	mov.b32 	%f5553, %r1223;
	bra.uni 	$L__BB0_398;

$L__BB0_408:
	mov.f32 	%f5355, 0f3102E308;
	mov.f32 	%f5354, 0fBF317218;
	mov.f32 	%f5353, 0f3FB8AA3B;
	mov.f32 	%f5352, 0f35BFBE8E;
	mov.f32 	%f5351, 0f3F317200;
	mov.f32 	%f5350, 0f3DAAAABD;
	mov.f32 	%f5349, 0f3C4CAF63;
	mov.f32 	%f5348, 0f3B18F0FE;
	ld.global.u64 	%rd868, [%rd67+24];
	mul.wide.u32 	%rd869, %r8, 16;
	add.s64 	%rd870, %rd868, %rd869;
	ld.f32 	%f3578, [%rd870+8];
	mul.f32 	%f3580, %f5549, %f5638;
	sub.f32 	%f532, %f3580, %f438;
	ld.global.f32 	%f3581, [%rd67+16];
	mul.f32 	%f3582, %f3581, 0f3F2AAAAB;
	ld.global.f32 	%f3583, [%rd67+12];
	mul.f32 	%f3584, %f3578, %f3583;
	fma.rn.f32 	%f533, %f3578, %f3582, %f3584;
	mul.f32 	%f537, %f3578, %f3581;
	mov.f32 	%f3591, 0fBF800000;
	abs.f32 	%f539, %f532;
	setp.lt.f32 	%p551, %f539, 0f00800000;
	mul.f32 	%f3593, %f539, 0f4B800000;
	selp.f32 	%f3594, %f3593, %f539, %p551;
	selp.f32 	%f3595, 0fC3170000, 0fC2FE0000, %p551;
	mov.b32 	%r1236, %f3594;
	and.b32  	%r1237, %r1236, 8388607;
	or.b32  	%r1238, %r1237, 1065353216;
	mov.b32 	%f3596, %r1238;
	shr.u32 	%r1239, %r1236, 23;
	cvt.rn.f32.u32 	%f3597, %r1239;
	add.f32 	%f3598, %f3595, %f3597;
	setp.gt.f32 	%p552, %f3596, 0f3FB504F3;
	mul.f32 	%f3599, %f3596, 0f3F000000;
	add.f32 	%f3600, %f3598, 0f3F800000;
	selp.f32 	%f3601, %f3600, %f3598, %p552;
	selp.f32 	%f3602, %f3599, %f3596, %p552;
	add.f32 	%f3603, %f3602, 0fBF800000;
	add.f32 	%f3576, %f3602, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3575,%f3576;
	// end inline asm
	add.f32 	%f3604, %f3603, %f3603;
	mul.f32 	%f3605, %f3575, %f3604;
	mul.f32 	%f3606, %f3605, %f3605;
	fma.rn.f32 	%f3609, %f5348, %f3606, %f5349;
	fma.rn.f32 	%f3611, %f3609, %f3606, %f5350;
	mul.rn.f32 	%f3612, %f3611, %f3606;
	mul.rn.f32 	%f3613, %f3612, %f3605;
	sub.f32 	%f3614, %f3603, %f3605;
	add.f32 	%f3615, %f3614, %f3614;
	neg.f32 	%f3616, %f3605;
	fma.rn.f32 	%f3617, %f3616, %f3603, %f3615;
	mul.rn.f32 	%f3618, %f3575, %f3617;
	add.f32 	%f3619, %f3613, %f3605;
	sub.f32 	%f3620, %f3605, %f3619;
	add.f32 	%f3621, %f3613, %f3620;
	add.f32 	%f3622, %f3618, %f3621;
	add.f32 	%f3623, %f3619, %f3622;
	sub.f32 	%f3624, %f3619, %f3623;
	add.f32 	%f3625, %f3622, %f3624;
	mul.rn.f32 	%f3627, %f3601, %f5351;
	mul.rn.f32 	%f3629, %f3601, %f5352;
	add.f32 	%f3630, %f3627, %f3623;
	sub.f32 	%f3631, %f3627, %f3630;
	add.f32 	%f3632, %f3623, %f3631;
	add.f32 	%f3633, %f3625, %f3632;
	add.f32 	%f3634, %f3629, %f3633;
	add.f32 	%f3635, %f3630, %f3634;
	sub.f32 	%f3636, %f3630, %f3635;
	add.f32 	%f3637, %f3634, %f3636;
	mul.rn.f32 	%f3638, %f3591, %f3635;
	neg.f32 	%f3639, %f3638;
	fma.rn.f32 	%f3640, %f3591, %f3635, %f3639;
	fma.rn.f32 	%f3641, %f3591, %f3637, %f3640;
	mov.f32 	%f3642, 0f00000000;
	fma.rn.f32 	%f3643, %f3642, %f3635, %f3641;
	add.rn.f32 	%f3644, %f3638, %f3643;
	neg.f32 	%f3645, %f3644;
	add.rn.f32 	%f3646, %f3638, %f3645;
	add.rn.f32 	%f3647, %f3646, %f3643;
	mov.b32 	%r1240, %f3644;
	setp.eq.s32 	%p553, %r1240, 1118925336;
	add.s32 	%r1241, %r1240, -1;
	mov.b32 	%f3648, %r1241;
	add.f32 	%f3649, %f3647, 0f37000000;
	selp.f32 	%f540, %f3649, %f3647, %p553;
	selp.f32 	%f3650, %f3648, %f3644, %p553;
	mul.rn.f32 	%f3652, %f3650, %f5353;
	cvt.rzi.f32.f32 	%f3653, %f3652;
	abs.f32 	%f3654, %f3653;
	setp.gt.f32 	%p554, %f3654, 0f42FC0000;
	mov.b32 	%r1242, %f3653;
	and.b32  	%r1243, %r1242, -2147483648;
	or.b32  	%r1244, %r1243, 1123811328;
	mov.b32 	%f3655, %r1244;
	selp.f32 	%f3656, %f3655, %f3653, %p554;
	fma.rn.f32 	%f3658, %f3656, %f5354, %f3650;
	fma.rn.f32 	%f3660, %f3656, %f5355, %f3658;
	mul.f32 	%f3661, %f3660, 0f3FB8AA3B;
	add.f32 	%f3662, %f3656, 0f4B40007F;
	mov.b32 	%r1245, %f3662;
	shl.b32 	%r1246, %r1245, 23;
	mov.b32 	%f3663, %r1246;
	ex2.approx.ftz.f32 	%f3664, %f3661;
	mul.f32 	%f541, %f3664, %f3663;
	setp.eq.f32 	%p555, %f541, 0f7F800000;
	mov.f32 	%f5558, 0f7F800000;
	@%p555 bra 	$L__BB0_410;

	fma.rn.f32 	%f5558, %f541, %f540, %f541;

$L__BB0_410:
	mov.f32 	%f5324, 0fBF000000;
	cvt.rzi.f32.f32 	%f5323, %f5324;
	add.f32 	%f5322, %f5323, %f5323;
	mov.f32 	%f5321, 0fBF800000;
	sub.f32 	%f5320, %f5321, %f5322;
	abs.f32 	%f5319, %f5320;
	setp.lt.f32 	%p556, %f532, 0f00000000;
	setp.eq.f32 	%p557, %f5319, 0f3F800000;
	and.pred  	%p13, %p556, %p557;
	setp.eq.f32 	%p558, %f532, 0f00000000;
	@%p558 bra 	$L__BB0_414;
	bra.uni 	$L__BB0_411;

$L__BB0_414:
	add.f32 	%f3669, %f532, %f532;
	mov.b32 	%r1249, %f3669;
	or.b32  	%r1250, %r1249, 2139095040;
	mov.b32 	%f3670, %r1250;
	selp.f32 	%f5560, %f3670, 0f7F800000, %p557;
	bra.uni 	$L__BB0_415;

$L__BB0_423:
	add.u64 	%rd1293, %SPL, 80;
	ld.global.u64 	%rd876, [%rd67+24];
	mul.wide.u32 	%rd877, %r8, 16;
	add.s64 	%rd878, %rd876, %rd877;
	ld.f32 	%f577, [%rd878+8];
	mul.f32 	%f3699, %f5549, %f5638;
	sub.f32 	%f578, %f3699, %f438;
	ld.local.v4.f32 	{%f5549, %f3701, %f3702, %f3703}, [%rd1293];
	add.f32 	%f3705, %f3703, %f5549;
	mul.f32 	%f580, %f3705, 0f3F000000;
	sub.f32 	%f3706, %f5549, %f3703;
	mul.f32 	%f3707, %f3706, 0f3F000000;
	add.f32 	%f3710, %f3701, %f3702;
	mul.f32 	%f3711, %f3710, 0f3F000000;
	sub.f32 	%f3712, %f3701, %f3702;
	mul.f32 	%f581, %f3712, 0f3F000000;
	mul.f32 	%f3713, %f581, %f581;
	fma.rn.f32 	%f3714, %f580, %f580, %f3713;
	sqrt.rn.f32 	%f3715, %f3714;
	mul.f32 	%f3716, %f3711, %f3711;
	fma.rn.f32 	%f3717, %f3707, %f3707, %f3716;
	sqrt.rn.f32 	%f3718, %f3717;
	add.f32 	%f582, %f3715, %f3718;
	sub.f32 	%f583, %f3715, %f3718;
	abs.f32 	%f584, %f3707;
	abs.f32 	%f585, %f3711;
	setp.eq.f32 	%p567, %f584, 0f00000000;
	setp.eq.f32 	%p568, %f585, 0f00000000;
	and.pred  	%p569, %p567, %p568;
	mov.b32 	%r219, %f3707;
	mov.b32 	%r1257, %f3711;
	and.b32  	%r220, %r1257, -2147483648;
	@%p569 bra 	$L__BB0_427;
	bra.uni 	$L__BB0_424;

$L__BB0_427:
	shr.s32 	%r1262, %r219, 31;
	and.b32  	%r1263, %r1262, 1078530011;
	or.b32  	%r1264, %r1263, %r220;
	mov.b32 	%f5569, %r1264;
	bra.uni 	$L__BB0_428;

$L__BB0_424:
	setp.eq.f32 	%p570, %f584, 0f7F800000;
	setp.eq.f32 	%p571, %f585, 0f7F800000;
	and.pred  	%p572, %p570, %p571;
	@%p572 bra 	$L__BB0_426;
	bra.uni 	$L__BB0_425;

$L__BB0_426:
	setp.lt.s32 	%p576, %r219, 0;
	selp.b32 	%r1260, 1075235812, 1061752795, %p576;
	or.b32  	%r1261, %r1260, %r220;
	mov.b32 	%f5569, %r1261;
	bra.uni 	$L__BB0_428;

$L__BB0_202:
	mov.b32 	%r103, %f231;
	bfe.u32 	%r756, %r103, 23, 8;
	add.s32 	%r104, %r756, -128;
	shl.b32 	%r757, %r103, 8;
	or.b32  	%r105, %r757, -2147483648;
	shr.u32 	%r106, %r104, 5;
	add.u64 	%rd717, %SP, 32;
	add.u64 	%rd1339, %SPL, 32;
	mov.u32 	%r1749, 0;
	mov.u64 	%rd1338, __cudart_i2opi_f;
	mov.u32 	%r1750, %r1749;

$L__BB0_203:
	.pragma "nounroll";
	mov.u32 	%r108, %r1750;
	ld.global.nc.u32 	%r760, [%rd1338];
	// begin inline asm
	{
	mad.lo.cc.u32   %r758, %r760, %r105, %r108;
	madc.hi.u32     %r1750, %r760, %r105,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1339], %r758;
	add.s64 	%rd1339, %rd1339, 4;
	add.s64 	%rd1338, %rd1338, 4;
	add.s32 	%r1749, %r1749, 1;
	setp.ne.s32 	%p289, %r1749, 6;
	@%p289 bra 	$L__BB0_203;

	mov.u32 	%r765, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r763, %r765, %r105, %r108;
	madc.hi.u32     %r764, %r765, %r105,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r764;
	mov.u32 	%r768, 4;
	sub.s32 	%r111, %r768, %r106;
	mov.u32 	%r769, 6;
	sub.s32 	%r770, %r769, %r106;
	cvta.to.local.u64 	%rd719, %rd717;
	mul.wide.s32 	%rd720, %r770, 4;
	add.s64 	%rd721, %rd719, %rd720;
	ld.local.u32 	%r1751, [%rd721];
	ld.local.u32 	%r1752, [%rd721+-4];
	and.b32  	%r114, %r104, 31;
	setp.eq.s32 	%p290, %r114, 0;
	@%p290 bra 	$L__BB0_206;

	mov.u32 	%r771, 32;
	sub.s32 	%r772, %r771, %r114;
	shr.u32 	%r773, %r1752, %r772;
	shl.b32 	%r774, %r1751, %r114;
	add.s32 	%r1751, %r773, %r774;
	mul.wide.s32 	%rd724, %r111, 4;
	add.s64 	%rd725, %rd719, %rd724;
	ld.local.u32 	%r775, [%rd725];
	shr.u32 	%r776, %r775, %r772;
	shl.b32 	%r777, %r1752, %r114;
	add.s32 	%r1752, %r776, %r777;

$L__BB0_206:
	and.b32  	%r778, %r103, -2147483648;
	shr.u32 	%r779, %r1752, 30;
	shl.b32 	%r780, %r1751, 2;
	or.b32  	%r781, %r779, %r780;
	shr.u32 	%r782, %r781, 31;
	shr.u32 	%r783, %r1751, 30;
	add.s32 	%r784, %r782, %r783;
	neg.s32 	%r785, %r784;
	setp.eq.s32 	%p291, %r778, 0;
	selp.b32 	%r1753, %r784, %r785, %p291;
	setp.ne.s32 	%p292, %r782, 0;
	xor.b32  	%r786, %r778, -2147483648;
	selp.b32 	%r787, %r786, %r778, %p292;
	selp.b32 	%r788, -1, 0, %p292;
	xor.b32  	%r789, %r781, %r788;
	shl.b32 	%r790, %r1752, 2;
	xor.b32  	%r791, %r790, %r788;
	cvt.u64.u32 	%rd726, %r789;
	cvt.u64.u32 	%rd727, %r791;
	bfi.b64 	%rd728, %rd726, %rd727, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd728;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2225, %fd10;
	setp.eq.s32 	%p293, %r787, 0;
	neg.f32 	%f2226, %f2225;
	selp.f32 	%f5499, %f2225, %f2226, %p293;

$L__BB0_208:
	mul.f32 	%f2228, %f232, 0f3F22F983;
	cvt.rni.s32.f32 	%r1758, %f2228;
	cvt.rn.f32.s32 	%f2229, %r1758;
	fma.rn.f32 	%f2231, %f2229, %f2220, %f232;
	fma.rn.f32 	%f2233, %f2229, %f2222, %f2231;
	fma.rn.f32 	%f5500, %f2229, %f2224, %f2233;
	abs.f32 	%f239, %f232;
	setp.leu.f32 	%p294, %f239, 0f47CE4780;
	@%p294 bra 	$L__BB0_216;

	setp.eq.f32 	%p295, %f239, 0f7F800000;
	@%p295 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_210;

$L__BB0_215:
	mul.rn.f32 	%f5500, %f232, %f1061;
	bra.uni 	$L__BB0_216;

$L__BB0_210:
	mov.b32 	%r122, %f232;
	bfe.u32 	%r794, %r122, 23, 8;
	add.s32 	%r123, %r794, -128;
	shl.b32 	%r795, %r122, 8;
	or.b32  	%r124, %r795, -2147483648;
	shr.u32 	%r125, %r123, 5;
	add.u64 	%rd730, %SP, 32;
	add.u64 	%rd1341, %SPL, 32;
	mov.u32 	%r1754, 0;
	mov.u64 	%rd1340, __cudart_i2opi_f;
	mov.u32 	%r1755, %r1754;

$L__BB0_211:
	.pragma "nounroll";
	mov.u32 	%r127, %r1755;
	ld.global.nc.u32 	%r798, [%rd1340];
	// begin inline asm
	{
	mad.lo.cc.u32   %r796, %r798, %r124, %r127;
	madc.hi.u32     %r1755, %r798, %r124,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1341], %r796;
	add.s64 	%rd1341, %rd1341, 4;
	add.s64 	%rd1340, %rd1340, 4;
	add.s32 	%r1754, %r1754, 1;
	setp.ne.s32 	%p296, %r1754, 6;
	@%p296 bra 	$L__BB0_211;

	mov.u32 	%r803, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r801, %r803, %r124, %r127;
	madc.hi.u32     %r802, %r803, %r124,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r802;
	mov.u32 	%r806, 4;
	sub.s32 	%r130, %r806, %r125;
	mov.u32 	%r807, 6;
	sub.s32 	%r808, %r807, %r125;
	cvta.to.local.u64 	%rd732, %rd730;
	mul.wide.s32 	%rd733, %r808, 4;
	add.s64 	%rd734, %rd732, %rd733;
	ld.local.u32 	%r1756, [%rd734];
	ld.local.u32 	%r1757, [%rd734+-4];
	and.b32  	%r133, %r123, 31;
	setp.eq.s32 	%p297, %r133, 0;
	@%p297 bra 	$L__BB0_214;

	mov.u32 	%r809, 32;
	sub.s32 	%r810, %r809, %r133;
	shr.u32 	%r811, %r1757, %r810;
	shl.b32 	%r812, %r1756, %r133;
	add.s32 	%r1756, %r811, %r812;
	mul.wide.s32 	%rd737, %r130, 4;
	add.s64 	%rd738, %rd732, %rd737;
	ld.local.u32 	%r813, [%rd738];
	shr.u32 	%r814, %r813, %r810;
	shl.b32 	%r815, %r1757, %r133;
	add.s32 	%r1757, %r814, %r815;

$L__BB0_214:
	and.b32  	%r816, %r122, -2147483648;
	shr.u32 	%r817, %r1757, 30;
	shl.b32 	%r818, %r1756, 2;
	or.b32  	%r819, %r817, %r818;
	shr.u32 	%r820, %r819, 31;
	shr.u32 	%r821, %r1756, 30;
	add.s32 	%r822, %r820, %r821;
	neg.s32 	%r823, %r822;
	setp.eq.s32 	%p298, %r816, 0;
	selp.b32 	%r1758, %r822, %r823, %p298;
	setp.ne.s32 	%p299, %r820, 0;
	xor.b32  	%r824, %r816, -2147483648;
	selp.b32 	%r825, %r824, %r816, %p299;
	selp.b32 	%r826, -1, 0, %p299;
	xor.b32  	%r827, %r819, %r826;
	shl.b32 	%r828, %r1757, 2;
	xor.b32  	%r829, %r828, %r826;
	cvt.u64.u32 	%rd739, %r827;
	cvt.u64.u32 	%rd740, %r829;
	bfi.b64 	%rd741, %rd739, %rd740, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd741;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2235, %fd12;
	setp.eq.s32 	%p300, %r825, 0;
	neg.f32 	%f2236, %f2235;
	selp.f32 	%f5500, %f2235, %f2236, %p300;

$L__BB0_216:
	mov.f32 	%f5198, 0f3F800000;
	mul.f32 	%f2238, %f5499, %f5499;
	mov.f32 	%f2239, 0fBAB607ED;
	mov.f32 	%f2240, 0f37CBAC00;
	fma.rn.f32 	%f2241, %f2240, %f2238, %f2239;
	mov.f32 	%f2242, 0f3D2AAABB;
	fma.rn.f32 	%f2243, %f2241, %f2238, %f2242;
	mov.f32 	%f2244, 0fBEFFFFFF;
	fma.rn.f32 	%f2245, %f2243, %f2238, %f2244;
	fma.rn.f32 	%f2247, %f2245, %f2238, %f5198;
	mov.f32 	%f2248, 0f3C0885E4;
	mov.f32 	%f2249, 0fB94D4153;
	fma.rn.f32 	%f2250, %f2249, %f2238, %f2248;
	mov.f32 	%f2251, 0fBE2AAAA8;
	fma.rn.f32 	%f2252, %f2250, %f2238, %f2251;
	fma.rn.f32 	%f2254, %f2238, %f5499, %f1061;
	fma.rn.f32 	%f2255, %f2252, %f2254, %f5499;
	and.b32  	%r830, %r1753, 1;
	setp.eq.b32 	%p301, %r830, 1;
	selp.f32 	%f2256, %f2247, %f2255, %p301;
	selp.f32 	%f2257, %f2255, %f2247, %p301;
	neg.f32 	%f2258, %f2256;
	and.b32  	%r831, %r1753, 2;
	setp.eq.s32 	%p302, %r831, 0;
	selp.f32 	%f2259, %f2256, %f2258, %p302;
	neg.f32 	%f2260, %f2257;
	add.s32 	%r832, %r1753, 1;
	and.b32  	%r833, %r832, 2;
	setp.eq.s32 	%p303, %r833, 0;
	selp.f32 	%f2261, %f2257, %f2260, %p303;
	mul.f32 	%f2262, %f5500, %f5500;
	fma.rn.f32 	%f2263, %f2240, %f2262, %f2239;
	fma.rn.f32 	%f2264, %f2263, %f2262, %f2242;
	fma.rn.f32 	%f2265, %f2264, %f2262, %f2244;
	fma.rn.f32 	%f2266, %f2265, %f2262, %f5198;
	fma.rn.f32 	%f2267, %f2262, %f5500, %f1061;
	fma.rn.f32 	%f2268, %f2249, %f2262, %f2248;
	fma.rn.f32 	%f2269, %f2268, %f2262, %f2251;
	fma.rn.f32 	%f2270, %f2269, %f2267, %f5500;
	and.b32  	%r834, %r1758, 1;
	setp.eq.b32 	%p304, %r834, 1;
	selp.f32 	%f2271, %f2266, %f2270, %p304;
	selp.f32 	%f2272, %f2270, %f2266, %p304;
	and.b32  	%r835, %r1758, 2;
	setp.eq.s32 	%p305, %r835, 0;
	neg.f32 	%f2273, %f2271;
	selp.f32 	%f2274, %f2271, %f2273, %p305;
	add.s32 	%r836, %r1758, 1;
	and.b32  	%r837, %r836, 2;
	setp.eq.s32 	%p306, %r837, 0;
	neg.f32 	%f2275, %f2272;
	selp.f32 	%f2276, %f2272, %f2275, %p306;
	mov.b32 	%r838, %f2276;
	neg.f32 	%f2277, %f2274;
	mov.b32 	%r839, %f2274;
	cvt.u64.u32 	%rd742, %r839;
	cvt.u64.u32 	%rd743, %r838;
	bfi.b64 	%rd144, %rd742, %rd743, 32, 32;
	mov.b32 	%r840, %f2277;
	cvt.u64.u32 	%rd744, %r840;
	bfi.b64 	%rd145, %rd743, %rd744, 32, 32;
	mul.f32 	%f2278, %f217, %f2259;
	mov.b32 	%r841, %f2278;
	cvt.u64.u32 	%rd745, %r841;
	mov.b32 	%r842, %f2261;
	cvt.u64.u32 	%rd746, %r842;
	bfi.b64 	%rd146, %rd745, %rd746, 32, 32;
	neg.f32 	%f2279, %f2259;
	mov.b32 	%r843, %f2279;
	mul.f32 	%f2280, %f217, %f2261;
	mov.b32 	%r844, %f2280;
	cvt.u64.u32 	%rd747, %r844;
	cvt.u64.u32 	%rd748, %r843;
	bfi.b64 	%rd147, %rd747, %rd748, 32, 32;
	mul.f32 	%f243, %f216, %f216;
	add.f32 	%f2281, %f243, 0f00000000;
	mul.f32 	%f244, %f218, %f218;
	add.f32 	%f245, %f2281, %f244;
	ld.global.f32 	%f246, [%rd67+44];
	neg.f32 	%f2282, %f5520;
	max.f32 	%f2283, %f2282, %f1061;
	mul.f32 	%f247, %f211, %f2283;
	abs.f32 	%f248, %f247;
	setp.ltu.f32 	%p307, %f248, 0f3F800000;
	@%p307 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_217;

$L__BB0_218:
	mul.f32 	%f2305, %f247, %f247;
	mov.f32 	%f2306, 0f394FFF49;
	mov.f32 	%f2307, 0f363D0ADA;
	fma.rn.f32 	%f2308, %f2307, %f2305, %f2306;
	mov.f32 	%f2309, 0f3C08889A;
	fma.rn.f32 	%f2310, %f2308, %f2305, %f2309;
	mov.f32 	%f2311, 0f3E2AAAAB;
	fma.rn.f32 	%f2312, %f2310, %f2305, %f2311;
	mul.f32 	%f2313, %f2305, %f2312;
	fma.rn.f32 	%f5501, %f2313, %f247, %f247;
	bra.uni 	$L__BB0_219;

$L__BB0_217:
	mov.f32 	%f5402, 0f3102E308;
	mov.f32 	%f5401, 0fBF317218;
	mov.f32 	%f5400, 0f3FB8AA3B;
	mul.rn.f32 	%f2285, %f248, %f5400;
	cvt.rzi.f32.f32 	%f2286, %f2285;
	abs.f32 	%f2287, %f2286;
	setp.gt.f32 	%p308, %f2287, 0f42FC0000;
	mov.b32 	%r845, %f2286;
	and.b32  	%r846, %r845, -2147483648;
	or.b32  	%r847, %r846, 1123811328;
	mov.b32 	%f2288, %r847;
	selp.f32 	%f2289, %f2288, %f2286, %p308;
	fma.rn.f32 	%f2291, %f2289, %f5401, %f248;
	fma.rn.f32 	%f2293, %f2289, %f5402, %f2291;
	mul.f32 	%f2294, %f2293, 0f3FB8AA3B;
	add.f32 	%f2295, %f2289, 0f4B40007D;
	mov.b32 	%r848, %f2295;
	shl.b32 	%r849, %r848, 23;
	mov.b32 	%f2296, %r849;
	ex2.approx.ftz.f32 	%f2297, %f2294;
	mul.f32 	%f2298, %f2297, %f2296;
	mov.f32 	%f2299, 0f3E000000;
	div.approx.f32 	%f2300, %f2299, %f2298;
	neg.f32 	%f2301, %f2300;
	fma.rn.f32 	%f2303, %f1010, %f2298, %f2301;
	setp.ge.f32 	%p309, %f248, 0f42B40000;
	selp.f32 	%f2304, 0f7F800000, %f2303, %p309;
	mov.b32 	%r850, %f2304;
	mov.b32 	%r851, %f247;
	and.b32  	%r852, %r851, -2147483648;
	or.b32  	%r853, %r852, %r850;
	mov.b32 	%f5501, %r853;

$L__BB0_219:
	mov.f32 	%f5410, 0f3102E308;
	mov.f32 	%f5409, 0fBF317218;
	mov.f32 	%f5408, 0f3FB8AA3B;
	mov.f32 	%f5407, 0f35BFBE8E;
	mov.f32 	%f5406, 0f3F317200;
	mov.f32 	%f5405, 0f3DAAAABD;
	mov.f32 	%f5404, 0f3C4CAF63;
	mov.f32 	%f5403, 0f3B18F0FE;
	add.f32 	%f2317, %f5501, 0f3727C5AC;
	mul.f32 	%f252, %f246, %f2317;
	ld.global.f32 	%f253, [%rd67+40];
	mov.f32 	%f2321, 0fBF800000;
	mul.f32 	%f255, %f216, %f218;
	abs.f32 	%f256, %f255;
	setp.lt.f32 	%p310, %f256, 0f00800000;
	mul.f32 	%f2323, %f256, 0f4B800000;
	selp.f32 	%f2324, %f2323, %f256, %p310;
	selp.f32 	%f2325, 0fC3170000, 0fC2FE0000, %p310;
	mov.b32 	%r854, %f2324;
	and.b32  	%r855, %r854, 8388607;
	or.b32  	%r856, %r855, 1065353216;
	mov.b32 	%f2326, %r856;
	shr.u32 	%r857, %r854, 23;
	cvt.rn.f32.u32 	%f2327, %r857;
	add.f32 	%f2328, %f2325, %f2327;
	setp.gt.f32 	%p311, %f2326, 0f3FB504F3;
	mul.f32 	%f2329, %f2326, 0f3F000000;
	add.f32 	%f2330, %f2328, 0f3F800000;
	selp.f32 	%f2331, %f2330, %f2328, %p311;
	selp.f32 	%f2332, %f2329, %f2326, %p311;
	add.f32 	%f2333, %f2332, 0fBF800000;
	add.f32 	%f2315, %f2332, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2314,%f2315;
	// end inline asm
	add.f32 	%f2334, %f2333, %f2333;
	mul.f32 	%f2335, %f2314, %f2334;
	mul.f32 	%f2336, %f2335, %f2335;
	fma.rn.f32 	%f2339, %f5403, %f2336, %f5404;
	fma.rn.f32 	%f2341, %f2339, %f2336, %f5405;
	mul.rn.f32 	%f2342, %f2341, %f2336;
	mul.rn.f32 	%f2343, %f2342, %f2335;
	sub.f32 	%f2344, %f2333, %f2335;
	add.f32 	%f2345, %f2344, %f2344;
	neg.f32 	%f2346, %f2335;
	fma.rn.f32 	%f2347, %f2346, %f2333, %f2345;
	mul.rn.f32 	%f2348, %f2314, %f2347;
	add.f32 	%f2349, %f2343, %f2335;
	sub.f32 	%f2350, %f2335, %f2349;
	add.f32 	%f2351, %f2343, %f2350;
	add.f32 	%f2352, %f2348, %f2351;
	add.f32 	%f2353, %f2349, %f2352;
	sub.f32 	%f2354, %f2349, %f2353;
	add.f32 	%f2355, %f2352, %f2354;
	mul.rn.f32 	%f2357, %f2331, %f5406;
	mul.rn.f32 	%f2359, %f2331, %f5407;
	add.f32 	%f2360, %f2357, %f2353;
	sub.f32 	%f2361, %f2357, %f2360;
	add.f32 	%f2362, %f2353, %f2361;
	add.f32 	%f2363, %f2355, %f2362;
	add.f32 	%f2364, %f2359, %f2363;
	add.f32 	%f257, %f2360, %f2364;
	sub.f32 	%f2365, %f2360, %f257;
	add.f32 	%f258, %f2364, %f2365;
	mul.rn.f32 	%f2366, %f2321, %f257;
	neg.f32 	%f2367, %f2366;
	fma.rn.f32 	%f2368, %f2321, %f257, %f2367;
	fma.rn.f32 	%f2369, %f2321, %f258, %f2368;
	fma.rn.f32 	%f2371, %f1061, %f257, %f2369;
	add.rn.f32 	%f2372, %f2366, %f2371;
	neg.f32 	%f2373, %f2372;
	add.rn.f32 	%f2374, %f2366, %f2373;
	add.rn.f32 	%f2375, %f2374, %f2371;
	mov.b32 	%r858, %f2372;
	setp.eq.s32 	%p312, %r858, 1118925336;
	add.s32 	%r859, %r858, -1;
	mov.b32 	%f2376, %r859;
	add.f32 	%f2377, %f2375, 0f37000000;
	selp.f32 	%f259, %f2377, %f2375, %p312;
	selp.f32 	%f2378, %f2376, %f2372, %p312;
	mul.rn.f32 	%f2380, %f2378, %f5408;
	cvt.rzi.f32.f32 	%f2381, %f2380;
	abs.f32 	%f2382, %f2381;
	setp.gt.f32 	%p313, %f2382, 0f42FC0000;
	mov.b32 	%r860, %f2381;
	and.b32  	%r861, %r860, -2147483648;
	or.b32  	%r862, %r861, 1123811328;
	mov.b32 	%f2383, %r862;
	selp.f32 	%f2384, %f2383, %f2381, %p313;
	fma.rn.f32 	%f2386, %f2384, %f5409, %f2378;
	fma.rn.f32 	%f2388, %f2384, %f5410, %f2386;
	mul.f32 	%f2389, %f2388, 0f3FB8AA3B;
	add.f32 	%f2390, %f2384, 0f4B40007F;
	mov.b32 	%r863, %f2390;
	shl.b32 	%r864, %r863, 23;
	mov.b32 	%f2391, %r864;
	ex2.approx.ftz.f32 	%f2392, %f2389;
	mul.f32 	%f260, %f2392, %f2391;
	setp.eq.f32 	%p314, %f260, 0f7F800000;
	mov.f32 	%f5502, 0f7F800000;
	@%p314 bra 	$L__BB0_221;

	fma.rn.f32 	%f5502, %f260, %f259, %f260;

$L__BB0_221:
	mov.f32 	%f5209, 0fBF000000;
	cvt.rzi.f32.f32 	%f5208, %f5209;
	add.f32 	%f5207, %f5208, %f5208;
	mov.f32 	%f5206, 0fBF800000;
	sub.f32 	%f5205, %f5206, %f5207;
	abs.f32 	%f5204, %f5205;
	setp.lt.f32 	%p315, %f255, 0f00000000;
	setp.eq.f32 	%p316, %f5204, 0f3F800000;
	and.pred  	%p7, %p315, %p316;
	setp.eq.f32 	%p317, %f255, 0f00000000;
	@%p317 bra 	$L__BB0_225;
	bra.uni 	$L__BB0_222;

$L__BB0_225:
	add.f32 	%f2397, %f255, %f255;
	mov.b32 	%r867, %f2397;
	or.b32  	%r868, %r867, 2139095040;
	mov.b32 	%f2398, %r868;
	selp.f32 	%f5504, %f2398, 0f7F800000, %p316;
	bra.uni 	$L__BB0_226;

$L__BB0_222:
	mov.b32 	%r865, %f5502;
	xor.b32  	%r866, %r865, -2147483648;
	mov.b32 	%f2393, %r866;
	selp.f32 	%f5504, %f2393, %f5502, %p7;
	setp.geu.f32 	%p318, %f255, 0f00000000;
	@%p318 bra 	$L__BB0_226;

	mov.f32 	%f5184, 0fBF800000;
	cvt.rzi.f32.f32 	%f2395, %f5184;
	setp.eq.f32 	%p319, %f2395, 0fBF800000;
	@%p319 bra 	$L__BB0_226;

	mov.f32 	%f5504, 0f7FFFFFFF;

$L__BB0_226:
	abs.f32 	%f5210, %f255;
	add.f32 	%f2399, %f5210, 0f3F800000;
	mov.b32 	%r140, %f2399;
	setp.lt.s32 	%p321, %r140, 2139095040;
	@%p321 bra 	$L__BB0_231;

	abs.f32 	%f5228, %f255;
	setp.gtu.f32 	%p322, %f5228, 0f7F800000;
	@%p322 bra 	$L__BB0_230;
	bra.uni 	$L__BB0_228;

$L__BB0_230:
	add.f32 	%f5504, %f255, 0fBF800000;
	bra.uni 	$L__BB0_231;

$L__BB0_228:
	abs.f32 	%f5229, %f255;
	setp.neu.f32 	%p323, %f5229, 0f7F800000;
	@%p323 bra 	$L__BB0_231;

	selp.f32 	%f5504, 0f80000000, 0f00000000, %p7;

$L__BB0_231:
	setp.eq.f32 	%p324, %f255, 0f3F800000;
	selp.f32 	%f2400, 0f3F800000, %f5504, %p324;
	mul.f32 	%f2401, %f253, %f2400;
	mul.f32 	%f269, %f245, 0f3F000000;
	sub.f32 	%f2402, %f243, %f269;
	sub.f32 	%f2403, %f244, %f269;
	mul.f32 	%f270, %f2402, %f2401;
	mul.f32 	%f271, %f2403, %f2401;
	rcp.rn.f32 	%f2404, %f255;
	sub.f32 	%f2405, %f255, %f2404;
	mul.f32 	%f2406, %f246, 0f3F000000;
	mul.f32 	%f2407, %f2405, %f2406;
	mul.f32 	%f272, %f255, %f2407;
	neg.f32 	%f273, %f272;
	setp.lt.f32 	%p325, %f252, %f273;
	@%p325 bra 	$L__BB0_266;
	bra.uni 	$L__BB0_232;

$L__BB0_266:
	mov.f32 	%f5379, 0f3102E308;
	mov.f32 	%f5378, 0fBF317218;
	mov.f32 	%f5377, 0f3FB8AA3B;
	mov.f32 	%f5376, 0f35BFBE8E;
	mov.f32 	%f5375, 0f3F317200;
	mov.f32 	%f5374, 0f3DAAAABD;
	mov.f32 	%f5373, 0f3C4CAF63;
	mov.f32 	%f5372, 0f3B18F0FE;
	mov.f32 	%f5226, 0f00000000;
	mul.f32 	%f2695, %f252, 0fC0000000;
	div.rn.f32 	%f2696, %f2695, %f246;
	add.f32 	%f2697, %f2696, 0f3F800000;
	sqrt.rn.f32 	%f326, %f2697;
	mov.f32 	%f2698, 0f3E800000;
	cvt.rzi.f32.f32 	%f2699, %f2698;
	add.f32 	%f2700, %f2699, %f2699;
	mov.f32 	%f2701, 0f3F000000;
	sub.f32 	%f2702, %f2701, %f2700;
	abs.f32 	%f327, %f2702;
	abs.f32 	%f328, %f326;
	setp.lt.f32 	%p371, %f328, 0f00800000;
	mul.f32 	%f2703, %f328, 0f4B800000;
	selp.f32 	%f2704, %f2703, %f328, %p371;
	selp.f32 	%f2705, 0fC3170000, 0fC2FE0000, %p371;
	mov.b32 	%r924, %f2704;
	and.b32  	%r925, %r924, 8388607;
	or.b32  	%r926, %r925, 1065353216;
	mov.b32 	%f2706, %r926;
	shr.u32 	%r927, %r924, 23;
	cvt.rn.f32.u32 	%f2707, %r927;
	add.f32 	%f2708, %f2705, %f2707;
	setp.gt.f32 	%p372, %f2706, 0f3FB504F3;
	mul.f32 	%f2709, %f2706, 0f3F000000;
	add.f32 	%f2710, %f2708, 0f3F800000;
	selp.f32 	%f2711, %f2710, %f2708, %p372;
	selp.f32 	%f2712, %f2709, %f2706, %p372;
	add.f32 	%f2713, %f2712, 0fBF800000;
	add.f32 	%f2693, %f2712, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2692,%f2693;
	// end inline asm
	add.f32 	%f2714, %f2713, %f2713;
	mul.f32 	%f2715, %f2692, %f2714;
	mul.f32 	%f2716, %f2715, %f2715;
	fma.rn.f32 	%f2719, %f5372, %f2716, %f5373;
	fma.rn.f32 	%f2721, %f2719, %f2716, %f5374;
	mul.rn.f32 	%f2722, %f2721, %f2716;
	mul.rn.f32 	%f2723, %f2722, %f2715;
	sub.f32 	%f2724, %f2713, %f2715;
	add.f32 	%f2725, %f2724, %f2724;
	neg.f32 	%f2726, %f2715;
	fma.rn.f32 	%f2727, %f2726, %f2713, %f2725;
	mul.rn.f32 	%f2728, %f2692, %f2727;
	add.f32 	%f2729, %f2723, %f2715;
	sub.f32 	%f2730, %f2715, %f2729;
	add.f32 	%f2731, %f2723, %f2730;
	add.f32 	%f2732, %f2728, %f2731;
	add.f32 	%f2733, %f2729, %f2732;
	sub.f32 	%f2734, %f2729, %f2733;
	add.f32 	%f2735, %f2732, %f2734;
	mul.rn.f32 	%f2737, %f2711, %f5375;
	mul.rn.f32 	%f2739, %f2711, %f5376;
	add.f32 	%f2740, %f2737, %f2733;
	sub.f32 	%f2741, %f2737, %f2740;
	add.f32 	%f2742, %f2733, %f2741;
	add.f32 	%f2743, %f2735, %f2742;
	add.f32 	%f2744, %f2739, %f2743;
	add.f32 	%f2745, %f2740, %f2744;
	sub.f32 	%f2746, %f2740, %f2745;
	add.f32 	%f2747, %f2744, %f2746;
	mul.rn.f32 	%f2748, %f2701, %f2745;
	neg.f32 	%f2749, %f2748;
	fma.rn.f32 	%f2750, %f2701, %f2745, %f2749;
	fma.rn.f32 	%f2751, %f2701, %f2747, %f2750;
	fma.rn.f32 	%f2753, %f5226, %f2745, %f2751;
	add.rn.f32 	%f2754, %f2748, %f2753;
	neg.f32 	%f2755, %f2754;
	add.rn.f32 	%f2756, %f2748, %f2755;
	add.rn.f32 	%f2757, %f2756, %f2753;
	mov.b32 	%r928, %f2754;
	setp.eq.s32 	%p373, %r928, 1118925336;
	add.s32 	%r929, %r928, -1;
	mov.b32 	%f2758, %r929;
	add.f32 	%f2759, %f2757, 0f37000000;
	selp.f32 	%f329, %f2759, %f2757, %p373;
	selp.f32 	%f2760, %f2758, %f2754, %p373;
	mul.rn.f32 	%f2762, %f2760, %f5377;
	cvt.rzi.f32.f32 	%f2763, %f2762;
	abs.f32 	%f2764, %f2763;
	setp.gt.f32 	%p374, %f2764, 0f42FC0000;
	mov.b32 	%r930, %f2763;
	and.b32  	%r931, %r930, -2147483648;
	or.b32  	%r932, %r931, 1123811328;
	mov.b32 	%f2765, %r932;
	selp.f32 	%f2766, %f2765, %f2763, %p374;
	fma.rn.f32 	%f2768, %f2766, %f5378, %f2760;
	fma.rn.f32 	%f2770, %f2766, %f5379, %f2768;
	mul.f32 	%f2771, %f2770, 0f3FB8AA3B;
	add.f32 	%f2772, %f2766, 0f4B40007F;
	mov.b32 	%r933, %f2772;
	shl.b32 	%r934, %r933, 23;
	mov.b32 	%f2773, %r934;
	ex2.approx.ftz.f32 	%f2774, %f2771;
	mul.f32 	%f330, %f2774, %f2773;
	setp.eq.f32 	%p375, %f330, 0f7F800000;
	mov.f32 	%f5515, 0f7F800000;
	@%p375 bra 	$L__BB0_268;

	fma.rn.f32 	%f5515, %f330, %f329, %f330;

$L__BB0_268:
	setp.lt.f32 	%p376, %f326, 0f00000000;
	setp.eq.f32 	%p377, %f327, 0f3F800000;
	and.pred  	%p10, %p376, %p377;
	setp.eq.f32 	%p378, %f326, 0f00000000;
	@%p378 bra 	$L__BB0_272;
	bra.uni 	$L__BB0_269;

$L__BB0_272:
	add.f32 	%f2779, %f326, %f326;
	selp.f32 	%f5517, %f2779, 0f00000000, %p377;
	bra.uni 	$L__BB0_273;

$L__BB0_232:
	mul.f32 	%f274, %f212, %f252;
	setp.gt.f32 	%p326, %f272, %f274;
	add.f32 	%f275, %f212, %f212;
	@%p326 bra 	$L__BB0_249;
	bra.uni 	$L__BB0_233;

$L__BB0_249:
	mov.f32 	%f5371, 0f3102E308;
	mov.f32 	%f5370, 0fBF317218;
	mov.f32 	%f5369, 0f3FB8AA3B;
	mov.f32 	%f5368, 0f35BFBE8E;
	mov.f32 	%f5367, 0f3F317200;
	mov.f32 	%f5366, 0f3DAAAABD;
	mov.f32 	%f5365, 0f3C4CAF63;
	mov.f32 	%f5364, 0f3B18F0FE;
	mov.f32 	%f5224, 0f00000000;
	mul.f32 	%f2555, %f275, %f252;
	div.rn.f32 	%f2556, %f2555, %f246;
	add.f32 	%f2557, %f2556, 0f3F800000;
	sqrt.rn.f32 	%f307, %f2557;
	mov.f32 	%f2561, 0f3F000000;
	abs.f32 	%f309, %f307;
	setp.lt.f32 	%p352, %f309, 0f00800000;
	mul.f32 	%f2563, %f309, 0f4B800000;
	selp.f32 	%f2564, %f2563, %f309, %p352;
	selp.f32 	%f2565, 0fC3170000, 0fC2FE0000, %p352;
	mov.b32 	%r894, %f2564;
	and.b32  	%r895, %r894, 8388607;
	or.b32  	%r896, %r895, 1065353216;
	mov.b32 	%f2566, %r896;
	shr.u32 	%r897, %r894, 23;
	cvt.rn.f32.u32 	%f2567, %r897;
	add.f32 	%f2568, %f2565, %f2567;
	setp.gt.f32 	%p353, %f2566, 0f3FB504F3;
	mul.f32 	%f2569, %f2566, 0f3F000000;
	add.f32 	%f2570, %f2568, 0f3F800000;
	selp.f32 	%f2571, %f2570, %f2568, %p353;
	selp.f32 	%f2572, %f2569, %f2566, %p353;
	add.f32 	%f2573, %f2572, 0fBF800000;
	add.f32 	%f2553, %f2572, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2552,%f2553;
	// end inline asm
	add.f32 	%f2574, %f2573, %f2573;
	mul.f32 	%f2575, %f2552, %f2574;
	mul.f32 	%f2576, %f2575, %f2575;
	fma.rn.f32 	%f2579, %f5364, %f2576, %f5365;
	fma.rn.f32 	%f2581, %f2579, %f2576, %f5366;
	mul.rn.f32 	%f2582, %f2581, %f2576;
	mul.rn.f32 	%f2583, %f2582, %f2575;
	sub.f32 	%f2584, %f2573, %f2575;
	add.f32 	%f2585, %f2584, %f2584;
	neg.f32 	%f2586, %f2575;
	fma.rn.f32 	%f2587, %f2586, %f2573, %f2585;
	mul.rn.f32 	%f2588, %f2552, %f2587;
	add.f32 	%f2589, %f2583, %f2575;
	sub.f32 	%f2590, %f2575, %f2589;
	add.f32 	%f2591, %f2583, %f2590;
	add.f32 	%f2592, %f2588, %f2591;
	add.f32 	%f2593, %f2589, %f2592;
	sub.f32 	%f2594, %f2589, %f2593;
	add.f32 	%f2595, %f2592, %f2594;
	mul.rn.f32 	%f2597, %f2571, %f5367;
	mul.rn.f32 	%f2599, %f2571, %f5368;
	add.f32 	%f2600, %f2597, %f2593;
	sub.f32 	%f2601, %f2597, %f2600;
	add.f32 	%f2602, %f2593, %f2601;
	add.f32 	%f2603, %f2595, %f2602;
	add.f32 	%f2604, %f2599, %f2603;
	add.f32 	%f2605, %f2600, %f2604;
	sub.f32 	%f2606, %f2600, %f2605;
	add.f32 	%f2607, %f2604, %f2606;
	mul.rn.f32 	%f2608, %f2561, %f2605;
	neg.f32 	%f2609, %f2608;
	fma.rn.f32 	%f2610, %f2561, %f2605, %f2609;
	fma.rn.f32 	%f2611, %f2561, %f2607, %f2610;
	fma.rn.f32 	%f2613, %f5224, %f2605, %f2611;
	add.rn.f32 	%f2614, %f2608, %f2613;
	neg.f32 	%f2615, %f2614;
	add.rn.f32 	%f2616, %f2608, %f2615;
	add.rn.f32 	%f2617, %f2616, %f2613;
	mov.b32 	%r898, %f2614;
	setp.eq.s32 	%p354, %r898, 1118925336;
	add.s32 	%r899, %r898, -1;
	mov.b32 	%f2618, %r899;
	add.f32 	%f2619, %f2617, 0f37000000;
	selp.f32 	%f310, %f2619, %f2617, %p354;
	selp.f32 	%f2620, %f2618, %f2614, %p354;
	mul.rn.f32 	%f2622, %f2620, %f5369;
	cvt.rzi.f32.f32 	%f2623, %f2622;
	abs.f32 	%f2624, %f2623;
	setp.gt.f32 	%p355, %f2624, 0f42FC0000;
	mov.b32 	%r900, %f2623;
	and.b32  	%r901, %r900, -2147483648;
	or.b32  	%r902, %r901, 1123811328;
	mov.b32 	%f2625, %r902;
	selp.f32 	%f2626, %f2625, %f2623, %p355;
	fma.rn.f32 	%f2628, %f2626, %f5370, %f2620;
	fma.rn.f32 	%f2630, %f2626, %f5371, %f2628;
	mul.f32 	%f2631, %f2630, 0f3FB8AA3B;
	add.f32 	%f2632, %f2626, 0f4B40007F;
	mov.b32 	%r903, %f2632;
	shl.b32 	%r904, %r903, 23;
	mov.b32 	%f2633, %r904;
	ex2.approx.ftz.f32 	%f2634, %f2631;
	mul.f32 	%f311, %f2634, %f2633;
	setp.eq.f32 	%p356, %f311, 0f7F800000;
	mov.f32 	%f5510, 0f7F800000;
	@%p356 bra 	$L__BB0_251;

	fma.rn.f32 	%f5510, %f311, %f310, %f311;

$L__BB0_251:
	mov.f32 	%f5235, 0f3E800000;
	cvt.rzi.f32.f32 	%f5234, %f5235;
	add.f32 	%f5233, %f5234, %f5234;
	mov.f32 	%f5232, 0f3F000000;
	sub.f32 	%f5231, %f5232, %f5233;
	abs.f32 	%f5230, %f5231;
	setp.lt.f32 	%p357, %f307, 0f00000000;
	setp.eq.f32 	%p358, %f5230, 0f3F800000;
	and.pred  	%p9, %p357, %p358;
	setp.eq.f32 	%p359, %f307, 0f00000000;
	@%p359 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_252;

$L__BB0_255:
	add.f32 	%f2639, %f307, %f307;
	selp.f32 	%f5512, %f2639, 0f00000000, %p358;
	bra.uni 	$L__BB0_256;

$L__BB0_233:
	add.f32 	%f276, %f275, 0f3F800000;
	add.f32 	%f277, %f276, %f276;
	sub.f32 	%f2408, %f274, %f272;
	mul.f32 	%f278, %f213, %f213;
	mul.f32 	%f2409, %f278, %f2408;
	sub.f32 	%f2410, %f273, %f252;
	mul.f32 	%f279, %f2410, %f2409;
	mul.f32 	%f2411, %f271, %f271;
	fma.rn.f32 	%f2412, %f270, %f270, %f2411;
	add.f32 	%f280, %f2412, 0f00000000;
	fma.rn.f32 	%f2413, %f277, %f280, %f279;
	setp.lt.f32 	%p327, %f2413, 0f38D1B717;
	@%p327 bra 	$L__BB0_283;

	ld.global.u8 	%rs22, [%rd67+48];
	setp.eq.s16 	%p328, %rs22, 0;
	setp.leu.f32 	%p329, %f252, 0f38D1B717;
	mov.f32 	%f2414, 0f38D1B717;
	or.pred  	%p330, %p329, %p328;
	add.f32 	%f2415, %f252, 0fB8D1B717;
	setp.leu.f32 	%p331, %f2415, %f273;
	or.pred  	%p332, %p331, %p330;
	sub.f32 	%f2416, %f2414, %f274;
	setp.geu.f32 	%p333, %f2416, %f273;
	sqrt.rn.f32 	%f281, %f280;
	or.pred  	%p334, %p333, %p332;
	@%p334 bra 	$L__BB0_241;

	mov.f32 	%f5200, 0f3F800000;
	sub.f32 	%f2418, %f5200, %f212;
	mul.f32 	%f2419, %f2418, %f252;
	mul.f32 	%f282, %f2419, 0f3F000000;
	add.f32 	%f2420, %f272, %f282;
	fma.rn.f32 	%f2421, %f281, 0fBFB504F3, 0f00000000;
	mul.f32 	%f2422, %f2421, %f2421;
	fma.rn.f32 	%f2423, %f2420, %f2420, %f2422;
	add.f32 	%f2424, %f2423, 0f00000000;
	sqrt.rn.f32 	%f2425, %f2424;
	div.rn.f32 	%f283, %f2420, %f2425;
	div.rn.f32 	%f2426, %f2421, %f2425;
	add.f32 	%f2427, %f274, %f282;
	mul.f32 	%f2428, %f278, %f2427;
	sub.f32 	%f2429, %f282, %f252;
	mul.f32 	%f2430, %f2429, %f2428;
	mul.f32 	%f2431, %f278, %f283;
	add.f32 	%f2432, %f282, %f282;
	sub.f32 	%f2433, %f2432, %f252;
	add.f32 	%f2434, %f274, %f2433;
	mul.f32 	%f284, %f2434, %f2431;
	mul.f32 	%f2435, %f276, %f2426;
	mul.f32 	%f2436, %f2426, %f2435;
	fma.rn.f32 	%f2437, %f283, %f2431, %f2436;
	mul.f32 	%f2438, %f2437, 0fC0800000;
	mul.f32 	%f2439, %f2430, %f2438;
	fma.rn.f32 	%f2440, %f284, %f284, %f2439;
	sqrt.rn.f32 	%f285, %f2440;
	sub.f32 	%f2441, %f285, %f284;
	add.f32 	%f286, %f2437, %f2437;
	div.rn.f32 	%f2442, %f2441, %f286;
	fma.rn.f32 	%f5505, %f283, %f2442, %f282;
	sub.f32 	%f2443, %f273, %f282;
	sub.f32 	%f2444, %f5505, %f282;
	mul.f32 	%f2445, %f2443, %f2444;
	setp.gt.f32 	%p335, %f2445, 0f00000000;
	@%p335 bra 	$L__BB0_237;

	neg.f32 	%f2446, %f284;
	sub.f32 	%f2447, %f2446, %f285;
	div.rn.f32 	%f2448, %f2447, %f286;
	fma.rn.f32 	%f5505, %f283, %f2448, %f282;

$L__BB0_237:
	mul.f32 	%f2449, %f5505, 0fC0000000;
	div.rn.f32 	%f2450, %f2449, %f246;
	add.f32 	%f2451, %f2450, 0f3F800000;
	abs.f32 	%f2452, %f2451;
	sqrt.rn.f32 	%f290, %f2452;
	setp.leu.f32 	%p336, %f290, 0f38D1B717;
	@%p336 bra 	$L__BB0_241;

	mov.f32 	%f5214, 0fBF000000;
	div.rn.f32 	%f2453, %f255, %f290;
	setp.lt.f32 	%p337, %f2453, 0f00800000;
	mul.f32 	%f2454, %f2453, 0f4B000000;
	selp.f32 	%f291, %f2454, %f2453, %p337;
	selp.f32 	%f2455, 0fC1B80000, 0f00000000, %p337;
	mov.b32 	%r869, %f291;
	add.s32 	%r870, %r869, -1059760811;
	and.b32  	%r871, %r870, -8388608;
	sub.s32 	%r872, %r869, %r871;
	mov.b32 	%f2456, %r872;
	cvt.rn.f32.s32 	%f2457, %r871;
	mov.f32 	%f2458, 0f34000000;
	fma.rn.f32 	%f2459, %f2457, %f2458, %f2455;
	add.f32 	%f2460, %f2456, 0fBF800000;
	mov.f32 	%f2461, 0f3E1039F6;
	mov.f32 	%f2462, 0fBE055027;
	fma.rn.f32 	%f2463, %f2462, %f2460, %f2461;
	mov.f32 	%f2464, 0fBDF8CDCC;
	fma.rn.f32 	%f2465, %f2463, %f2460, %f2464;
	mov.f32 	%f2466, 0f3E0F2955;
	fma.rn.f32 	%f2467, %f2465, %f2460, %f2466;
	mov.f32 	%f2468, 0fBE2AD8B9;
	fma.rn.f32 	%f2469, %f2467, %f2460, %f2468;
	mov.f32 	%f2470, 0f3E4CED0B;
	fma.rn.f32 	%f2471, %f2469, %f2460, %f2470;
	mov.f32 	%f2472, 0fBE7FFF22;
	fma.rn.f32 	%f2473, %f2471, %f2460, %f2472;
	mov.f32 	%f2474, 0f3EAAAA78;
	fma.rn.f32 	%f2475, %f2473, %f2460, %f2474;
	fma.rn.f32 	%f2477, %f2475, %f2460, %f5214;
	mul.f32 	%f2478, %f2460, %f2477;
	fma.rn.f32 	%f2479, %f2478, %f2460, %f2460;
	mov.f32 	%f2480, 0f3F317218;
	fma.rn.f32 	%f5506, %f2459, %f2480, %f2479;
	setp.lt.u32 	%p338, %r869, 2139095040;
	@%p338 bra 	$L__BB0_240;

	mov.f32 	%f2481, 0f7F800000;
	fma.rn.f32 	%f5506, %f291, %f2481, %f2481;

$L__BB0_240:
	setp.eq.f32 	%p339, %f291, 0f00000000;
	selp.f32 	%f2482, 0fFF800000, %f5506, %p339;
	add.f32 	%f5520, %f5520, %f2482;

$L__BB0_241:
	mov.f32 	%f5339, 0f3102E308;
	mov.f32 	%f5338, 0fBF317218;
	mov.f32 	%f5337, 0f3FB8AA3B;
	mov.f32 	%f5211, 0f00000000;
	mov.f32 	%f5199, 0f3F800000;
	neg.f32 	%f2484, %f279;
	div.rn.f32 	%f2485, %f2484, %f277;
	sqrt.rn.f32 	%f297, %f2485;
	mov.f32 	%f2486, 0f3F000000;
	cvt.rzi.f32.f32 	%f2487, %f2486;
	add.f32 	%f2488, %f2487, %f2487;
	sub.f32 	%f2490, %f5199, %f2488;
	abs.f32 	%f298, %f2490;
	mul.rn.f32 	%f2491, %f5199, %f257;
	neg.f32 	%f2492, %f2491;
	fma.rn.f32 	%f2493, %f5199, %f257, %f2492;
	fma.rn.f32 	%f2494, %f5199, %f258, %f2493;
	fma.rn.f32 	%f2496, %f5211, %f257, %f2494;
	add.rn.f32 	%f2497, %f2491, %f2496;
	neg.f32 	%f2498, %f2497;
	add.rn.f32 	%f2499, %f2491, %f2498;
	add.rn.f32 	%f2500, %f2499, %f2496;
	mov.b32 	%r873, %f2497;
	setp.eq.s32 	%p340, %r873, 1118925336;
	add.s32 	%r874, %r873, -1;
	mov.b32 	%f2501, %r874;
	add.f32 	%f2502, %f2500, 0f37000000;
	selp.f32 	%f299, %f2502, %f2500, %p340;
	selp.f32 	%f2503, %f2501, %f2497, %p340;
	mul.rn.f32 	%f2505, %f2503, %f5337;
	cvt.rzi.f32.f32 	%f2506, %f2505;
	abs.f32 	%f2507, %f2506;
	setp.gt.f32 	%p341, %f2507, 0f42FC0000;
	mov.b32 	%r875, %f2506;
	and.b32  	%r876, %r875, -2147483648;
	or.b32  	%r877, %r876, 1123811328;
	mov.b32 	%f2508, %r877;
	selp.f32 	%f2509, %f2508, %f2506, %p341;
	fma.rn.f32 	%f2511, %f2509, %f5338, %f2503;
	fma.rn.f32 	%f2513, %f2509, %f5339, %f2511;
	mul.f32 	%f2514, %f2513, 0f3FB8AA3B;
	add.f32 	%f2515, %f2509, 0f4B40007F;
	mov.b32 	%r878, %f2515;
	shl.b32 	%r879, %r878, 23;
	mov.b32 	%f2516, %r879;
	ex2.approx.ftz.f32 	%f2517, %f2514;
	mul.f32 	%f300, %f2517, %f2516;
	setp.eq.f32 	%p342, %f300, 0f7F800000;
	mov.f32 	%f5508, 0f7F800000;
	@%p342 bra 	$L__BB0_243;

	fma.rn.f32 	%f5508, %f300, %f299, %f300;

$L__BB0_243:
	mov.f32 	%f5176, 0f3F800000;
	cvt.rzi.f32.f32 	%f5175, %f5176;
	setp.eq.f32 	%p344, %f298, 0f3F800000;
	and.pred  	%p8, %p315, %p344;
	mov.b32 	%r880, %f5508;
	xor.b32  	%r881, %r880, -2147483648;
	mov.b32 	%f2518, %r881;
	selp.f32 	%f2519, %f2518, %f5508, %p8;
	add.f32 	%f2520, %f255, %f255;
	selp.f32 	%f2521, %f2520, 0f00000000, %p344;
	setp.neu.f32 	%p345, %f5175, 0f3F800000;
	and.pred  	%p346, %p315, %p345;
	selp.f32 	%f2522, 0f7FFFFFFF, %f2519, %p346;
	selp.f32 	%f5509, %f2521, %f2522, %p317;
	@%p321 bra 	$L__BB0_248;

	abs.f32 	%f5212, %f255;
	setp.gtu.f32 	%p349, %f5212, 0f7F800000;
	@%p349 bra 	$L__BB0_247;
	bra.uni 	$L__BB0_245;

$L__BB0_247:
	add.f32 	%f5509, %f255, 0f3F800000;
	bra.uni 	$L__BB0_248;

$L__BB0_269:
	mov.b32 	%r935, %f5515;
	xor.b32  	%r936, %r935, -2147483648;
	mov.b32 	%f2775, %r936;
	selp.f32 	%f5517, %f2775, %f5515, %p10;
	setp.geu.f32 	%p379, %f326, 0f00000000;
	@%p379 bra 	$L__BB0_273;

	cvt.rzi.f32.f32 	%f2777, %f2701;
	setp.eq.f32 	%p380, %f2777, 0f3F000000;
	@%p380 bra 	$L__BB0_273;

	mov.f32 	%f5517, 0f7FFFFFFF;

$L__BB0_273:
	add.f32 	%f2780, %f328, 0f3F000000;
	mov.b32 	%r937, %f2780;
	setp.lt.s32 	%p382, %r937, 2139095040;
	@%p382 bra 	$L__BB0_278;

	setp.gtu.f32 	%p383, %f328, 0f7F800000;
	@%p383 bra 	$L__BB0_277;
	bra.uni 	$L__BB0_275;

$L__BB0_277:
	add.f32 	%f5517, %f326, 0f3F000000;
	bra.uni 	$L__BB0_278;

$L__BB0_158:
	mov.b32 	%r61, %f173;
	bfe.u32 	%r620, %r61, 23, 8;
	add.s32 	%r62, %r620, -128;
	shl.b32 	%r621, %r61, 8;
	or.b32  	%r63, %r621, -2147483648;
	shr.u32 	%r64, %r62, 5;
	add.u64 	%rd634, %SP, 32;
	add.u64 	%rd1329, %SPL, 32;
	mov.u32 	%r1739, 0;
	mov.u64 	%rd1328, __cudart_i2opi_f;
	mov.u32 	%r1740, %r1739;

$L__BB0_159:
	.pragma "nounroll";
	mov.u32 	%r66, %r1740;
	ld.global.nc.u32 	%r624, [%rd1328];
	// begin inline asm
	{
	mad.lo.cc.u32   %r622, %r624, %r63, %r66;
	madc.hi.u32     %r1740, %r624, %r63,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1329], %r622;
	add.s64 	%rd1329, %rd1329, 4;
	add.s64 	%rd1328, %rd1328, 4;
	add.s32 	%r1739, %r1739, 1;
	setp.ne.s32 	%p226, %r1739, 6;
	@%p226 bra 	$L__BB0_159;

	mov.u32 	%r629, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r627, %r629, %r63, %r66;
	madc.hi.u32     %r628, %r629, %r63,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r628;
	mov.u32 	%r632, 4;
	sub.s32 	%r69, %r632, %r64;
	mov.u32 	%r633, 6;
	sub.s32 	%r634, %r633, %r64;
	cvta.to.local.u64 	%rd636, %rd634;
	mul.wide.s32 	%rd637, %r634, 4;
	add.s64 	%rd638, %rd636, %rd637;
	ld.local.u32 	%r1741, [%rd638];
	ld.local.u32 	%r1742, [%rd638+-4];
	and.b32  	%r72, %r62, 31;
	setp.eq.s32 	%p227, %r72, 0;
	@%p227 bra 	$L__BB0_162;

	mov.u32 	%r635, 32;
	sub.s32 	%r636, %r635, %r72;
	shr.u32 	%r637, %r1742, %r636;
	shl.b32 	%r638, %r1741, %r72;
	add.s32 	%r1741, %r637, %r638;
	mul.wide.s32 	%rd641, %r69, 4;
	add.s64 	%rd642, %rd636, %rd641;
	ld.local.u32 	%r639, [%rd642];
	shr.u32 	%r640, %r639, %r636;
	shl.b32 	%r641, %r1742, %r72;
	add.s32 	%r1742, %r640, %r641;

$L__BB0_162:
	and.b32  	%r642, %r61, -2147483648;
	shr.u32 	%r643, %r1742, 30;
	shl.b32 	%r644, %r1741, 2;
	or.b32  	%r645, %r643, %r644;
	shr.u32 	%r646, %r645, 31;
	shr.u32 	%r647, %r1741, 30;
	add.s32 	%r648, %r646, %r647;
	neg.s32 	%r649, %r648;
	setp.eq.s32 	%p228, %r642, 0;
	selp.b32 	%r1743, %r648, %r649, %p228;
	setp.ne.s32 	%p229, %r646, 0;
	xor.b32  	%r650, %r642, -2147483648;
	selp.b32 	%r651, %r650, %r642, %p229;
	selp.b32 	%r652, -1, 0, %p229;
	xor.b32  	%r653, %r645, %r652;
	shl.b32 	%r654, %r1742, 2;
	xor.b32  	%r655, %r654, %r652;
	cvt.u64.u32 	%rd643, %r653;
	cvt.u64.u32 	%rd644, %r655;
	bfi.b64 	%rd645, %rd643, %rd644, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd645;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1968, %fd6;
	setp.eq.s32 	%p230, %r651, 0;
	neg.f32 	%f1969, %f1968;
	selp.f32 	%f5491, %f1968, %f1969, %p230;

$L__BB0_164:
	mul.f32 	%f1971, %f174, 0f3F22F983;
	cvt.rni.s32.f32 	%r1748, %f1971;
	cvt.rn.f32.s32 	%f1972, %r1748;
	fma.rn.f32 	%f1974, %f1972, %f1963, %f174;
	fma.rn.f32 	%f1976, %f1972, %f1965, %f1974;
	fma.rn.f32 	%f5492, %f1972, %f1967, %f1976;
	abs.f32 	%f181, %f174;
	setp.leu.f32 	%p231, %f181, 0f47CE4780;
	@%p231 bra 	$L__BB0_172;

	setp.eq.f32 	%p232, %f181, 0f7F800000;
	@%p232 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_166;

$L__BB0_171:
	mul.rn.f32 	%f5492, %f174, %f1061;
	bra.uni 	$L__BB0_172;

$L__BB0_131:
	mov.b32 	%r19, %f140;
	bfe.u32 	%r503, %r19, 23, 8;
	add.s32 	%r20, %r503, -128;
	shl.b32 	%r504, %r19, 8;
	or.b32  	%r21, %r504, -2147483648;
	shr.u32 	%r22, %r20, 5;
	cvta.to.local.u64 	%rd1325, %rd1359;
	mov.u32 	%r1729, 0;
	mov.u64 	%rd1324, __cudart_i2opi_f;
	mov.u32 	%r1730, %r1729;

$L__BB0_132:
	.pragma "nounroll";
	mov.u32 	%r24, %r1730;
	ld.global.nc.u32 	%r507, [%rd1324];
	// begin inline asm
	{
	mad.lo.cc.u32   %r505, %r507, %r21, %r24;
	madc.hi.u32     %r1730, %r507, %r21,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1325], %r505;
	add.s64 	%rd1325, %rd1325, 4;
	add.s64 	%rd1324, %rd1324, 4;
	add.s32 	%r1729, %r1729, 1;
	setp.ne.s32 	%p185, %r1729, 6;
	@%p185 bra 	$L__BB0_132;

	mov.u32 	%r512, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r510, %r512, %r21, %r24;
	madc.hi.u32     %r511, %r512, %r21,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r511;
	mov.u32 	%r515, 4;
	sub.s32 	%r27, %r515, %r22;
	mov.u32 	%r516, 6;
	sub.s32 	%r517, %r516, %r22;
	cvta.to.local.u64 	%rd592, %rd1359;
	mul.wide.s32 	%rd593, %r517, 4;
	add.s64 	%rd594, %rd592, %rd593;
	ld.local.u32 	%r1731, [%rd594];
	ld.local.u32 	%r1732, [%rd594+-4];
	and.b32  	%r30, %r20, 31;
	setp.eq.s32 	%p186, %r30, 0;
	@%p186 bra 	$L__BB0_135;

	mov.u32 	%r518, 32;
	sub.s32 	%r519, %r518, %r30;
	shr.u32 	%r520, %r1732, %r519;
	shl.b32 	%r521, %r1731, %r30;
	add.s32 	%r1731, %r520, %r521;
	mul.wide.s32 	%rd597, %r27, 4;
	add.s64 	%rd598, %rd592, %rd597;
	ld.local.u32 	%r522, [%rd598];
	shr.u32 	%r523, %r522, %r519;
	shl.b32 	%r524, %r1732, %r30;
	add.s32 	%r1732, %r523, %r524;

$L__BB0_135:
	and.b32  	%r525, %r19, -2147483648;
	shr.u32 	%r526, %r1732, 30;
	shl.b32 	%r527, %r1731, 2;
	or.b32  	%r528, %r526, %r527;
	shr.u32 	%r529, %r528, 31;
	shr.u32 	%r530, %r1731, 30;
	add.s32 	%r531, %r529, %r530;
	neg.s32 	%r532, %r531;
	setp.eq.s32 	%p187, %r525, 0;
	selp.b32 	%r1733, %r531, %r532, %p187;
	setp.ne.s32 	%p188, %r529, 0;
	xor.b32  	%r533, %r525, -2147483648;
	selp.b32 	%r534, %r533, %r525, %p188;
	selp.b32 	%r535, -1, 0, %p188;
	xor.b32  	%r536, %r528, %r535;
	shl.b32 	%r537, %r1732, 2;
	xor.b32  	%r538, %r537, %r535;
	cvt.u64.u32 	%rd599, %r536;
	cvt.u64.u32 	%rd600, %r538;
	bfi.b64 	%rd601, %rd599, %rd600, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd601;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1781, %fd2;
	setp.eq.s32 	%p189, %r534, 0;
	neg.f32 	%f1782, %f1781;
	selp.f32 	%f5487, %f1781, %f1782, %p189;

$L__BB0_137:
	mul.f32 	%f1784, %f141, 0f3F22F983;
	cvt.rni.s32.f32 	%r1738, %f1784;
	cvt.rn.f32.s32 	%f1785, %r1738;
	fma.rn.f32 	%f1787, %f1785, %f1776, %f141;
	fma.rn.f32 	%f1789, %f1785, %f1778, %f1787;
	fma.rn.f32 	%f5488, %f1785, %f1780, %f1789;
	abs.f32 	%f148, %f141;
	setp.leu.f32 	%p190, %f148, 0f47CE4780;
	@%p190 bra 	$L__BB0_145;

	setp.eq.f32 	%p191, %f148, 0f7F800000;
	@%p191 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_139;

$L__BB0_144:
	mul.rn.f32 	%f5488, %f141, %f1061;
	bra.uni 	$L__BB0_145;

$L__BB0_166:
	mov.b32 	%r80, %f174;
	bfe.u32 	%r658, %r80, 23, 8;
	add.s32 	%r81, %r658, -128;
	shl.b32 	%r659, %r80, 8;
	or.b32  	%r82, %r659, -2147483648;
	shr.u32 	%r83, %r81, 5;
	add.u64 	%rd647, %SP, 32;
	add.u64 	%rd1331, %SPL, 32;
	mov.u32 	%r1744, 0;
	mov.u64 	%rd1330, __cudart_i2opi_f;
	mov.u32 	%r1745, %r1744;

$L__BB0_167:
	.pragma "nounroll";
	mov.u32 	%r85, %r1745;
	ld.global.nc.u32 	%r662, [%rd1330];
	// begin inline asm
	{
	mad.lo.cc.u32   %r660, %r662, %r82, %r85;
	madc.hi.u32     %r1745, %r662, %r82,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1331], %r660;
	add.s64 	%rd1331, %rd1331, 4;
	add.s64 	%rd1330, %rd1330, 4;
	add.s32 	%r1744, %r1744, 1;
	setp.ne.s32 	%p233, %r1744, 6;
	@%p233 bra 	$L__BB0_167;

	mov.u32 	%r667, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r665, %r667, %r82, %r85;
	madc.hi.u32     %r666, %r667, %r82,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r666;
	mov.u32 	%r670, 4;
	sub.s32 	%r88, %r670, %r83;
	mov.u32 	%r671, 6;
	sub.s32 	%r672, %r671, %r83;
	cvta.to.local.u64 	%rd649, %rd647;
	mul.wide.s32 	%rd650, %r672, 4;
	add.s64 	%rd651, %rd649, %rd650;
	ld.local.u32 	%r1746, [%rd651];
	ld.local.u32 	%r1747, [%rd651+-4];
	and.b32  	%r91, %r81, 31;
	setp.eq.s32 	%p234, %r91, 0;
	@%p234 bra 	$L__BB0_170;

	mov.u32 	%r673, 32;
	sub.s32 	%r674, %r673, %r91;
	shr.u32 	%r675, %r1747, %r674;
	shl.b32 	%r676, %r1746, %r91;
	add.s32 	%r1746, %r675, %r676;
	mul.wide.s32 	%rd654, %r88, 4;
	add.s64 	%rd655, %rd649, %rd654;
	ld.local.u32 	%r677, [%rd655];
	shr.u32 	%r678, %r677, %r674;
	shl.b32 	%r679, %r1747, %r91;
	add.s32 	%r1747, %r678, %r679;

$L__BB0_170:
	and.b32  	%r680, %r80, -2147483648;
	shr.u32 	%r681, %r1747, 30;
	shl.b32 	%r682, %r1746, 2;
	or.b32  	%r683, %r681, %r682;
	shr.u32 	%r684, %r683, 31;
	shr.u32 	%r685, %r1746, 30;
	add.s32 	%r686, %r684, %r685;
	neg.s32 	%r687, %r686;
	setp.eq.s32 	%p235, %r680, 0;
	selp.b32 	%r1748, %r686, %r687, %p235;
	setp.ne.s32 	%p236, %r684, 0;
	xor.b32  	%r688, %r680, -2147483648;
	selp.b32 	%r689, %r688, %r680, %p236;
	selp.b32 	%r690, -1, 0, %p236;
	xor.b32  	%r691, %r683, %r690;
	shl.b32 	%r692, %r1747, 2;
	xor.b32  	%r693, %r692, %r690;
	cvt.u64.u32 	%rd656, %r691;
	cvt.u64.u32 	%rd657, %r693;
	bfi.b64 	%rd658, %rd656, %rd657, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd658;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1978, %fd8;
	setp.eq.s32 	%p237, %r689, 0;
	neg.f32 	%f1979, %f1978;
	selp.f32 	%f5492, %f1978, %f1979, %p237;

$L__BB0_172:
	mov.f32 	%f5197, 0f3F800000;
	setp.lt.f32 	%p238, %f160, 0f00000000;
	selp.f32 	%f1982, 0fBF800000, 0f3F800000, %p238;
	mul.f32 	%f185, %f160, %f1982;
	mul.f32 	%f1984, %f5491, %f5491;
	mov.f32 	%f1985, 0fBAB607ED;
	mov.f32 	%f1986, 0f37CBAC00;
	fma.rn.f32 	%f1987, %f1986, %f1984, %f1985;
	mov.f32 	%f1988, 0f3D2AAABB;
	fma.rn.f32 	%f1989, %f1987, %f1984, %f1988;
	mov.f32 	%f1990, 0fBEFFFFFF;
	fma.rn.f32 	%f1991, %f1989, %f1984, %f1990;
	fma.rn.f32 	%f1992, %f1991, %f1984, %f5197;
	mov.f32 	%f1993, 0f3C0885E4;
	mov.f32 	%f1994, 0fB94D4153;
	fma.rn.f32 	%f1995, %f1994, %f1984, %f1993;
	mov.f32 	%f1996, 0fBE2AAAA8;
	fma.rn.f32 	%f1997, %f1995, %f1984, %f1996;
	fma.rn.f32 	%f1998, %f1984, %f5491, %f1061;
	fma.rn.f32 	%f1999, %f1997, %f1998, %f5491;
	and.b32  	%r694, %r1743, 1;
	setp.eq.b32 	%p239, %r694, 1;
	selp.f32 	%f2000, %f1992, %f1999, %p239;
	selp.f32 	%f2001, %f1999, %f1992, %p239;
	neg.f32 	%f2002, %f2000;
	and.b32  	%r695, %r1743, 2;
	setp.eq.s32 	%p240, %r695, 0;
	selp.f32 	%f2003, %f2000, %f2002, %p240;
	neg.f32 	%f2004, %f2001;
	add.s32 	%r696, %r1743, 1;
	and.b32  	%r697, %r696, 2;
	setp.eq.s32 	%p241, %r697, 0;
	selp.f32 	%f2005, %f2001, %f2004, %p241;
	mul.f32 	%f2006, %f5492, %f5492;
	fma.rn.f32 	%f2007, %f1986, %f2006, %f1985;
	fma.rn.f32 	%f2008, %f2007, %f2006, %f1988;
	fma.rn.f32 	%f2009, %f2008, %f2006, %f1990;
	fma.rn.f32 	%f2010, %f2009, %f2006, %f5197;
	fma.rn.f32 	%f2011, %f2006, %f5492, %f1061;
	fma.rn.f32 	%f2012, %f1994, %f2006, %f1993;
	fma.rn.f32 	%f2013, %f2012, %f2006, %f1996;
	fma.rn.f32 	%f2014, %f2013, %f2011, %f5492;
	and.b32  	%r698, %r1748, 1;
	setp.eq.b32 	%p242, %r698, 1;
	selp.f32 	%f2015, %f2010, %f2014, %p242;
	selp.f32 	%f2016, %f2014, %f2010, %p242;
	and.b32  	%r699, %r1748, 2;
	setp.eq.s32 	%p243, %r699, 0;
	neg.f32 	%f2017, %f2015;
	selp.f32 	%f2018, %f2015, %f2017, %p243;
	add.s32 	%r700, %r1748, 1;
	and.b32  	%r701, %r700, 2;
	setp.eq.s32 	%p244, %r701, 0;
	neg.f32 	%f2019, %f2016;
	selp.f32 	%f2020, %f2016, %f2019, %p244;
	mov.b32 	%r702, %f2020;
	neg.f32 	%f2021, %f2018;
	mov.b32 	%r703, %f2018;
	cvt.u64.u32 	%rd659, %r703;
	cvt.u64.u32 	%rd660, %r702;
	bfi.b64 	%rd117, %rd659, %rd660, 32, 32;
	mov.b32 	%r704, %f2021;
	cvt.u64.u32 	%rd661, %r704;
	bfi.b64 	%rd118, %rd660, %rd661, 32, 32;
	mul.f32 	%f2022, %f1982, %f2003;
	mov.b32 	%r705, %f2022;
	cvt.u64.u32 	%rd662, %r705;
	mov.b32 	%r706, %f2005;
	cvt.u64.u32 	%rd663, %r706;
	bfi.b64 	%rd119, %rd662, %rd663, 32, 32;
	neg.f32 	%f2023, %f2003;
	mov.b32 	%r707, %f2023;
	mul.f32 	%f2024, %f1982, %f2005;
	mov.b32 	%r708, %f2024;
	cvt.u64.u32 	%rd664, %r708;
	cvt.u64.u32 	%rd665, %r707;
	bfi.b64 	%rd120, %rd664, %rd665, 32, 32;
	mul.f32 	%f2025, %f159, 0f4B000000;
	setp.lt.f32 	%p245, %f159, 0f00800000;
	selp.f32 	%f186, %f2025, %f159, %p245;
	selp.f32 	%f2026, 0fC1B80000, 0f00000000, %p245;
	mov.b32 	%r709, %f186;
	add.s32 	%r710, %r709, -1059760811;
	and.b32  	%r711, %r710, -8388608;
	sub.s32 	%r712, %r709, %r711;
	mov.b32 	%f2027, %r712;
	cvt.rn.f32.s32 	%f2028, %r711;
	mov.f32 	%f2029, 0f34000000;
	fma.rn.f32 	%f2030, %f2028, %f2029, %f2026;
	add.f32 	%f2031, %f2027, 0fBF800000;
	mov.f32 	%f2032, 0f3E1039F6;
	mov.f32 	%f2033, 0fBE055027;
	fma.rn.f32 	%f2034, %f2033, %f2031, %f2032;
	mov.f32 	%f2035, 0fBDF8CDCC;
	fma.rn.f32 	%f2036, %f2034, %f2031, %f2035;
	mov.f32 	%f2037, 0f3E0F2955;
	fma.rn.f32 	%f2038, %f2036, %f2031, %f2037;
	mov.f32 	%f2039, 0fBE2AD8B9;
	fma.rn.f32 	%f2040, %f2038, %f2031, %f2039;
	mov.f32 	%f2041, 0f3E4CED0B;
	fma.rn.f32 	%f2042, %f2040, %f2031, %f2041;
	mov.f32 	%f2043, 0fBE7FFF22;
	fma.rn.f32 	%f2044, %f2042, %f2031, %f2043;
	mov.f32 	%f2045, 0f3EAAAA78;
	fma.rn.f32 	%f2046, %f2044, %f2031, %f2045;
	mov.f32 	%f2047, 0fBF000000;
	fma.rn.f32 	%f2048, %f2046, %f2031, %f2047;
	mul.f32 	%f2049, %f2031, %f2048;
	fma.rn.f32 	%f2050, %f2049, %f2031, %f2031;
	mov.f32 	%f2051, 0f3F317218;
	fma.rn.f32 	%f5493, %f2030, %f2051, %f2050;
	setp.lt.u32 	%p246, %r709, 2139095040;
	@%p246 bra 	$L__BB0_174;

	mov.f32 	%f2052, 0f7F800000;
	fma.rn.f32 	%f5493, %f186, %f2052, %f2052;

$L__BB0_174:
	setp.eq.f32 	%p247, %f186, 0f00000000;
	selp.f32 	%f190, 0fFF800000, %f5493, %p247;
	mul.f32 	%f2053, %f185, 0f4B000000;
	setp.lt.f32 	%p248, %f185, 0f00800000;
	selp.f32 	%f191, %f2053, %f185, %p248;
	selp.f32 	%f2054, 0fC1B80000, 0f00000000, %p248;
	mov.b32 	%r713, %f191;
	add.s32 	%r714, %r713, -1059760811;
	and.b32  	%r715, %r714, -8388608;
	sub.s32 	%r716, %r713, %r715;
	mov.b32 	%f2055, %r716;
	cvt.rn.f32.s32 	%f2056, %r715;
	fma.rn.f32 	%f2058, %f2056, %f2029, %f2054;
	add.f32 	%f2059, %f2055, 0fBF800000;
	fma.rn.f32 	%f2062, %f2033, %f2059, %f2032;
	fma.rn.f32 	%f2064, %f2062, %f2059, %f2035;
	fma.rn.f32 	%f2066, %f2064, %f2059, %f2037;
	fma.rn.f32 	%f2068, %f2066, %f2059, %f2039;
	fma.rn.f32 	%f2070, %f2068, %f2059, %f2041;
	fma.rn.f32 	%f2072, %f2070, %f2059, %f2043;
	fma.rn.f32 	%f2074, %f2072, %f2059, %f2045;
	fma.rn.f32 	%f2076, %f2074, %f2059, %f2047;
	mul.f32 	%f2077, %f2059, %f2076;
	fma.rn.f32 	%f2078, %f2077, %f2059, %f2059;
	fma.rn.f32 	%f5494, %f2058, %f2051, %f2078;
	setp.lt.u32 	%p249, %r713, 2139095040;
	@%p249 bra 	$L__BB0_176;

	mov.f32 	%f2080, 0f7F800000;
	fma.rn.f32 	%f5494, %f191, %f2080, %f2080;

$L__BB0_176:
	mov.u64 	%rd1332, 0;
	setp.eq.f32 	%p250, %f191, 0f00000000;
	selp.f32 	%f195, 0fFF800000, %f5494, %p250;
	mov.b32 	%r717, %f195;
	cvt.u64.u32 	%rd668, %r717;
	mov.b32 	%r718, %f190;
	cvt.u64.u32 	%rd669, %r718;
	bfi.b64 	%rd670, %rd668, %rd669, 32, 32;
	add.u64 	%rd672, %SPL, 16;
	st.local.u64 	[%rd672], %rd670;
	add.u64 	%rd673, %SP, 32;
	add.u64 	%rd674, %SPL, 32;
	st.local.u64 	[%rd674], %rd1332;
	add.u64 	%rd1334, %SP, 0;
	cvta.to.local.u64 	%rd676, %rd1334;
	mov.u64 	%rd1336, 1;
	st.local.u64 	[%rd676], %rd1336;
	setp.le.f32 	%p251, %f195, %f190;
	setp.ge.f32 	%p252, %f195, %f190;
	selp.b16 	%rs13, 1, 2, %p252;
	setp.ltu.f32 	%p253, %f195, %f190;
	selp.b16 	%rs14, -1, 0, %p253;
	selp.b16 	%rs15, %rs14, %rs13, %p251;
	setp.ne.s16 	%p254, %rs15, -1;
	mov.f32 	%f5495, %f195;
	mov.u64 	%rd1333, %rd1336;
	@%p254 bra 	$L__BB0_178;

	add.u64 	%rd680, %SPL, 0;
	mov.u64 	%rd1333, 0;
	st.local.u64 	[%rd680], %rd1333;
	add.u64 	%rd682, %SPL, 32;
	mov.u64 	%rd1332, 1;
	st.local.u64 	[%rd682], %rd1332;
	mov.f32 	%f5495, %f190;

$L__BB0_178:
	setp.ge.f32 	%p255, %f195, %f5495;
	selp.b16 	%rs16, 1, 2, %p255;
	setp.ltu.f32 	%p256, %f195, %f5495;
	selp.b16 	%rs17, -1, 0, %p256;
	setp.le.f32 	%p257, %f195, %f5495;
	selp.b16 	%rs18, %rs17, %rs16, %p257;
	setp.ne.s16 	%p258, %rs18, -1;
	mov.u64 	%rd1335, %rd1333;
	@%p258 bra 	$L__BB0_182;

	shl.b64 	%rd687, %rd1332, 2;
	add.s64 	%rd688, %rd672, %rd687;
	ld.local.f32 	%f2081, [%rd688];
	setp.le.f32 	%p259, %f195, %f2081;
	setp.ge.f32 	%p260, %f195, %f2081;
	selp.b16 	%rs19, 1, 2, %p260;
	setp.ltu.f32 	%p261, %f195, %f2081;
	selp.b16 	%rs20, -1, 0, %p261;
	selp.b16 	%rs21, %rs20, %rs19, %p259;
	setp.ne.s16 	%p262, %rs21, -1;
	@%p262 bra 	$L__BB0_181;

	add.u64 	%rd691, %SPL, 0;
	st.local.u64 	[%rd691], %rd1332;
	mov.u64 	%rd1334, %rd673;

$L__BB0_181:
	cvta.to.local.u64 	%rd692, %rd1334;
	mov.u64 	%rd693, 1;
	st.local.u64 	[%rd692], %rd693;
	ld.local.u64 	%rd1335, [%rd676];
	mov.u64 	%rd1336, %rd1333;

$L__BB0_182:
	ld.f32 	%f197, [%rd106];
	add.f32 	%f2082, %f197, 0fBF800000;
	ld.global.f32 	%f198, [%rd67+48];
	sub.f32 	%f199, %f198, %f2082;
	add.f32 	%f2083, %f190, 0f00000000;
	add.f32 	%f200, %f2083, %f195;
	shl.b64 	%rd698, %rd1336, 2;
	add.s64 	%rd127, %rd672, %rd698;
	ld.local.f32 	%f201, [%rd127];
	add.f32 	%f202, %f156, %f156;
	mul.f32 	%f2084, %f202, %f201;
	fma.rn.f32 	%f2085, %f155, %f200, %f2084;
	setp.gtu.f32 	%p263, %f2085, %f199;
	@%p263 bra 	$L__BB0_184;
	bra.uni 	$L__BB0_341;

$L__BB0_184:
	add.f32 	%f203, %f155, %f202;
	setp.gt.u64 	%p264, %rd1335, 1;
	@%p264 bra 	$L__BB0_189;

	shl.b64 	%rd701, %rd1335, 2;
	add.s64 	%rd702, %rd672, %rd701;
	ld.local.f32 	%f2086, [%rd702];
	sub.f32 	%f2087, %f200, %f201;
	mul.f32 	%f204, %f155, %f2087;
	fma.rn.f32 	%f2088, %f203, %f2086, %f204;
	setp.gtu.f32 	%p265, %f2088, %f199;
	@%p265 bra 	$L__BB0_187;
	bra.uni 	$L__BB0_186;

$L__BB0_187:
	fma.rn.f32 	%f2091, %f155, 0f40400000, %f202;
	div.rn.f32 	%f5496, %f199, %f2091;
	mov.b32 	%r719, %f5496;
	st.local.v2.f32 	[%rd672], {%f5496, %f5496};
	mov.b64 	%rd1337, {%r719, %r719};
	bra.uni 	$L__BB0_188;

$L__BB0_186:
	sub.f32 	%f2089, %f199, %f204;
	div.rn.f32 	%f2090, %f2089, %f203;
	st.local.f32 	[%rd127], %f2090;
	ld.local.f32 	%f5496, [%rd672+4];
	ld.local.u64 	%rd1337, [%rd672];

$L__BB0_188:
	mov.f32 	%f5399, 0f3FB8AA3B;
	cvt.u32.u64 	%r720, %rd1337;
	mov.b32 	%f2092, %r720;
	shr.u64 	%rd707, %rd1337, 32;
	cvt.u32.u64 	%r721, %rd707;
	mov.b32 	%f2093, %r721;
	sub.f32 	%f2094, %f190, %f2092;
	sub.f32 	%f2095, %f195, %f2093;
	mul.f32 	%f2096, %f2095, %f2095;
	fma.rn.f32 	%f2097, %f2094, %f2094, %f2096;
	add.f32 	%f2098, %f2097, 0f00000000;
	sqrt.rn.f32 	%f2099, %f2098;
	ld.global.f32 	%f2100, [%rd67+52];
	fma.rn.f32 	%f2101, %f2100, %f2099, %f197;
	min.f32 	%f2102, %f2101, %f198;
	st.f32 	[%rd106], %f2102;
	mov.f32 	%f2103, 0f3F000000;
	mov.f32 	%f2104, 0f3BBB989D;
	fma.rn.f32 	%f2105, %f2092, %f2104, %f2103;
	mov.f32 	%f2107, 0f437C0000;
	cvt.sat.f32.f32 	%f2108, %f2105;
	mov.f32 	%f2109, 0f4B400001;
	fma.rm.f32 	%f2110, %f2108, %f2107, %f2109;
	add.f32 	%f2111, %f2110, 0fCB40007F;
	neg.f32 	%f2112, %f2111;
	fma.rn.f32 	%f2113, %f2092, %f5399, %f2112;
	mov.f32 	%f2114, 0f32A57060;
	fma.rn.f32 	%f2115, %f2092, %f2114, %f2113;
	mov.b32 	%r722, %f2110;
	shl.b32 	%r723, %r722, 23;
	mov.b32 	%f2116, %r723;
	ex2.approx.ftz.f32 	%f2117, %f2115;
	mul.f32 	%f2118, %f2117, %f2116;
	fma.rn.f32 	%f2119, %f5496, %f2104, %f2103;
	cvt.sat.f32.f32 	%f2120, %f2119;
	fma.rm.f32 	%f2121, %f2120, %f2107, %f2109;
	add.f32 	%f2122, %f2121, 0fCB40007F;
	neg.f32 	%f2123, %f2122;
	fma.rn.f32 	%f2124, %f5496, %f5399, %f2123;
	fma.rn.f32 	%f2125, %f5496, %f2114, %f2124;
	mov.b32 	%r724, %f2121;
	shl.b32 	%r725, %r724, 23;
	mov.b32 	%f2126, %r725;
	ex2.approx.ftz.f32 	%f2127, %f2125;
	mul.f32 	%f2128, %f2127, %f2126;
	mov.b64 	{%r726, %r727}, %rd118;
	mov.b64 	{%r728, %r729}, %rd117;
	mov.b32 	%f2129, %r728;
	mul.f32 	%f2130, %f2129, %f2118;
	mov.b32 	%f2131, %r729;
	mul.f32 	%f2132, %f2131, %f2118;
	mov.b32 	%f2133, %r726;
	mul.f32 	%f2134, %f2133, %f2128;
	mov.b32 	%f2135, %r727;
	mul.f32 	%f2136, %f2135, %f2128;
	mov.b64 	{%r730, %r731}, %rd120;
	mov.b64 	{%r732, %r733}, %rd119;
	mov.b32 	%f2137, %r732;
	mov.b32 	%f2138, %r733;
	mul.f32 	%f2139, %f2138, %f2134;
	mul.f32 	%f2140, %f2138, %f2136;
	fma.rn.f32 	%f5534, %f2137, %f2132, %f2140;
	mov.b32 	%f2141, %r730;
	mov.b32 	%f2142, %r731;
	mul.f32 	%f2143, %f2142, %f2134;
	fma.rn.f32 	%f5533, %f2141, %f2130, %f2143;
	mul.f32 	%f2144, %f2142, %f2136;
	fma.rn.f32 	%f2145, %f2141, %f2132, %f2144;
	fma.rn.f32 	%f2146, %f2137, %f2130, %f2139;
	st.local.v4.f32 	[%rd522], {%f2146, %f5534, %f5533, %f2145};
	bra.uni 	$L__BB0_341;

$L__BB0_139:
	mov.b32 	%r38, %f141;
	bfe.u32 	%r541, %r38, 23, 8;
	add.s32 	%r39, %r541, -128;
	shl.b32 	%r542, %r38, 8;
	or.b32  	%r40, %r542, -2147483648;
	shr.u32 	%r41, %r39, 5;
	mov.u32 	%r1734, 0;
	mov.u64 	%rd1326, __cudart_i2opi_f;
	mov.u32 	%r1735, %r1734;

$L__BB0_140:
	.pragma "nounroll";
	mov.u32 	%r43, %r1735;
	ld.global.nc.u32 	%r545, [%rd1326];
	// begin inline asm
	{
	mad.lo.cc.u32   %r543, %r545, %r40, %r43;
	madc.hi.u32     %r1735, %r545, %r40,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1327], %r543;
	add.s64 	%rd1327, %rd1327, 4;
	add.s64 	%rd1326, %rd1326, 4;
	add.s32 	%r1734, %r1734, 1;
	setp.ne.s32 	%p192, %r1734, 6;
	@%p192 bra 	$L__BB0_140;

	mov.u32 	%r550, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r548, %r550, %r40, %r43;
	madc.hi.u32     %r549, %r550, %r40,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r549;
	mov.u32 	%r553, 4;
	sub.s32 	%r46, %r553, %r41;
	mov.u32 	%r554, 6;
	sub.s32 	%r555, %r554, %r41;
	cvta.to.local.u64 	%rd605, %rd1359;
	mul.wide.s32 	%rd606, %r555, 4;
	add.s64 	%rd607, %rd605, %rd606;
	ld.local.u32 	%r1736, [%rd607];
	ld.local.u32 	%r1737, [%rd607+-4];
	and.b32  	%r49, %r39, 31;
	setp.eq.s32 	%p193, %r49, 0;
	@%p193 bra 	$L__BB0_143;

	mov.u32 	%r556, 32;
	sub.s32 	%r557, %r556, %r49;
	shr.u32 	%r558, %r1737, %r557;
	shl.b32 	%r559, %r1736, %r49;
	add.s32 	%r1736, %r558, %r559;
	mul.wide.s32 	%rd610, %r46, 4;
	add.s64 	%rd611, %rd605, %rd610;
	ld.local.u32 	%r560, [%rd611];
	shr.u32 	%r561, %r560, %r557;
	shl.b32 	%r562, %r1737, %r49;
	add.s32 	%r1737, %r561, %r562;

$L__BB0_143:
	and.b32  	%r563, %r38, -2147483648;
	shr.u32 	%r564, %r1737, 30;
	shl.b32 	%r565, %r1736, 2;
	or.b32  	%r566, %r564, %r565;
	shr.u32 	%r567, %r566, 31;
	shr.u32 	%r568, %r1736, 30;
	add.s32 	%r569, %r567, %r568;
	neg.s32 	%r570, %r569;
	setp.eq.s32 	%p194, %r563, 0;
	selp.b32 	%r1738, %r569, %r570, %p194;
	setp.ne.s32 	%p195, %r567, 0;
	xor.b32  	%r571, %r563, -2147483648;
	selp.b32 	%r572, %r571, %r563, %p195;
	selp.b32 	%r573, -1, 0, %p195;
	xor.b32  	%r574, %r566, %r573;
	shl.b32 	%r575, %r1737, 2;
	xor.b32  	%r576, %r575, %r573;
	cvt.u64.u32 	%rd612, %r574;
	cvt.u64.u32 	%rd613, %r576;
	bfi.b64 	%rd614, %rd612, %rd613, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd614;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1791, %fd4;
	setp.eq.s32 	%p196, %r572, 0;
	neg.f32 	%f1792, %f1791;
	selp.f32 	%f5488, %f1791, %f1792, %p196;

$L__BB0_145:
	mov.f32 	%f5398, 0f3FB8AA3B;
	mov.f32 	%f5196, 0f3F800000;
	setp.lt.f32 	%p197, %f127, 0f00000000;
	selp.f32 	%f1795, 0fBF800000, 0f3F800000, %p197;
	mul.f32 	%f1797, %f127, %f1795;
	mul.f32 	%f1798, %f5487, %f5487;
	mov.f32 	%f1799, 0fBAB607ED;
	mov.f32 	%f1800, 0f37CBAC00;
	fma.rn.f32 	%f1801, %f1800, %f1798, %f1799;
	mov.f32 	%f1802, 0f3D2AAABB;
	fma.rn.f32 	%f1803, %f1801, %f1798, %f1802;
	mov.f32 	%f1804, 0fBEFFFFFF;
	fma.rn.f32 	%f1805, %f1803, %f1798, %f1804;
	fma.rn.f32 	%f1806, %f1805, %f1798, %f5196;
	mov.f32 	%f1807, 0f3C0885E4;
	mov.f32 	%f1808, 0fB94D4153;
	fma.rn.f32 	%f1809, %f1808, %f1798, %f1807;
	mov.f32 	%f1810, 0fBE2AAAA8;
	fma.rn.f32 	%f1811, %f1809, %f1798, %f1810;
	fma.rn.f32 	%f1812, %f1798, %f5487, %f1061;
	fma.rn.f32 	%f1813, %f1811, %f1812, %f5487;
	and.b32  	%r577, %r1733, 1;
	setp.eq.b32 	%p198, %r577, 1;
	selp.f32 	%f1814, %f1806, %f1813, %p198;
	selp.f32 	%f1815, %f1813, %f1806, %p198;
	neg.f32 	%f1816, %f1814;
	and.b32  	%r578, %r1733, 2;
	setp.eq.s32 	%p199, %r578, 0;
	selp.f32 	%f1817, %f1814, %f1816, %p199;
	neg.f32 	%f1818, %f1815;
	add.s32 	%r579, %r1733, 1;
	and.b32  	%r580, %r579, 2;
	setp.eq.s32 	%p200, %r580, 0;
	selp.f32 	%f1819, %f1815, %f1818, %p200;
	mul.f32 	%f1820, %f5488, %f5488;
	fma.rn.f32 	%f1821, %f1800, %f1820, %f1799;
	fma.rn.f32 	%f1822, %f1821, %f1820, %f1802;
	fma.rn.f32 	%f1823, %f1822, %f1820, %f1804;
	fma.rn.f32 	%f1824, %f1823, %f1820, %f5196;
	fma.rn.f32 	%f1825, %f1820, %f5488, %f1061;
	fma.rn.f32 	%f1826, %f1808, %f1820, %f1807;
	fma.rn.f32 	%f1827, %f1826, %f1820, %f1810;
	fma.rn.f32 	%f1828, %f1827, %f1825, %f5488;
	and.b32  	%r581, %r1738, 1;
	setp.eq.b32 	%p201, %r581, 1;
	selp.f32 	%f1829, %f1824, %f1828, %p201;
	selp.f32 	%f1830, %f1828, %f1824, %p201;
	and.b32  	%r582, %r1738, 2;
	setp.eq.s32 	%p202, %r582, 0;
	neg.f32 	%f1831, %f1829;
	selp.f32 	%f1832, %f1829, %f1831, %p202;
	add.s32 	%r583, %r1738, 1;
	and.b32  	%r584, %r583, 2;
	setp.eq.s32 	%p203, %r584, 0;
	neg.f32 	%f1833, %f1830;
	selp.f32 	%f1834, %f1830, %f1833, %p203;
	mov.b32 	%r585, %f1834;
	neg.f32 	%f1835, %f1832;
	mov.b32 	%r586, %f1832;
	cvt.u64.u32 	%rd615, %r586;
	mov.b32 	%r587, %f1835;
	cvt.u64.u32 	%rd616, %r587;
	cvt.u64.u32 	%rd617, %r585;
	bfi.b64 	%rd618, %rd617, %rd616, 32, 32;
	mov.b64 	{%r588, %r589}, %rd618;
	bfi.b64 	%rd619, %rd615, %rd617, 32, 32;
	mov.b64 	{%r590, %r591}, %rd619;
	mul.f32 	%f1836, %f1795, %f1817;
	mov.b32 	%r592, %f1836;
	cvt.u64.u32 	%rd620, %r592;
	mov.b32 	%r593, %f1819;
	cvt.u64.u32 	%rd621, %r593;
	neg.f32 	%f1837, %f1817;
	mov.b32 	%r594, %f1837;
	mul.f32 	%f1838, %f1795, %f1819;
	mov.b32 	%r595, %f1838;
	cvt.u64.u32 	%rd622, %r595;
	cvt.u64.u32 	%rd623, %r594;
	bfi.b64 	%rd624, %rd622, %rd623, 32, 32;
	mov.b64 	{%r596, %r597}, %rd624;
	bfi.b64 	%rd625, %rd620, %rd621, 32, 32;
	mov.b64 	{%r598, %r599}, %rd625;
	ld.global.f32 	%f1839, [%rd67+40];
	sub.f32 	%f1840, %f5196, %f1839;
	max.f32 	%f1841, %f126, %f1840;
	ld.global.f32 	%f1842, [%rd67+44];
	add.f32 	%f1843, %f1842, 0f3F800000;
	min.f32 	%f1844, %f1841, %f1843;
	max.f32 	%f1845, %f1797, %f1840;
	min.f32 	%f1846, %f1845, %f1843;
	mul.f32 	%f1847, %f1844, %f1846;
	mul.f32 	%f1848, %f126, %f1797;
	div.rn.f32 	%f1849, %f1848, %f1847;
	mul.f32 	%f5535, %f5535, %f1849;
	sub.f32 	%f1850, %f5196, %f5535;
	ld.global.f32 	%f1851, [%rd67+48];
	mul.f32 	%f1852, %f1851, %f1850;
	mov.f32 	%f1853, 0f3F000000;
	mov.f32 	%f1854, 0f3BBB989D;
	fma.rn.f32 	%f1855, %f1852, %f1854, %f1853;
	mov.f32 	%f1857, 0f437C0000;
	cvt.sat.f32.f32 	%f1858, %f1855;
	mov.f32 	%f1859, 0f4B400001;
	fma.rm.f32 	%f1860, %f1858, %f1857, %f1859;
	add.f32 	%f1861, %f1860, 0fCB40007F;
	neg.f32 	%f1862, %f1861;
	fma.rn.f32 	%f1863, %f1852, %f5398, %f1862;
	mov.f32 	%f1864, 0f32A57060;
	fma.rn.f32 	%f1865, %f1852, %f1864, %f1863;
	mov.b32 	%r600, %f1860;
	shl.b32 	%r601, %r600, 23;
	mov.b32 	%f1866, %r601;
	ex2.approx.ftz.f32 	%f1867, %f1865;
	mul.f32 	%f1868, %f1867, %f1866;
	st.f32 	[%rd95], %f1868;
	mov.b32 	%f1869, %r590;
	mul.f32 	%f1870, %f1844, %f1869;
	mov.b32 	%f1871, %r591;
	mul.f32 	%f1872, %f1844, %f1871;
	mov.b32 	%f1873, %r588;
	mul.f32 	%f1874, %f1846, %f1873;
	mov.b32 	%f1875, %r589;
	mul.f32 	%f1876, %f1846, %f1875;
	mov.b32 	%f1877, %r598;
	mov.b32 	%f1878, %r599;
	mul.f32 	%f1879, %f1878, %f1874;
	mul.f32 	%f1880, %f1878, %f1876;
	fma.rn.f32 	%f5534, %f1877, %f1872, %f1880;
	mov.b32 	%f1881, %r596;
	mov.b32 	%f1882, %r597;
	mul.f32 	%f1883, %f1882, %f1874;
	fma.rn.f32 	%f5533, %f1881, %f1870, %f1883;
	mul.f32 	%f1884, %f1882, %f1876;
	fma.rn.f32 	%f1885, %f1881, %f1872, %f1884;
	fma.rn.f32 	%f1886, %f1877, %f1870, %f1879;
	st.local.v4.f32 	[%rd522], {%f1886, %f5534, %f5533, %f1885};
	bra.uni 	$L__BB0_341;

$L__BB0_394:
	mov.b32 	%r1218, %f5551;
	xor.b32  	%r1219, %r1218, -2147483648;
	mov.b32 	%f3531, %r1219;
	selp.f32 	%f5553, %f3531, %f5551, %p12;
	setp.geu.f32 	%p533, %f498, 0f00000000;
	@%p533 bra 	$L__BB0_398;

	cvt.rn.f32.s32 	%f5318, %r218;
	cvt.rzi.f32.f32 	%f3532, %f5318;
	setp.eq.f32 	%p534, %f3532, %f5318;
	@%p534 bra 	$L__BB0_398;

	mov.f32 	%f5553, 0f7FFFFFFF;

$L__BB0_398:
	cvt.rn.f32.s32 	%f5242, %r218;
	abs.f32 	%f5241, %f5242;
	abs.f32 	%f5240, %f498;
	add.f32 	%f3535, %f5240, %f5241;
	mov.b32 	%r1224, %f3535;
	setp.lt.s32 	%p537, %r1224, 2139095040;
	@%p537 bra 	$L__BB0_405;

	cvt.rn.f32.s32 	%f5312, %r218;
	abs.f32 	%f5311, %f5312;
	abs.f32 	%f5310, %f498;
	setp.gtu.f32 	%p538, %f5310, 0f7F800000;
	setp.gtu.f32 	%p539, %f5311, 0f7F800000;
	or.pred  	%p540, %p538, %p539;
	@%p540 bra 	$L__BB0_404;
	bra.uni 	$L__BB0_400;

$L__BB0_404:
	cvt.rn.f32.s32 	%f5317, %r218;
	add.f32 	%f5553, %f498, %f5317;
	bra.uni 	$L__BB0_405;

$L__BB0_411:
	mov.b32 	%r1247, %f5558;
	xor.b32  	%r1248, %r1247, -2147483648;
	mov.b32 	%f3665, %r1248;
	selp.f32 	%f5560, %f3665, %f5558, %p13;
	setp.geu.f32 	%p559, %f532, 0f00000000;
	@%p559 bra 	$L__BB0_415;

	mov.f32 	%f5336, 0fBF800000;
	cvt.rzi.f32.f32 	%f3667, %f5336;
	setp.eq.f32 	%p560, %f3667, 0fBF800000;
	@%p560 bra 	$L__BB0_415;

	mov.f32 	%f5560, 0f7FFFFFFF;

$L__BB0_415:
	add.f32 	%f3671, %f539, 0f3F800000;
	mov.b32 	%r1251, %f3671;
	setp.lt.s32 	%p562, %r1251, 2139095040;
	@%p562 bra 	$L__BB0_420;

	setp.gtu.f32 	%p563, %f539, 0f7F800000;
	@%p563 bra 	$L__BB0_419;
	bra.uni 	$L__BB0_417;

$L__BB0_419:
	add.f32 	%f5560, %f532, 0fBF800000;
	bra.uni 	$L__BB0_420;

$L__BB0_275:
	setp.neu.f32 	%p384, %f328, 0f7F800000;
	@%p384 bra 	$L__BB0_278;

	selp.f32 	%f5517, 0fFF800000, 0f7F800000, %p10;

$L__BB0_278:
	ld.global.u8 	%rs24, [%rd67+48];
	setp.eq.s16 	%p385, %rs24, 0;
	@%p385 bra 	$L__BB0_282;

	mov.f32 	%f5227, 0fBF000000;
	div.rn.f32 	%f2781, %f255, %f326;
	setp.lt.f32 	%p386, %f2781, 0f00800000;
	mul.f32 	%f2782, %f2781, 0f4B000000;
	selp.f32 	%f339, %f2782, %f2781, %p386;
	selp.f32 	%f2783, 0fC1B80000, 0f00000000, %p386;
	mov.b32 	%r938, %f339;
	add.s32 	%r939, %r938, -1059760811;
	and.b32  	%r940, %r939, -8388608;
	sub.s32 	%r941, %r938, %r940;
	mov.b32 	%f2784, %r941;
	cvt.rn.f32.s32 	%f2785, %r940;
	mov.f32 	%f2786, 0f34000000;
	fma.rn.f32 	%f2787, %f2785, %f2786, %f2783;
	add.f32 	%f2788, %f2784, 0fBF800000;
	mov.f32 	%f2789, 0f3E1039F6;
	mov.f32 	%f2790, 0fBE055027;
	fma.rn.f32 	%f2791, %f2790, %f2788, %f2789;
	mov.f32 	%f2792, 0fBDF8CDCC;
	fma.rn.f32 	%f2793, %f2791, %f2788, %f2792;
	mov.f32 	%f2794, 0f3E0F2955;
	fma.rn.f32 	%f2795, %f2793, %f2788, %f2794;
	mov.f32 	%f2796, 0fBE2AD8B9;
	fma.rn.f32 	%f2797, %f2795, %f2788, %f2796;
	mov.f32 	%f2798, 0f3E4CED0B;
	fma.rn.f32 	%f2799, %f2797, %f2788, %f2798;
	mov.f32 	%f2800, 0fBE7FFF22;
	fma.rn.f32 	%f2801, %f2799, %f2788, %f2800;
	mov.f32 	%f2802, 0f3EAAAA78;
	fma.rn.f32 	%f2803, %f2801, %f2788, %f2802;
	fma.rn.f32 	%f2805, %f2803, %f2788, %f5227;
	mul.f32 	%f2806, %f2788, %f2805;
	fma.rn.f32 	%f2807, %f2806, %f2788, %f2788;
	mov.f32 	%f2808, 0f3F317218;
	fma.rn.f32 	%f5518, %f2787, %f2808, %f2807;
	setp.lt.u32 	%p387, %r938, 2139095040;
	@%p387 bra 	$L__BB0_281;

	mov.f32 	%f2809, 0f7F800000;
	fma.rn.f32 	%f5518, %f339, %f2809, %f2809;

$L__BB0_281:
	setp.eq.f32 	%p388, %f339, 0f00000000;
	selp.f32 	%f2810, 0fFF800000, %f5518, %p388;
	add.f32 	%f5520, %f5520, %f2810;

$L__BB0_282:
	setp.eq.f32 	%p389, %f326, 0f3F800000;
	selp.f32 	%f2811, 0f3F800000, %f5517, %p389;
	mov.b64 	{%r942, %r943}, %rd145;
	mov.b64 	{%r944, %r945}, %rd144;
	mov.b32 	%f2812, %r944;
	mul.f32 	%f2813, %f2812, %f2811;
	mov.b32 	%f2814, %r945;
	mul.f32 	%f2815, %f2814, %f2811;
	mov.b32 	%f2816, %r942;
	mul.f32 	%f2817, %f2816, %f2811;
	mov.b32 	%f2818, %r943;
	mul.f32 	%f2819, %f2818, %f2811;
	mov.b64 	{%r946, %r947}, %rd147;
	mov.b64 	{%r948, %r949}, %rd146;
	mov.b32 	%f2820, %r948;
	mov.b32 	%f2821, %r949;
	mul.f32 	%f2822, %f2821, %f2817;
	mul.f32 	%f2823, %f2821, %f2819;
	mov.b32 	%f2824, %r946;
	mov.b32 	%f2825, %r947;
	mul.f32 	%f2826, %f2825, %f2817;
	mul.f32 	%f2827, %f2825, %f2819;
	fma.rn.f32 	%f2828, %f2820, %f2815, %f2823;
	mov.b32 	%r950, %f2828;
	fma.rn.f32 	%f2829, %f2820, %f2813, %f2822;
	mov.b32 	%r951, %f2829;
	fma.rn.f32 	%f2830, %f2824, %f2815, %f2827;
	mov.b32 	%r952, %f2830;
	fma.rn.f32 	%f2831, %f2824, %f2813, %f2826;
	mov.b32 	%r953, %f2831;
	mov.b64 	%rd1343, {%r953, %r952};
	mov.b64 	%rd1342, {%r951, %r950};
	bra.uni 	$L__BB0_283;

$L__BB0_287:
	setp.lt.s32 	%p400, %r141, 0;
	min.f32 	%f2854, %f354, %f353;
	max.f32 	%f2855, %f354, %f353;
	div.rn.f32 	%f2856, %f2854, %f2855;
	mul.rn.f32 	%f2857, %f2856, %f2856;
	mov.f32 	%f2858, 0fC0B59883;
	mov.f32 	%f2859, 0fBF52C7EA;
	fma.rn.f32 	%f2860, %f2857, %f2859, %f2858;
	mov.f32 	%f2861, 0fC0D21907;
	fma.rn.f32 	%f2862, %f2860, %f2857, %f2861;
	mul.f32 	%f2863, %f2857, %f2862;
	mul.f32 	%f2864, %f2856, %f2863;
	add.f32 	%f2865, %f2857, 0f41355DC0;
	mov.f32 	%f2866, 0f41E6BD60;
	fma.rn.f32 	%f2867, %f2865, %f2857, %f2866;
	mov.f32 	%f2868, 0f419D92C8;
	fma.rn.f32 	%f2869, %f2867, %f2857, %f2868;
	rcp.rn.f32 	%f2870, %f2869;
	fma.rn.f32 	%f2871, %f2864, %f2870, %f2856;
	mov.f32 	%f2872, 0f3FC90FDB;
	sub.f32 	%f2873, %f2872, %f2871;
	setp.gt.f32 	%p401, %f354, %f353;
	selp.f32 	%f2874, %f2873, %f2871, %p401;
	mov.f32 	%f2875, 0f40490FDB;
	sub.f32 	%f2876, %f2875, %f2874;
	selp.f32 	%f2877, %f2876, %f2874, %p400;
	mov.b32 	%r959, %f2877;
	or.b32  	%r960, %r142, %r959;
	mov.b32 	%f2878, %r960;
	add.f32 	%f2879, %f353, %f354;
	setp.le.f32 	%p402, %f2879, 0f7F800000;
	selp.f32 	%f5521, %f2878, %f2879, %p402;

$L__BB0_290:
	abs.f32 	%f359, %f348;
	setp.eq.f32 	%p404, %f359, 0f00000000;
	abs.f32 	%f360, %f349;
	setp.eq.f32 	%p405, %f360, 0f00000000;
	and.pred  	%p406, %p404, %p405;
	mov.b32 	%r143, %f348;
	mov.b32 	%r966, %f349;
	and.b32  	%r144, %r966, -2147483648;
	@%p406 bra 	$L__BB0_294;
	bra.uni 	$L__BB0_291;

$L__BB0_294:
	shr.s32 	%r971, %r143, 31;
	and.b32  	%r972, %r971, 1078530011;
	or.b32  	%r973, %r972, %r144;
	mov.b32 	%f5522, %r973;
	bra.uni 	$L__BB0_295;

$L__BB0_291:
	setp.eq.f32 	%p407, %f359, 0f7F800000;
	setp.eq.f32 	%p408, %f360, 0f7F800000;
	and.pred  	%p409, %p407, %p408;
	@%p409 bra 	$L__BB0_293;
	bra.uni 	$L__BB0_292;

$L__BB0_293:
	setp.lt.s32 	%p413, %r143, 0;
	selp.b32 	%r969, 1075235812, 1061752795, %p413;
	or.b32  	%r970, %r969, %r144;
	mov.b32 	%f5522, %r970;
	bra.uni 	$L__BB0_295;

$L__BB0_292:
	setp.lt.s32 	%p410, %r143, 0;
	min.f32 	%f2880, %f360, %f359;
	max.f32 	%f2881, %f360, %f359;
	div.rn.f32 	%f2882, %f2880, %f2881;
	mul.rn.f32 	%f2883, %f2882, %f2882;
	mov.f32 	%f2884, 0fC0B59883;
	mov.f32 	%f2885, 0fBF52C7EA;
	fma.rn.f32 	%f2886, %f2883, %f2885, %f2884;
	mov.f32 	%f2887, 0fC0D21907;
	fma.rn.f32 	%f2888, %f2886, %f2883, %f2887;
	mul.f32 	%f2889, %f2883, %f2888;
	mul.f32 	%f2890, %f2882, %f2889;
	add.f32 	%f2891, %f2883, 0f41355DC0;
	mov.f32 	%f2892, 0f41E6BD60;
	fma.rn.f32 	%f2893, %f2891, %f2883, %f2892;
	mov.f32 	%f2894, 0f419D92C8;
	fma.rn.f32 	%f2895, %f2893, %f2883, %f2894;
	rcp.rn.f32 	%f2896, %f2895;
	fma.rn.f32 	%f2897, %f2890, %f2896, %f2882;
	mov.f32 	%f2898, 0f3FC90FDB;
	sub.f32 	%f2899, %f2898, %f2897;
	setp.gt.f32 	%p411, %f360, %f359;
	selp.f32 	%f2900, %f2899, %f2897, %p411;
	mov.f32 	%f2901, 0f40490FDB;
	sub.f32 	%f2902, %f2901, %f2900;
	selp.f32 	%f2903, %f2902, %f2900, %p410;
	mov.b32 	%r967, %f2903;
	or.b32  	%r968, %r144, %r967;
	mov.b32 	%f2904, %r968;
	add.f32 	%f2905, %f359, %f360;
	setp.le.f32 	%p412, %f2905, 0f7F800000;
	selp.f32 	%f5522, %f2904, %f2905, %p412;

$L__BB0_295:
	sub.f32 	%f2906, %f5522, %f5521;
	mul.f32 	%f365, %f2906, 0f3F000000;
	add.f32 	%f2907, %f5521, %f5522;
	mul.f32 	%f366, %f2907, 0f3F000000;
	mul.f32 	%f2908, %f365, 0f3F22F983;
	cvt.rni.s32.f32 	%r1763, %f2908;
	cvt.rn.f32.s32 	%f2909, %r1763;
	mov.f32 	%f2910, 0fBFC90FDA;
	fma.rn.f32 	%f2911, %f2909, %f2910, %f365;
	mov.f32 	%f2912, 0fB3A22168;
	fma.rn.f32 	%f2913, %f2909, %f2912, %f2911;
	mov.f32 	%f2914, 0fA7C234C5;
	fma.rn.f32 	%f5523, %f2909, %f2914, %f2913;
	abs.f32 	%f368, %f365;
	setp.leu.f32 	%p414, %f368, 0f47CE4780;
	@%p414 bra 	$L__BB0_303;

	setp.eq.f32 	%p415, %f368, 0f7F800000;
	@%p415 bra 	$L__BB0_302;
	bra.uni 	$L__BB0_297;

$L__BB0_302:
	mul.rn.f32 	%f5523, %f365, %f1061;
	bra.uni 	$L__BB0_303;

$L__BB0_400:
	cvt.rn.f32.s32 	%f5314, %r218;
	abs.f32 	%f5313, %f5314;
	setp.eq.f32 	%p541, %f5313, 0f7F800000;
	@%p541 bra 	$L__BB0_403;
	bra.uni 	$L__BB0_401;

$L__BB0_403:
	abs.f32 	%f5316, %f498;
	setp.gt.f32 	%p544, %f5316, 0f3F800000;
	selp.b32 	%r1228, 2139095040, 0, %p544;
	xor.b32  	%r1229, %r1228, 2139095040;
	setp.lt.s32 	%p545, %r218, 0;
	selp.b32 	%r1230, %r1229, %r1228, %p545;
	mov.b32 	%f3536, %r1230;
	setp.eq.f32 	%p546, %f498, 0fBF800000;
	selp.f32 	%f5553, 0f3F800000, %f3536, %p546;
	bra.uni 	$L__BB0_405;

$L__BB0_417:
	setp.neu.f32 	%p564, %f539, 0f7F800000;
	@%p564 bra 	$L__BB0_420;

	selp.f32 	%f5560, 0f80000000, 0f00000000, %p13;

$L__BB0_420:
	mov.f32 	%f5331, 0f00000000;
	mul.f32 	%f5330, %f5533, %f5638;
	fma.rn.f32 	%f5329, %f5549, %f5534, %f5330;
	mul.f32 	%f5328, %f5638, %f5638;
	fma.rn.f32 	%f5327, %f5534, %f5534, %f5328;
	mul.f32 	%f5326, %f5533, %f5533;
	fma.rn.f32 	%f5325, %f5549, %f5549, %f5326;
	add.u64 	%rd1287, %SPL, 0;
	setp.eq.f32 	%p565, %f532, 0f3F800000;
	mov.u32 	%r1252, 1065353216;
	selp.f32 	%f3672, 0f3F800000, %f5560, %p565;
	mul.f32 	%f3673, %f537, %f3672;
	add.f32 	%f3674, %f5325, 0f00000000;
	add.f32 	%f3675, %f3674, %f5327;
	mul.f32 	%f3676, %f3675, 0f3F000000;
	sub.f32 	%f3677, %f5325, %f3676;
	sub.f32 	%f3678, %f5327, %f3676;
	mul.f32 	%f5561, %f3677, %f3673;
	mul.f32 	%f5562, %f5329, %f3673;
	mul.f32 	%f5564, %f3678, %f3673;
	fma.rn.f32 	%f3679, %f532, %f532, 0fBF800000;
	mul.f32 	%f3680, %f533, 0f3F000000;
	mul.f32 	%f3681, %f3679, %f3680;
	add.u64 	%rd872, %SPL, 32;
	st.local.v4.f32 	[%rd872], {%f5331, %f5331, %f5331, %f5331};
	mov.u64 	%rd873, 0;
	st.local.v2.u64 	[%rd1287], {%rd873, %rd873};
	st.local.u32 	[%rd1287], %r1252;
	st.local.u32 	[%rd1287+12], %r1252;
	ld.local.v4.f32 	{%f3683, %f3684, %f3685, %f3686}, [%rd1287];
	mul.f32 	%f5565, %f3681, %f3683;
	mul.f32 	%f5566, %f3681, %f3684;
	mul.f32 	%f5567, %f3681, %f3685;
	mul.f32 	%f5568, %f3681, %f3686;
	setp.ltu.f32 	%p566, %f532, 0f3F800000;
	mov.f32 	%f5563, %f5562;
	@%p566 bra 	$L__BB0_422;

	mov.f32 	%f5332, 0f00000000;
	add.f32 	%f5561, %f5561, %f5565;
	add.f32 	%f566, %f5562, %f5566;
	add.f32 	%f5563, %f5562, %f5567;
	add.f32 	%f5564, %f5564, %f5568;
	st.local.v4.f32 	[%rd872], {%f5332, %f5332, %f5332, %f5332};
	mov.f32 	%f5562, %f566;
	mov.f32 	%f5565, %f5332;
	mov.f32 	%f5566, %f5332;
	mov.f32 	%f5567, %f5332;
	mov.f32 	%f5568, %f5332;

$L__BB0_422:
	mov.b32 	%f5335, %r10;
	mul.f32 	%f5334, %f5335, 0f3F7FBE77;
	fma.rn.f32 	%f5333, %f5334, %f5335, 0f3A83126F;
	fma.rn.f32 	%f3695, %f5333, %f5563, %f5567;
	mov.b32 	%r1253, %f3695;
	fma.rn.f32 	%f3696, %f5333, %f5564, %f5568;
	mov.b32 	%r1254, %f3696;
	fma.rn.f32 	%f3697, %f5333, %f5561, %f5565;
	mov.b32 	%r1255, %f3697;
	fma.rn.f32 	%f3698, %f5333, %f5562, %f5566;
	mov.b32 	%r1256, %f3698;
	mov.b64 	%rd1374, {%r1255, %r1256};
	mov.b64 	%rd1375, {%r1253, %r1254};
	bra.uni 	$L__BB0_455;

$L__BB0_425:
	setp.lt.s32 	%p573, %r219, 0;
	min.f32 	%f3719, %f585, %f584;
	max.f32 	%f3720, %f585, %f584;
	div.rn.f32 	%f3721, %f3719, %f3720;
	mul.rn.f32 	%f3722, %f3721, %f3721;
	mov.f32 	%f3723, 0fC0B59883;
	mov.f32 	%f3724, 0fBF52C7EA;
	fma.rn.f32 	%f3725, %f3722, %f3724, %f3723;
	mov.f32 	%f3726, 0fC0D21907;
	fma.rn.f32 	%f3727, %f3725, %f3722, %f3726;
	mul.f32 	%f3728, %f3722, %f3727;
	mul.f32 	%f3729, %f3721, %f3728;
	add.f32 	%f3730, %f3722, 0f41355DC0;
	mov.f32 	%f3731, 0f41E6BD60;
	fma.rn.f32 	%f3732, %f3730, %f3722, %f3731;
	mov.f32 	%f3733, 0f419D92C8;
	fma.rn.f32 	%f3734, %f3732, %f3722, %f3733;
	rcp.rn.f32 	%f3735, %f3734;
	fma.rn.f32 	%f3736, %f3729, %f3735, %f3721;
	mov.f32 	%f3737, 0f3FC90FDB;
	sub.f32 	%f3738, %f3737, %f3736;
	setp.gt.f32 	%p574, %f585, %f584;
	selp.f32 	%f3739, %f3738, %f3736, %p574;
	mov.f32 	%f3740, 0f40490FDB;
	sub.f32 	%f3741, %f3740, %f3739;
	selp.f32 	%f3742, %f3741, %f3739, %p573;
	mov.b32 	%r1258, %f3742;
	or.b32  	%r1259, %r220, %r1258;
	mov.b32 	%f3743, %r1259;
	add.f32 	%f3744, %f584, %f585;
	setp.le.f32 	%p575, %f3744, 0f7F800000;
	selp.f32 	%f5569, %f3743, %f3744, %p575;

$L__BB0_428:
	abs.f32 	%f590, %f580;
	setp.eq.f32 	%p577, %f590, 0f00000000;
	abs.f32 	%f591, %f581;
	setp.eq.f32 	%p578, %f591, 0f00000000;
	and.pred  	%p579, %p577, %p578;
	mov.b32 	%r221, %f580;
	mov.b32 	%r1265, %f581;
	and.b32  	%r222, %r1265, -2147483648;
	@%p579 bra 	$L__BB0_432;
	bra.uni 	$L__BB0_429;

$L__BB0_432:
	shr.s32 	%r1270, %r221, 31;
	and.b32  	%r1271, %r1270, 1078530011;
	or.b32  	%r1272, %r1271, %r222;
	mov.b32 	%f5570, %r1272;
	bra.uni 	$L__BB0_433;

$L__BB0_429:
	setp.eq.f32 	%p580, %f590, 0f7F800000;
	setp.eq.f32 	%p581, %f591, 0f7F800000;
	and.pred  	%p582, %p580, %p581;
	@%p582 bra 	$L__BB0_431;
	bra.uni 	$L__BB0_430;

$L__BB0_431:
	setp.lt.s32 	%p586, %r221, 0;
	selp.b32 	%r1268, 1075235812, 1061752795, %p586;
	or.b32  	%r1269, %r1268, %r222;
	mov.b32 	%f5570, %r1269;
	bra.uni 	$L__BB0_433;

$L__BB0_430:
	setp.lt.s32 	%p583, %r221, 0;
	min.f32 	%f3745, %f591, %f590;
	max.f32 	%f3746, %f591, %f590;
	div.rn.f32 	%f3747, %f3745, %f3746;
	mul.rn.f32 	%f3748, %f3747, %f3747;
	mov.f32 	%f3749, 0fC0B59883;
	mov.f32 	%f3750, 0fBF52C7EA;
	fma.rn.f32 	%f3751, %f3748, %f3750, %f3749;
	mov.f32 	%f3752, 0fC0D21907;
	fma.rn.f32 	%f3753, %f3751, %f3748, %f3752;
	mul.f32 	%f3754, %f3748, %f3753;
	mul.f32 	%f3755, %f3747, %f3754;
	add.f32 	%f3756, %f3748, 0f41355DC0;
	mov.f32 	%f3757, 0f41E6BD60;
	fma.rn.f32 	%f3758, %f3756, %f3748, %f3757;
	mov.f32 	%f3759, 0f419D92C8;
	fma.rn.f32 	%f3760, %f3758, %f3748, %f3759;
	rcp.rn.f32 	%f3761, %f3760;
	fma.rn.f32 	%f3762, %f3755, %f3761, %f3747;
	mov.f32 	%f3763, 0f3FC90FDB;
	sub.f32 	%f3764, %f3763, %f3762;
	setp.gt.f32 	%p584, %f591, %f590;
	selp.f32 	%f3765, %f3764, %f3762, %p584;
	mov.f32 	%f3766, 0f40490FDB;
	sub.f32 	%f3767, %f3766, %f3765;
	selp.f32 	%f3768, %f3767, %f3765, %p583;
	mov.b32 	%r1266, %f3768;
	or.b32  	%r1267, %r222, %r1266;
	mov.b32 	%f3769, %r1267;
	add.f32 	%f3770, %f590, %f591;
	setp.le.f32 	%p585, %f3770, 0f7F800000;
	selp.f32 	%f5570, %f3769, %f3770, %p585;

$L__BB0_433:
	sub.f32 	%f3771, %f5570, %f5569;
	mul.f32 	%f596, %f3771, 0f3F000000;
	add.f32 	%f3772, %f5569, %f5570;
	mul.f32 	%f597, %f3772, 0f3F000000;
	mul.f32 	%f3773, %f596, 0f3F22F983;
	cvt.rni.s32.f32 	%r1782, %f3773;
	cvt.rn.f32.s32 	%f3774, %r1782;
	mov.f32 	%f3775, 0fBFC90FDA;
	fma.rn.f32 	%f3776, %f3774, %f3775, %f596;
	mov.f32 	%f3777, 0fB3A22168;
	fma.rn.f32 	%f3778, %f3774, %f3777, %f3776;
	mov.f32 	%f3779, 0fA7C234C5;
	fma.rn.f32 	%f5571, %f3774, %f3779, %f3778;
	abs.f32 	%f599, %f596;
	setp.leu.f32 	%p587, %f599, 0f47CE4780;
	@%p587 bra 	$L__BB0_441;

	setp.eq.f32 	%p588, %f599, 0f7F800000;
	@%p588 bra 	$L__BB0_440;
	bra.uni 	$L__BB0_435;

$L__BB0_440:
	mov.f32 	%f3782, 0f00000000;
	mul.rn.f32 	%f5571, %f596, %f3782;
	bra.uni 	$L__BB0_441;

$L__BB0_252:
	mov.b32 	%r905, %f5510;
	xor.b32  	%r906, %r905, -2147483648;
	mov.b32 	%f2635, %r906;
	selp.f32 	%f5512, %f2635, %f5510, %p9;
	setp.geu.f32 	%p360, %f307, 0f00000000;
	@%p360 bra 	$L__BB0_256;

	mov.f32 	%f5239, 0f3F000000;
	cvt.rzi.f32.f32 	%f2637, %f5239;
	setp.eq.f32 	%p361, %f2637, 0f3F000000;
	@%p361 bra 	$L__BB0_256;

	mov.f32 	%f5512, 0f7FFFFFFF;

$L__BB0_256:
	abs.f32 	%f5236, %f307;
	add.f32 	%f2640, %f5236, 0f3F000000;
	mov.b32 	%r907, %f2640;
	setp.lt.s32 	%p363, %r907, 2139095040;
	@%p363 bra 	$L__BB0_261;

	abs.f32 	%f5237, %f307;
	setp.gtu.f32 	%p364, %f5237, 0f7F800000;
	@%p364 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_258;

$L__BB0_260:
	add.f32 	%f5512, %f307, 0f3F000000;
	bra.uni 	$L__BB0_261;

$L__BB0_297:
	mov.b32 	%r146, %f365;
	bfe.u32 	%r976, %r146, 23, 8;
	add.s32 	%r147, %r976, -128;
	shl.b32 	%r977, %r146, 8;
	or.b32  	%r148, %r977, -2147483648;
	shr.u32 	%r149, %r147, 5;
	add.u64 	%rd757, %SP, 32;
	add.u64 	%rd1345, %SPL, 32;
	mov.u32 	%r1759, 0;
	mov.u64 	%rd1344, __cudart_i2opi_f;
	mov.u32 	%r1760, %r1759;

$L__BB0_298:
	.pragma "nounroll";
	mov.u32 	%r151, %r1760;
	ld.global.nc.u32 	%r980, [%rd1344];
	// begin inline asm
	{
	mad.lo.cc.u32   %r978, %r980, %r148, %r151;
	madc.hi.u32     %r1760, %r980, %r148,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1345], %r978;
	add.s64 	%rd1345, %rd1345, 4;
	add.s64 	%rd1344, %rd1344, 4;
	add.s32 	%r1759, %r1759, 1;
	setp.ne.s32 	%p416, %r1759, 6;
	@%p416 bra 	$L__BB0_298;

	mov.u32 	%r985, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r983, %r985, %r148, %r151;
	madc.hi.u32     %r984, %r985, %r148,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r984;
	mov.u32 	%r988, 4;
	sub.s32 	%r154, %r988, %r149;
	mov.u32 	%r989, 6;
	sub.s32 	%r990, %r989, %r149;
	cvta.to.local.u64 	%rd759, %rd757;
	mul.wide.s32 	%rd760, %r990, 4;
	add.s64 	%rd761, %rd759, %rd760;
	ld.local.u32 	%r1761, [%rd761];
	ld.local.u32 	%r1762, [%rd761+-4];
	and.b32  	%r157, %r147, 31;
	setp.eq.s32 	%p417, %r157, 0;
	@%p417 bra 	$L__BB0_301;

	mov.u32 	%r991, 32;
	sub.s32 	%r992, %r991, %r157;
	shr.u32 	%r993, %r1762, %r992;
	shl.b32 	%r994, %r1761, %r157;
	add.s32 	%r1761, %r993, %r994;
	mul.wide.s32 	%rd764, %r154, 4;
	add.s64 	%rd765, %rd759, %rd764;
	ld.local.u32 	%r995, [%rd765];
	shr.u32 	%r996, %r995, %r992;
	shl.b32 	%r997, %r1762, %r157;
	add.s32 	%r1762, %r996, %r997;

$L__BB0_301:
	and.b32  	%r998, %r146, -2147483648;
	shr.u32 	%r999, %r1762, 30;
	shl.b32 	%r1000, %r1761, 2;
	or.b32  	%r1001, %r999, %r1000;
	shr.u32 	%r1002, %r1001, 31;
	shr.u32 	%r1003, %r1761, 30;
	add.s32 	%r1004, %r1002, %r1003;
	neg.s32 	%r1005, %r1004;
	setp.eq.s32 	%p418, %r998, 0;
	selp.b32 	%r1763, %r1004, %r1005, %p418;
	setp.ne.s32 	%p419, %r1002, 0;
	xor.b32  	%r1006, %r998, -2147483648;
	selp.b32 	%r1007, %r1006, %r998, %p419;
	selp.b32 	%r1008, -1, 0, %p419;
	xor.b32  	%r1009, %r1001, %r1008;
	shl.b32 	%r1010, %r1762, 2;
	xor.b32  	%r1011, %r1010, %r1008;
	cvt.u64.u32 	%rd766, %r1009;
	cvt.u64.u32 	%rd767, %r1011;
	bfi.b64 	%rd768, %rd766, %rd767, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd768;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2915, %fd14;
	setp.eq.s32 	%p420, %r1007, 0;
	neg.f32 	%f2916, %f2915;
	selp.f32 	%f5523, %f2915, %f2916, %p420;

$L__BB0_303:
	mul.f32 	%f2918, %f366, 0f3F22F983;
	cvt.rni.s32.f32 	%r1768, %f2918;
	cvt.rn.f32.s32 	%f2919, %r1768;
	fma.rn.f32 	%f2921, %f2919, %f2910, %f366;
	fma.rn.f32 	%f2923, %f2919, %f2912, %f2921;
	fma.rn.f32 	%f5524, %f2919, %f2914, %f2923;
	abs.f32 	%f373, %f366;
	setp.leu.f32 	%p421, %f373, 0f47CE4780;
	@%p421 bra 	$L__BB0_311;

	setp.eq.f32 	%p422, %f373, 0f7F800000;
	@%p422 bra 	$L__BB0_310;
	bra.uni 	$L__BB0_305;

$L__BB0_310:
	mul.rn.f32 	%f5524, %f366, %f1061;
	bra.uni 	$L__BB0_311;

$L__BB0_305:
	mov.b32 	%r165, %f366;
	bfe.u32 	%r1014, %r165, 23, 8;
	add.s32 	%r166, %r1014, -128;
	shl.b32 	%r1015, %r165, 8;
	or.b32  	%r167, %r1015, -2147483648;
	shr.u32 	%r168, %r166, 5;
	add.u64 	%rd770, %SP, 32;
	add.u64 	%rd1347, %SPL, 32;
	mov.u32 	%r1764, 0;
	mov.u64 	%rd1346, __cudart_i2opi_f;
	mov.u32 	%r1765, %r1764;

$L__BB0_306:
	.pragma "nounroll";
	mov.u32 	%r170, %r1765;
	ld.global.nc.u32 	%r1018, [%rd1346];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1016, %r1018, %r167, %r170;
	madc.hi.u32     %r1765, %r1018, %r167,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1347], %r1016;
	add.s64 	%rd1347, %rd1347, 4;
	add.s64 	%rd1346, %rd1346, 4;
	add.s32 	%r1764, %r1764, 1;
	setp.ne.s32 	%p423, %r1764, 6;
	@%p423 bra 	$L__BB0_306;

	mov.u32 	%r1023, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1021, %r1023, %r167, %r170;
	madc.hi.u32     %r1022, %r1023, %r167,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r1022;
	mov.u32 	%r1026, 4;
	sub.s32 	%r173, %r1026, %r168;
	mov.u32 	%r1027, 6;
	sub.s32 	%r1028, %r1027, %r168;
	cvta.to.local.u64 	%rd772, %rd770;
	mul.wide.s32 	%rd773, %r1028, 4;
	add.s64 	%rd774, %rd772, %rd773;
	ld.local.u32 	%r1766, [%rd774];
	ld.local.u32 	%r1767, [%rd774+-4];
	and.b32  	%r176, %r166, 31;
	setp.eq.s32 	%p424, %r176, 0;
	@%p424 bra 	$L__BB0_309;

	mov.u32 	%r1029, 32;
	sub.s32 	%r1030, %r1029, %r176;
	shr.u32 	%r1031, %r1767, %r1030;
	shl.b32 	%r1032, %r1766, %r176;
	add.s32 	%r1766, %r1031, %r1032;
	mul.wide.s32 	%rd777, %r173, 4;
	add.s64 	%rd778, %rd772, %rd777;
	ld.local.u32 	%r1033, [%rd778];
	shr.u32 	%r1034, %r1033, %r1030;
	shl.b32 	%r1035, %r1767, %r176;
	add.s32 	%r1767, %r1034, %r1035;

$L__BB0_309:
	and.b32  	%r1036, %r165, -2147483648;
	shr.u32 	%r1037, %r1767, 30;
	shl.b32 	%r1038, %r1766, 2;
	or.b32  	%r1039, %r1037, %r1038;
	shr.u32 	%r1040, %r1039, 31;
	shr.u32 	%r1041, %r1766, 30;
	add.s32 	%r1042, %r1040, %r1041;
	neg.s32 	%r1043, %r1042;
	setp.eq.s32 	%p425, %r1036, 0;
	selp.b32 	%r1768, %r1042, %r1043, %p425;
	setp.ne.s32 	%p426, %r1040, 0;
	xor.b32  	%r1044, %r1036, -2147483648;
	selp.b32 	%r1045, %r1044, %r1036, %p426;
	selp.b32 	%r1046, -1, 0, %p426;
	xor.b32  	%r1047, %r1039, %r1046;
	shl.b32 	%r1048, %r1767, 2;
	xor.b32  	%r1049, %r1048, %r1046;
	cvt.u64.u32 	%rd779, %r1047;
	cvt.u64.u32 	%rd780, %r1049;
	bfi.b64 	%rd781, %rd779, %rd780, 32, 32;
	cvt.rn.f64.s64 	%fd15, %rd781;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2925, %fd16;
	setp.eq.s32 	%p427, %r1045, 0;
	neg.f32 	%f2926, %f2925;
	selp.f32 	%f5524, %f2925, %f2926, %p427;

$L__BB0_311:
	mov.f32 	%f5396, 0f3FB8AA3B;
	mov.f32 	%f5195, 0f3F800000;
	mul.f32 	%f2928, %f5523, %f5523;
	mov.f32 	%f2929, 0fBAB607ED;
	mov.f32 	%f2930, 0f37CBAC00;
	fma.rn.f32 	%f2931, %f2930, %f2928, %f2929;
	mov.f32 	%f2932, 0f3D2AAABB;
	fma.rn.f32 	%f2933, %f2931, %f2928, %f2932;
	mov.f32 	%f2934, 0fBEFFFFFF;
	fma.rn.f32 	%f2935, %f2933, %f2928, %f2934;
	fma.rn.f32 	%f2937, %f2935, %f2928, %f5195;
	mov.f32 	%f2938, 0f3C0885E4;
	mov.f32 	%f5526, 0fB94D4153;
	fma.rn.f32 	%f2940, %f5526, %f2928, %f2938;
	mov.f32 	%f2941, 0fBE2AAAA8;
	fma.rn.f32 	%f2942, %f2940, %f2928, %f2941;
	fma.rn.f32 	%f2944, %f2928, %f5523, %f1061;
	fma.rn.f32 	%f2945, %f2942, %f2944, %f5523;
	and.b32  	%r1050, %r1763, 1;
	setp.eq.b32 	%p428, %r1050, 1;
	selp.f32 	%f2946, %f2937, %f2945, %p428;
	selp.f32 	%f2947, %f2945, %f2937, %p428;
	neg.f32 	%f2948, %f2946;
	and.b32  	%r1051, %r1763, 2;
	setp.eq.s32 	%p429, %r1051, 0;
	selp.f32 	%f2949, %f2946, %f2948, %p429;
	neg.f32 	%f2950, %f2947;
	add.s32 	%r1052, %r1763, 1;
	and.b32  	%r1053, %r1052, 2;
	setp.eq.s32 	%p430, %r1053, 0;
	selp.f32 	%f2951, %f2947, %f2950, %p430;
	mul.f32 	%f2952, %f5524, %f5524;
	fma.rn.f32 	%f2953, %f2930, %f2952, %f2929;
	fma.rn.f32 	%f2954, %f2953, %f2952, %f2932;
	fma.rn.f32 	%f2955, %f2954, %f2952, %f2934;
	fma.rn.f32 	%f2956, %f2955, %f2952, %f5195;
	fma.rn.f32 	%f2957, %f2952, %f5524, %f1061;
	fma.rn.f32 	%f2958, %f5526, %f2952, %f2938;
	fma.rn.f32 	%f2959, %f2958, %f2952, %f2941;
	fma.rn.f32 	%f2960, %f2959, %f2957, %f5524;
	and.b32  	%r1054, %r1768, 1;
	setp.eq.b32 	%p431, %r1054, 1;
	selp.f32 	%f2961, %f2956, %f2960, %p431;
	selp.f32 	%f2962, %f2960, %f2956, %p431;
	and.b32  	%r1055, %r1768, 2;
	setp.eq.s32 	%p432, %r1055, 0;
	neg.f32 	%f2963, %f2961;
	selp.f32 	%f2964, %f2961, %f2963, %p432;
	add.s32 	%r1056, %r1768, 1;
	and.b32  	%r1057, %r1056, 2;
	setp.eq.s32 	%p433, %r1057, 0;
	neg.f32 	%f2965, %f2962;
	selp.f32 	%f2966, %f2962, %f2965, %p433;
	mov.b32 	%r1058, %f2966;
	neg.f32 	%f2967, %f2964;
	mov.b32 	%r1059, %f2964;
	cvt.u64.u32 	%rd782, %r1059;
	cvt.u64.u32 	%rd783, %r1058;
	bfi.b64 	%rd167, %rd782, %rd783, 32, 32;
	mov.b32 	%r1060, %f2967;
	cvt.u64.u32 	%rd784, %r1060;
	bfi.b64 	%rd168, %rd783, %rd784, 32, 32;
	mul.f32 	%f2968, %f351, %f2949;
	mov.b32 	%r1061, %f2968;
	cvt.u64.u32 	%rd785, %r1061;
	mov.b32 	%r1062, %f2951;
	cvt.u64.u32 	%rd786, %r1062;
	bfi.b64 	%rd169, %rd785, %rd786, 32, 32;
	neg.f32 	%f2969, %f2949;
	mov.b32 	%r1063, %f2969;
	mul.f32 	%f2970, %f351, %f2951;
	mov.b32 	%r1064, %f2970;
	cvt.u64.u32 	%rd787, %r1064;
	cvt.u64.u32 	%rd788, %r1063;
	bfi.b64 	%rd170, %rd787, %rd788, 32, 32;
	ld.global.f32 	%f2971, [%rd67+44];
	ld.f32 	%f2972, [%rd156];
	mul.f32 	%f2973, %f2972, %f2971;
	ld.global.f32 	%f2974, [%rd67+52];
	sub.f32 	%f2975, %f2973, %f2974;
	ld.global.f32 	%f2976, [%rd67+48];
	mul.f32 	%f2977, %f2972, %f2976;
	neg.f32 	%f2978, %f2977;
	mov.f32 	%f2979, 0f3F000000;
	mov.f32 	%f2980, 0f3BBB989D;
	fma.rn.f32 	%f2981, %f2978, %f2980, %f2979;
	mov.f32 	%f2983, 0f437C0000;
	cvt.sat.f32.f32 	%f2984, %f2981;
	mov.f32 	%f2985, 0f4B400001;
	fma.rm.f32 	%f2986, %f2984, %f2983, %f2985;
	add.f32 	%f2987, %f2986, 0fCB40007F;
	neg.f32 	%f2988, %f2987;
	fma.rn.f32 	%f2989, %f2978, %f5396, %f2988;
	mov.f32 	%f2990, 0f32A57060;
	fma.rn.f32 	%f2991, %f2978, %f2990, %f2989;
	mov.b32 	%r1065, %f2986;
	shl.b32 	%r1066, %r1065, 23;
	mov.b32 	%f2992, %r1066;
	ex2.approx.ftz.f32 	%f2993, %f2991;
	mul.f32 	%f2994, %f2993, %f2992;
	ld.global.f32 	%f2995, [%rd67+40];
	fma.rn.f32 	%f377, %f2975, %f2994, %f2995;
	mul.f32 	%f2996, %f377, 0f3F22F983;
	cvt.rni.s32.f32 	%r1773, %f2996;
	cvt.rn.f32.s32 	%f2997, %r1773;
	fma.rn.f32 	%f2999, %f2997, %f2910, %f377;
	fma.rn.f32 	%f3001, %f2997, %f2912, %f2999;
	fma.rn.f32 	%f5525, %f2997, %f2914, %f3001;
	abs.f32 	%f379, %f377;
	setp.leu.f32 	%p434, %f379, 0f47CE4780;
	@%p434 bra 	$L__BB0_319;

	setp.eq.f32 	%p435, %f379, 0f7F800000;
	@%p435 bra 	$L__BB0_318;
	bra.uni 	$L__BB0_313;

$L__BB0_318:
	mul.rn.f32 	%f5525, %f377, %f1061;
	bra.uni 	$L__BB0_319;

$L__BB0_313:
	mov.b32 	%r184, %f377;
	bfe.u32 	%r1069, %r184, 23, 8;
	add.s32 	%r185, %r1069, -128;
	shl.b32 	%r1070, %r184, 8;
	or.b32  	%r186, %r1070, -2147483648;
	shr.u32 	%r187, %r185, 5;
	add.u64 	%rd790, %SP, 32;
	add.u64 	%rd1349, %SPL, 32;
	mov.u32 	%r1769, 0;
	mov.u64 	%rd1348, __cudart_i2opi_f;
	mov.u32 	%r1770, %r1769;

$L__BB0_314:
	.pragma "nounroll";
	mov.u32 	%r189, %r1770;
	ld.global.nc.u32 	%r1073, [%rd1348];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1071, %r1073, %r186, %r189;
	madc.hi.u32     %r1770, %r1073, %r186,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1349], %r1071;
	add.s64 	%rd1349, %rd1349, 4;
	add.s64 	%rd1348, %rd1348, 4;
	add.s32 	%r1769, %r1769, 1;
	setp.ne.s32 	%p436, %r1769, 6;
	@%p436 bra 	$L__BB0_314;

	mov.u32 	%r1078, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1076, %r1078, %r186, %r189;
	madc.hi.u32     %r1077, %r1078, %r186,  0;
	}
	// end inline asm
	st.local.u32 	[%rd94], %r1077;
	mov.u32 	%r1081, 4;
	sub.s32 	%r192, %r1081, %r187;
	mov.u32 	%r1082, 6;
	sub.s32 	%r1083, %r1082, %r187;
	cvta.to.local.u64 	%rd792, %rd790;
	mul.wide.s32 	%rd793, %r1083, 4;
	add.s64 	%rd794, %rd792, %rd793;
	ld.local.u32 	%r1771, [%rd794];
	ld.local.u32 	%r1772, [%rd794+-4];
	and.b32  	%r195, %r185, 31;
	setp.eq.s32 	%p437, %r195, 0;
	@%p437 bra 	$L__BB0_317;

	mov.u32 	%r1084, 32;
	sub.s32 	%r1085, %r1084, %r195;
	shr.u32 	%r1086, %r1772, %r1085;
	shl.b32 	%r1087, %r1771, %r195;
	add.s32 	%r1771, %r1086, %r1087;
	mul.wide.s32 	%rd797, %r192, 4;
	add.s64 	%rd798, %rd792, %rd797;
	ld.local.u32 	%r1088, [%rd798];
	shr.u32 	%r1089, %r1088, %r1085;
	shl.b32 	%r1090, %r1772, %r195;
	add.s32 	%r1772, %r1089, %r1090;

$L__BB0_317:
	and.b32  	%r1091, %r184, -2147483648;
	shr.u32 	%r1092, %r1772, 30;
	shl.b32 	%r1093, %r1771, 2;
	or.b32  	%r1094, %r1092, %r1093;
	shr.u32 	%r1095, %r1094, 31;
	shr.u32 	%r1096, %r1771, 30;
	add.s32 	%r1097, %r1095, %r1096;
	neg.s32 	%r1098, %r1097;
	setp.eq.s32 	%p438, %r1091, 0;
	selp.b32 	%r1773, %r1097, %r1098, %p438;
	setp.ne.s32 	%p439, %r1095, 0;
	xor.b32  	%r1099, %r1091, -2147483648;
	selp.b32 	%r1100, %r1099, %r1091, %p439;
	selp.b32 	%r1101, -1, 0, %p439;
	xor.b32  	%r1102, %r1094, %r1101;
	shl.b32 	%r1103, %r1772, 2;
	xor.b32  	%r1104, %r1103, %r1101;
	cvt.u64.u32 	%rd799, %r1102;
	cvt.u64.u32 	%rd800, %r1104;
	bfi.b64 	%rd801, %rd799, %rd800, 32, 32;
	cvt.rn.f64.s64 	%fd17, %rd801;
	mul.f64 	%fd18, %fd17, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3003, %fd18;
	setp.eq.s32 	%p440, %r1100, 0;
	neg.f32 	%f3004, %f3003;
	selp.f32 	%f5525, %f3003, %f3004, %p440;

$L__BB0_319:
	and.b32  	%r202, %r1773, 1;
	setp.eq.s32 	%p441, %r202, 0;
	selp.f32 	%f383, %f5525, 0f3F800000, %p441;
	mul.rn.f32 	%f384, %f5525, %f5525;
	@%p441 bra 	$L__BB0_321;

	fma.rn.f32 	%f5526, %f2930, %f384, %f2929;

$L__BB0_321:
	selp.f32 	%f3009, 0f3C0885E4, 0f3D2AAABB, %p441;
	fma.rn.f32 	%f3010, %f5526, %f384, %f3009;
	selp.f32 	%f3011, 0fBE2AAAA8, 0fBEFFFFFF, %p441;
	fma.rn.f32 	%f3012, %f3010, %f384, %f3011;
	fma.rn.f32 	%f3014, %f384, %f383, %f1061;
	fma.rn.f32 	%f5527, %f3012, %f3014, %f383;
	and.b32  	%r1105, %r1773, 2;
	setp.eq.s32 	%p443, %r1105, 0;
	@%p443 bra 	$L__BB0_323;

	mov.f32 	%f3016, 0fBF800000;
	fma.rn.f32 	%f5527, %f5527, %f3016, %f1061;

$L__BB0_323:
	ld.f32 	%f390, [%rd156+8];
	mul.f32 	%f3017, %f350, 0f4B000000;
	setp.lt.f32 	%p444, %f350, 0f00800000;
	selp.f32 	%f391, %f3017, %f350, %p444;
	selp.f32 	%f3018, 0fC1B80000, 0f00000000, %p444;
	mov.b32 	%r1106, %f391;
	add.s32 	%r1107, %r1106, -1059760811;
	and.b32  	%r1108, %r1107, -8388608;
	sub.s32 	%r1109, %r1106, %r1108;
	mov.b32 	%f3019, %r1109;
	cvt.rn.f32.s32 	%f3020, %r1108;
	mov.f32 	%f3021, 0f34000000;
	fma.rn.f32 	%f3022, %f3020, %f3021, %f3018;
	add.f32 	%f3023, %f3019, 0fBF800000;
	mov.f32 	%f3024, 0f3E1039F6;
	mov.f32 	%f3025, 0fBE055027;
	fma.rn.f32 	%f3026, %f3025, %f3023, %f3024;
	mov.f32 	%f3027, 0fBDF8CDCC;
	fma.rn.f32 	%f3028, %f3026, %f3023, %f3027;
	mov.f32 	%f3029, 0f3E0F2955;
	fma.rn.f32 	%f3030, %f3028, %f3023, %f3029;
	mov.f32 	%f3031, 0fBE2AD8B9;
	fma.rn.f32 	%f3032, %f3030, %f3023, %f3031;
	mov.f32 	%f3033, 0f3E4CED0B;
	fma.rn.f32 	%f3034, %f3032, %f3023, %f3033;
	mov.f32 	%f3035, 0fBE7FFF22;
	fma.rn.f32 	%f3036, %f3034, %f3023, %f3035;
	mov.f32 	%f3037, 0f3EAAAA78;
	fma.rn.f32 	%f3038, %f3036, %f3023, %f3037;
	mov.f32 	%f3039, 0fBF000000;
	fma.rn.f32 	%f3040, %f3038, %f3023, %f3039;
	mul.f32 	%f3041, %f3023, %f3040;
	fma.rn.f32 	%f3042, %f3041, %f3023, %f3023;
	mov.f32 	%f3043, 0f3F317218;
	fma.rn.f32 	%f5528, %f3022, %f3043, %f3042;
	setp.lt.u32 	%p445, %r1106, 2139095040;
	@%p445 bra 	$L__BB0_325;

	mov.f32 	%f3044, 0f7F800000;
	fma.rn.f32 	%f5528, %f391, %f3044, %f3044;

$L__BB0_325:
	setp.eq.f32 	%p446, %f391, 0f00000000;
	selp.f32 	%f395, 0fFF800000, %f5528, %p446;
	mul.f32 	%f3045, %f352, 0f4B000000;
	setp.lt.f32 	%p447, %f352, 0f00800000;
	selp.f32 	%f396, %f3045, %f352, %p447;
	selp.f32 	%f3046, 0fC1B80000, 0f00000000, %p447;
	mov.b32 	%r1110, %f396;
	add.s32 	%r1111, %r1110, -1059760811;
	and.b32  	%r1112, %r1111, -8388608;
	sub.s32 	%r1113, %r1110, %r1112;
	mov.b32 	%f3047, %r1113;
	cvt.rn.f32.s32 	%f3048, %r1112;
	fma.rn.f32 	%f3050, %f3048, %f3021, %f3046;
	add.f32 	%f3051, %f3047, 0fBF800000;
	fma.rn.f32 	%f3054, %f3025, %f3051, %f3024;
	fma.rn.f32 	%f3056, %f3054, %f3051, %f3027;
	fma.rn.f32 	%f3058, %f3056, %f3051, %f3029;
	fma.rn.f32 	%f3060, %f3058, %f3051, %f3031;
	fma.rn.f32 	%f3062, %f3060, %f3051, %f3033;
	fma.rn.f32 	%f3064, %f3062, %f3051, %f3035;
	fma.rn.f32 	%f3066, %f3064, %f3051, %f3037;
	fma.rn.f32 	%f3068, %f3066, %f3051, %f3039;
	mul.f32 	%f3069, %f3051, %f3068;
	fma.rn.f32 	%f3070, %f3069, %f3051, %f3051;
	fma.rn.f32 	%f5529, %f3050, %f3043, %f3070;
	setp.lt.u32 	%p448, %r1110, 2139095040;
	@%p448 bra 	$L__BB0_327;

	mov.f32 	%f3072, 0f7F800000;
	fma.rn.f32 	%f5529, %f396, %f3072, %f3072;

$L__BB0_327:
	mov.u64 	%rd1271, 0;
	setp.eq.f32 	%p449, %f396, 0f00000000;
	selp.f32 	%f3073, 0fFF800000, %f5529, %p449;
	fma.rn.f32 	%f400, %f390, 0f3F000000, %f395;
	fma.rn.f32 	%f401, %f390, 0f3F000000, %f3073;
	add.f32 	%f3074, %f400, 0f00000000;
	add.f32 	%f402, %f3074, %f401;
	mul.f32 	%f3075, %f402, 0f3F000000;
	sub.f32 	%f403, %f400, %f3075;
	mov.b32 	%r1114, %f403;
	sub.f32 	%f404, %f401, %f3075;
	mov.b32 	%r1115, %f404;
	cvt.u64.u32 	%rd803, %r1115;
	cvt.u64.u32 	%rd804, %r1114;
	bfi.b64 	%rd805, %rd803, %rd804, 32, 32;
	add.u64 	%rd1353, %SP, 0;
	cvta.to.local.u64 	%rd1351, %rd1353;
	st.local.u64 	[%rd1351], %rd805;
	cvta.to.local.u64 	%rd1357, %rd1359;
	st.local.u64 	[%rd1357], %rd1271;
	add.s64 	%rd1350, %rd1351, 8;
	add.s64 	%rd1363, %rd1357, 8;
	add.f32 	%f3076, %f5527, %f5527;
	mul.f32 	%f3077, %f3076, 0f3F5105EC;
	mov.f32 	%f3078, 0f40400000;
	sub.f32 	%f3079, %f3078, %f5527;
	div.rn.f32 	%f405, %f3077, %f3079;
	mov.u64 	%rd1364, 2;
	mov.u64 	%rd1352, %rd1351;
	mov.u64 	%rd1354, %rd1351;
	mov.u64 	%rd1355, %rd1351;
	mov.u64 	%rd1356, %rd1353;
	mov.u64 	%rd1358, %rd1357;
	mov.u64 	%rd1360, %rd1357;
	mov.u64 	%rd1361, %rd1357;
	mov.u64 	%rd1362, %rd1359;

$L__BB0_328:
	setp.eq.s64 	%p450, %rd1364, 0;
	@%p450 bra 	$L__BB0_335;

	add.s64 	%rd1364, %rd1364, -1;
	add.s64 	%rd807, %rd1351, 8;
	setp.eq.s64 	%p451, %rd1354, %rd1350;
	selp.b64 	%rd808, %rd807, %rd1354, %p451;
	add.s64 	%rd809, %rd1352, 8;
	selp.b64 	%rd810, %rd809, %rd1355, %p451;
	add.s64 	%rd811, %rd1353, 8;
	selp.b64 	%rd812, %rd811, %rd1356, %p451;
	setp.eq.s64 	%p452, %rd1364, 0;
	add.s64 	%rd813, %rd808, 4;
	add.s64 	%rd814, %rd810, 4;
	add.s64 	%rd815, %rd812, 4;
	selp.b64 	%rd198, %rd808, %rd813, %p452;
	selp.b64 	%rd1355, %rd810, %rd814, %p452;
	selp.b64 	%rd1356, %rd812, %rd815, %p452;
	selp.b64 	%rd1351, %rd807, %rd1351, %p451;
	selp.b64 	%rd1352, %rd809, %rd1352, %p451;
	selp.b64 	%rd1353, %rd811, %rd1353, %p451;
	add.s64 	%rd816, %rd1354, 8;
	selp.b64 	%rd1350, %rd816, %rd1350, %p451;
	add.s64 	%rd817, %rd1360, 8;
	setp.eq.s64 	%p453, %rd1357, %rd1363;
	selp.b64 	%rd818, %rd817, %rd1357, %p453;
	add.s64 	%rd819, %rd1361, 8;
	selp.b64 	%rd820, %rd819, %rd1358, %p453;
	add.s64 	%rd821, %rd1362, 8;
	selp.b64 	%rd822, %rd821, %rd1359, %p453;
	selp.b64 	%rd1360, %rd817, %rd1360, %p453;
	selp.b64 	%rd1361, %rd819, %rd1361, %p453;
	selp.b64 	%rd1362, %rd821, %rd1362, %p453;
	add.s64 	%rd823, %rd1357, 8;
	selp.b64 	%rd1363, %rd823, %rd1363, %p453;
	add.s64 	%rd824, %rd818, 4;
	add.s64 	%rd825, %rd820, 4;
	add.s64 	%rd826, %rd822, 4;
	selp.b64 	%rd1357, %rd818, %rd824, %p452;
	selp.b64 	%rd1358, %rd820, %rd825, %p452;
	selp.b64 	%rd1359, %rd822, %rd826, %p452;
	ld.local.f32 	%f3080, [%rd820];
	ld.local.f32 	%f3081, [%rd810];
	setp.eq.f32 	%p454, %f3081, %f3080;
	mov.u64 	%rd1354, %rd198;
	@%p454 bra 	$L__BB0_328;

	setp.gt.f32 	%p455, %f402, 0f00000000;
	@%p455 bra 	$L__BB0_335;
	bra.uni 	$L__BB0_331;

$L__BB0_335:
	mul.f32 	%f3123, %f401, %f401;
	fma.rn.f32 	%f3124, %f400, %f400, %f3123;
	add.f32 	%f3125, %f3124, 0f00000000;
	sqrt.rn.f32 	%f5530, %f3125;
	mov.u64 	%rd1365, 4575657222473777152;

$L__BB0_336:
	mov.f32 	%f5450, 0f3F317218;
	mov.f32 	%f5449, 0fBF000000;
	mov.f32 	%f5448, 0f3EAAAA78;
	mov.f32 	%f5447, 0fBE7FFF22;
	mov.f32 	%f5446, 0f3E4CED0B;
	mov.f32 	%f5445, 0fBE2AD8B9;
	mov.f32 	%f5444, 0f3E0F2955;
	mov.f32 	%f5443, 0fBDF8CDCC;
	mov.f32 	%f5442, 0f3E1039F6;
	mov.f32 	%f5441, 0fBE055027;
	mov.f32 	%f5440, 0f34000000;
	mov.u64 	%rd1272, 0;
	mov.b32 	%r1122, %f5530;
	cvt.u64.u32 	%rd831, %r1122;
	or.b64  	%rd217, %rd831, %rd1272;
	shr.u64 	%rd832, %rd1365, 32;
	cvt.u32.u64 	%r1123, %rd832;
	cvt.u32.u64 	%r1124, %rd1365;
	mov.b32 	%f410, %r1124;
	mov.b32 	%f411, %r1123;
	mul.f32 	%f412, %f350, %f352;
	setp.lt.f32 	%p457, %f412, 0f00800000;
	mul.f32 	%f3126, %f412, 0f4B000000;
	selp.f32 	%f413, %f3126, %f412, %p457;
	selp.f32 	%f3127, 0fC1B80000, 0f00000000, %p457;
	mov.b32 	%r1125, %f413;
	add.s32 	%r1126, %r1125, -1059760811;
	and.b32  	%r1127, %r1126, -8388608;
	sub.s32 	%r1128, %r1125, %r1127;
	mov.b32 	%f3128, %r1128;
	cvt.rn.f32.s32 	%f3129, %r1127;
	fma.rn.f32 	%f3131, %f3129, %f5440, %f3127;
	add.f32 	%f3132, %f3128, 0fBF800000;
	fma.rn.f32 	%f3135, %f5441, %f3132, %f5442;
	fma.rn.f32 	%f3137, %f3135, %f3132, %f5443;
	fma.rn.f32 	%f3139, %f3137, %f3132, %f5444;
	fma.rn.f32 	%f3141, %f3139, %f3132, %f5445;
	fma.rn.f32 	%f3143, %f3141, %f3132, %f5446;
	fma.rn.f32 	%f3145, %f3143, %f3132, %f5447;
	fma.rn.f32 	%f3147, %f3145, %f3132, %f5448;
	fma.rn.f32 	%f3149, %f3147, %f3132, %f5449;
	mul.f32 	%f3150, %f3132, %f3149;
	fma.rn.f32 	%f3151, %f3150, %f3132, %f3132;
	fma.rn.f32 	%f5531, %f3131, %f5450, %f3151;
	setp.lt.u32 	%p458, %r1125, 2139095040;
	@%p458 bra 	$L__BB0_338;

	mov.f32 	%f3153, 0f7F800000;
	fma.rn.f32 	%f5531, %f413, %f3153, %f3153;

$L__BB0_338:
	mov.f32 	%f5461, 0f3F317218;
	mov.f32 	%f5460, 0fBF000000;
	mov.f32 	%f5459, 0f3EAAAA78;
	mov.f32 	%f5458, 0fBE7FFF22;
	mov.f32 	%f5457, 0f3E4CED0B;
	mov.f32 	%f5456, 0fBE2AD8B9;
	mov.f32 	%f5455, 0f3E0F2955;
	mov.f32 	%f5454, 0fBDF8CDCC;
	mov.f32 	%f5453, 0f3E1039F6;
	mov.f32 	%f5452, 0fBE055027;
	mov.f32 	%f5451, 0f34000000;
	mul.f32 	%f3154, %f410, %f411;
	setp.eq.f32 	%p459, %f413, 0f00000000;
	selp.f32 	%f417, 0fFF800000, %f5531, %p459;
	mul.f32 	%f3155, %f3154, 0f4B000000;
	setp.lt.f32 	%p460, %f3154, 0f00800000;
	selp.f32 	%f418, %f3155, %f3154, %p460;
	selp.f32 	%f3156, 0fC1B80000, 0f00000000, %p460;
	mov.b32 	%r1129, %f418;
	add.s32 	%r1130, %r1129, -1059760811;
	and.b32  	%r1131, %r1130, -8388608;
	sub.s32 	%r1132, %r1129, %r1131;
	mov.b32 	%f3157, %r1132;
	cvt.rn.f32.s32 	%f3158, %r1131;
	fma.rn.f32 	%f3160, %f3158, %f5451, %f3156;
	add.f32 	%f3161, %f3157, 0fBF800000;
	fma.rn.f32 	%f3164, %f5452, %f3161, %f5453;
	fma.rn.f32 	%f3166, %f3164, %f3161, %f5454;
	fma.rn.f32 	%f3168, %f3166, %f3161, %f5455;
	fma.rn.f32 	%f3170, %f3168, %f3161, %f5456;
	fma.rn.f32 	%f3172, %f3170, %f3161, %f5457;
	fma.rn.f32 	%f3174, %f3172, %f3161, %f5458;
	fma.rn.f32 	%f3176, %f3174, %f3161, %f5459;
	fma.rn.f32 	%f3178, %f3176, %f3161, %f5460;
	mul.f32 	%f3179, %f3161, %f3178;
	fma.rn.f32 	%f3180, %f3179, %f3161, %f3161;
	fma.rn.f32 	%f5532, %f3160, %f5461, %f3180;
	setp.lt.u32 	%p461, %r1129, 2139095040;
	div.rn.f32 	%f3182, %f412, %f3154;
	mul.f32 	%f5535, %f5535, %f3182;
	@%p461 bra 	$L__BB0_340;

	mov.f32 	%f3183, 0f7F800000;
	fma.rn.f32 	%f5532, %f418, %f3183, %f3183;

$L__BB0_340:
	add.u64 	%rd1299, %SPL, 80;
	setp.eq.f32 	%p462, %f418, 0f00000000;
	selp.f32 	%f3184, 0fFF800000, %f5532, %p462;
	sub.f32 	%f3185, %f417, %f3184;
	ld.f32 	%f3186, [%rd156+8];
	add.f32 	%f3187, %f3186, %f3185;
	st.f32 	[%rd156+8], %f3187;
	ld.f32 	%f3188, [%rd156];
	shl.b64 	%rd834, %rd217, 32;
	or.b64  	%rd835, %rd834, %rd832;
	mov.b64 	{%r1133, %r1134}, %rd835;
	mov.b32 	%f3189, %r1134;
	add.f32 	%f3190, %f3189, %f3188;
	st.f32 	[%rd156], %f3190;
	mov.b64 	{%r1135, %r1136}, %rd168;
	mov.b64 	{%r1137, %r1138}, %rd167;
	mov.b32 	%f3191, %r1137;
	mul.f32 	%f3192, %f3191, %f410;
	mov.b32 	%f3193, %r1138;
	mul.f32 	%f3194, %f3193, %f410;
	mov.b32 	%f3195, %r1135;
	mul.f32 	%f3196, %f3195, %f411;
	mov.b32 	%f3197, %r1136;
	mul.f32 	%f3198, %f3197, %f411;
	mov.b64 	{%r1139, %r1140}, %rd170;
	mov.b64 	{%r1141, %r1142}, %rd169;
	mov.b32 	%f3199, %r1141;
	mov.b32 	%f3200, %r1142;
	mul.f32 	%f3201, %f3200, %f3196;
	mul.f32 	%f3202, %f3200, %f3198;
	fma.rn.f32 	%f5534, %f3199, %f3194, %f3202;
	mov.b32 	%f3203, %r1139;
	mov.b32 	%f3204, %r1140;
	mul.f32 	%f3205, %f3204, %f3196;
	fma.rn.f32 	%f5533, %f3203, %f3192, %f3205;
	mul.f32 	%f3206, %f3204, %f3198;
	fma.rn.f32 	%f3207, %f3203, %f3194, %f3206;
	fma.rn.f32 	%f3208, %f3199, %f3192, %f3201;
	st.local.v4.f32 	[%rd1299], {%f3208, %f5534, %f5533, %f3207};
	bra.uni 	$L__BB0_341;

$L__BB0_331:
	mul.f32 	%f3082, %f404, %f404;
	fma.rn.f32 	%f3083, %f403, %f403, %f3082;
	add.f32 	%f3084, %f3083, 0f00000000;
	sqrt.rn.f32 	%f406, %f3084;
	ld.global.f32 	%f3085, [%rd67+56];
	ld.global.f32 	%f3086, [%rd67+60];
	add.f32 	%f3087, %f3086, %f3086;
	fma.rn.f32 	%f3088, %f3085, 0f40000000, %f3087;
	div.rn.f32 	%f3089, %f3088, %f3087;
	mul.f32 	%f3090, %f402, %f3089;
	fma.rn.f32 	%f5530, %f405, %f3090, %f406;
	setp.gtu.f32 	%p456, %f5530, 0f00000000;
	@%p456 bra 	$L__BB0_333;
	bra.uni 	$L__BB0_341;

$L__BB0_333:
	mov.f32 	%f5439, 0f32A57060;
	mov.f32 	%f5438, 0f4B400001;
	mov.f32 	%f5437, 0f437C0000;
	mov.f32 	%f5436, 0f3F000000;
	mov.f32 	%f5435, 0f3BBB989D;
	mov.f32 	%f5397, 0f3FB8AA3B;
	div.rn.f32 	%f3091, %f403, %f406;
	mul.f32 	%f3092, %f5530, %f3091;
	div.rn.f32 	%f3093, %f404, %f406;
	mul.f32 	%f3094, %f5530, %f3093;
	sub.f32 	%f3095, %f400, %f3092;
	sub.f32 	%f3096, %f401, %f3094;
	fma.rn.f32 	%f3099, %f3095, %f5435, %f5436;
	cvt.sat.f32.f32 	%f3102, %f3099;
	fma.rm.f32 	%f3104, %f3102, %f5437, %f5438;
	add.f32 	%f3105, %f3104, 0fCB40007F;
	neg.f32 	%f3106, %f3105;
	fma.rn.f32 	%f3107, %f3095, %f5397, %f3106;
	fma.rn.f32 	%f3109, %f3095, %f5439, %f3107;
	mov.b32 	%r1116, %f3104;
	shl.b32 	%r1117, %r1116, 23;
	mov.b32 	%f3110, %r1117;
	ex2.approx.ftz.f32 	%f3111, %f3109;
	mul.f32 	%f3112, %f3111, %f3110;
	fma.rn.f32 	%f3113, %f3096, %f5435, %f5436;
	cvt.sat.f32.f32 	%f3114, %f3113;
	fma.rm.f32 	%f3115, %f3114, %f5437, %f5438;
	add.f32 	%f3116, %f3115, 0fCB40007F;
	neg.f32 	%f3117, %f3116;
	fma.rn.f32 	%f3118, %f3096, %f5397, %f3117;
	fma.rn.f32 	%f3119, %f3096, %f5439, %f3118;
	mov.b32 	%r1118, %f3115;
	shl.b32 	%r1119, %r1118, 23;
	mov.b32 	%f3120, %r1119;
	ex2.approx.ftz.f32 	%f3121, %f3119;
	mul.f32 	%f3122, %f3121, %f3120;
	mov.b32 	%r1120, %f3112;
	mov.b32 	%r1121, %f3122;
	cvt.u64.u32 	%rd827, %r1121;
	cvt.u64.u32 	%rd828, %r1120;
	bfi.b64 	%rd1365, %rd827, %rd828, 32, 32;
	bra.uni 	$L__BB0_336;

$L__BB0_435:
	mov.b32 	%r224, %f596;
	bfe.u32 	%r1275, %r224, 23, 8;
	add.s32 	%r225, %r1275, -128;
	shl.b32 	%r1276, %r224, 8;
	or.b32  	%r226, %r1276, -2147483648;
	shr.u32 	%r227, %r225, 5;
	add.u64 	%rd882, %SP, 32;
	add.u64 	%rd1371, %SPL, 32;
	mov.u32 	%r1778, 0;
	mov.u64 	%rd1370, __cudart_i2opi_f;
	mov.u32 	%r1779, %r1778;

$L__BB0_436:
	.pragma "nounroll";
	mov.u32 	%r229, %r1779;
	ld.global.nc.u32 	%r1279, [%rd1370];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1277, %r1279, %r226, %r229;
	madc.hi.u32     %r1779, %r1279, %r226,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1371], %r1277;
	add.s64 	%rd1371, %rd1371, 4;
	add.s64 	%rd1370, %rd1370, 4;
	add.s32 	%r1778, %r1778, 1;
	setp.ne.s32 	%p589, %r1778, 6;
	@%p589 bra 	$L__BB0_436;

	mov.u32 	%r1284, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1282, %r1284, %r226, %r229;
	madc.hi.u32     %r1283, %r1284, %r226,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd884, %rd882;
	st.local.u32 	[%rd884+24], %r1283;
	mov.u32 	%r1287, 4;
	sub.s32 	%r232, %r1287, %r227;
	mov.u32 	%r1288, 6;
	sub.s32 	%r1289, %r1288, %r227;
	mul.wide.s32 	%rd885, %r1289, 4;
	add.s64 	%rd886, %rd884, %rd885;
	ld.local.u32 	%r1780, [%rd886];
	ld.local.u32 	%r1781, [%rd886+-4];
	and.b32  	%r235, %r225, 31;
	setp.eq.s32 	%p590, %r235, 0;
	@%p590 bra 	$L__BB0_439;

	mov.u32 	%r1290, 32;
	sub.s32 	%r1291, %r1290, %r235;
	shr.u32 	%r1292, %r1781, %r1291;
	shl.b32 	%r1293, %r1780, %r235;
	add.s32 	%r1780, %r1292, %r1293;
	mul.wide.s32 	%rd889, %r232, 4;
	add.s64 	%rd890, %rd884, %rd889;
	ld.local.u32 	%r1294, [%rd890];
	shr.u32 	%r1295, %r1294, %r1291;
	shl.b32 	%r1296, %r1781, %r235;
	add.s32 	%r1781, %r1295, %r1296;

$L__BB0_439:
	and.b32  	%r1297, %r224, -2147483648;
	shr.u32 	%r1298, %r1781, 30;
	shl.b32 	%r1299, %r1780, 2;
	or.b32  	%r1300, %r1298, %r1299;
	shr.u32 	%r1301, %r1300, 31;
	shr.u32 	%r1302, %r1780, 30;
	add.s32 	%r1303, %r1301, %r1302;
	neg.s32 	%r1304, %r1303;
	setp.eq.s32 	%p591, %r1297, 0;
	selp.b32 	%r1782, %r1303, %r1304, %p591;
	setp.ne.s32 	%p592, %r1301, 0;
	xor.b32  	%r1305, %r1297, -2147483648;
	selp.b32 	%r1306, %r1305, %r1297, %p592;
	selp.b32 	%r1307, -1, 0, %p592;
	xor.b32  	%r1308, %r1300, %r1307;
	shl.b32 	%r1309, %r1781, 2;
	xor.b32  	%r1310, %r1309, %r1307;
	cvt.u64.u32 	%rd891, %r1308;
	cvt.u64.u32 	%rd892, %r1310;
	bfi.b64 	%rd893, %rd891, %rd892, 32, 32;
	cvt.rn.f64.s64 	%fd19, %rd893;
	mul.f64 	%fd20, %fd19, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3780, %fd20;
	setp.eq.s32 	%p593, %r1306, 0;
	neg.f32 	%f3781, %f3780;
	selp.f32 	%f5571, %f3780, %f3781, %p593;

$L__BB0_441:
	mul.f32 	%f3783, %f597, 0f3F22F983;
	cvt.rni.s32.f32 	%r1787, %f3783;
	cvt.rn.f32.s32 	%f3784, %r1787;
	fma.rn.f32 	%f3786, %f3784, %f3775, %f597;
	fma.rn.f32 	%f3788, %f3784, %f3777, %f3786;
	fma.rn.f32 	%f5572, %f3784, %f3779, %f3788;
	abs.f32 	%f604, %f597;
	setp.leu.f32 	%p594, %f604, 0f47CE4780;
	@%p594 bra 	$L__BB0_449;

	setp.eq.f32 	%p595, %f604, 0f7F800000;
	@%p595 bra 	$L__BB0_448;
	bra.uni 	$L__BB0_443;

$L__BB0_448:
	mov.f32 	%f3792, 0f00000000;
	mul.rn.f32 	%f5572, %f597, %f3792;
	bra.uni 	$L__BB0_449;

$L__BB0_443:
	mov.b32 	%r243, %f597;
	bfe.u32 	%r1313, %r243, 23, 8;
	add.s32 	%r244, %r1313, -128;
	shl.b32 	%r1314, %r243, 8;
	or.b32  	%r245, %r1314, -2147483648;
	shr.u32 	%r246, %r244, 5;
	add.u64 	%rd895, %SP, 32;
	add.u64 	%rd1373, %SPL, 32;
	mov.u32 	%r1783, 0;
	mov.u64 	%rd1372, __cudart_i2opi_f;
	mov.u32 	%r1784, %r1783;

$L__BB0_444:
	.pragma "nounroll";
	mov.u32 	%r248, %r1784;
	ld.global.nc.u32 	%r1317, [%rd1372];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1315, %r1317, %r245, %r248;
	madc.hi.u32     %r1784, %r1317, %r245,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1373], %r1315;
	add.s64 	%rd1373, %rd1373, 4;
	add.s64 	%rd1372, %rd1372, 4;
	add.s32 	%r1783, %r1783, 1;
	setp.ne.s32 	%p596, %r1783, 6;
	@%p596 bra 	$L__BB0_444;

	mov.u32 	%r1322, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1320, %r1322, %r245, %r248;
	madc.hi.u32     %r1321, %r1322, %r245,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd897, %rd895;
	st.local.u32 	[%rd897+24], %r1321;
	mov.u32 	%r1325, 4;
	sub.s32 	%r251, %r1325, %r246;
	mov.u32 	%r1326, 6;
	sub.s32 	%r1327, %r1326, %r246;
	mul.wide.s32 	%rd898, %r1327, 4;
	add.s64 	%rd899, %rd897, %rd898;
	ld.local.u32 	%r1785, [%rd899];
	ld.local.u32 	%r1786, [%rd899+-4];
	and.b32  	%r254, %r244, 31;
	setp.eq.s32 	%p597, %r254, 0;
	@%p597 bra 	$L__BB0_447;

	mov.u32 	%r1328, 32;
	sub.s32 	%r1329, %r1328, %r254;
	shr.u32 	%r1330, %r1786, %r1329;
	shl.b32 	%r1331, %r1785, %r254;
	add.s32 	%r1785, %r1330, %r1331;
	mul.wide.s32 	%rd902, %r251, 4;
	add.s64 	%rd903, %rd897, %rd902;
	ld.local.u32 	%r1332, [%rd903];
	shr.u32 	%r1333, %r1332, %r1329;
	shl.b32 	%r1334, %r1786, %r254;
	add.s32 	%r1786, %r1333, %r1334;

$L__BB0_447:
	and.b32  	%r1335, %r243, -2147483648;
	shr.u32 	%r1336, %r1786, 30;
	shl.b32 	%r1337, %r1785, 2;
	or.b32  	%r1338, %r1336, %r1337;
	shr.u32 	%r1339, %r1338, 31;
	shr.u32 	%r1340, %r1785, 30;
	add.s32 	%r1341, %r1339, %r1340;
	neg.s32 	%r1342, %r1341;
	setp.eq.s32 	%p598, %r1335, 0;
	selp.b32 	%r1787, %r1341, %r1342, %p598;
	setp.ne.s32 	%p599, %r1339, 0;
	xor.b32  	%r1343, %r1335, -2147483648;
	selp.b32 	%r1344, %r1343, %r1335, %p599;
	selp.b32 	%r1345, -1, 0, %p599;
	xor.b32  	%r1346, %r1338, %r1345;
	shl.b32 	%r1347, %r1786, 2;
	xor.b32  	%r1348, %r1347, %r1345;
	cvt.u64.u32 	%rd904, %r1346;
	cvt.u64.u32 	%rd905, %r1348;
	bfi.b64 	%rd906, %rd904, %rd905, 32, 32;
	cvt.rn.f64.s64 	%fd21, %rd906;
	mul.f64 	%fd22, %fd21, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3790, %fd22;
	setp.eq.s32 	%p600, %r1344, 0;
	neg.f32 	%f3791, %f3790;
	selp.f32 	%f5572, %f3790, %f3791, %p600;

$L__BB0_449:
	mov.f32 	%f5201, 0f3F800000;
	setp.lt.f32 	%p601, %f583, 0f00000000;
	mov.f32 	%f3793, 0f00000000;
	selp.f32 	%f3794, 0fBF800000, 0f3F800000, %p601;
	mul.f32 	%f3796, %f5571, %f5571;
	mov.f32 	%f3797, 0fBAB607ED;
	mov.f32 	%f3798, 0f37CBAC00;
	fma.rn.f32 	%f3799, %f3798, %f3796, %f3797;
	mov.f32 	%f3800, 0f3D2AAABB;
	fma.rn.f32 	%f3801, %f3799, %f3796, %f3800;
	mov.f32 	%f3802, 0fBEFFFFFF;
	fma.rn.f32 	%f3803, %f3801, %f3796, %f3802;
	fma.rn.f32 	%f3804, %f3803, %f3796, %f5201;
	mov.f32 	%f3805, 0f3C0885E4;
	mov.f32 	%f3806, 0fB94D4153;
	fma.rn.f32 	%f3807, %f3806, %f3796, %f3805;
	mov.f32 	%f3808, 0fBE2AAAA8;
	fma.rn.f32 	%f3809, %f3807, %f3796, %f3808;
	fma.rn.f32 	%f3810, %f3796, %f5571, %f3793;
	fma.rn.f32 	%f3811, %f3809, %f3810, %f5571;
	and.b32  	%r1349, %r1782, 1;
	setp.eq.b32 	%p602, %r1349, 1;
	selp.f32 	%f3812, %f3804, %f3811, %p602;
	selp.f32 	%f3813, %f3811, %f3804, %p602;
	neg.f32 	%f3814, %f3812;
	and.b32  	%r1350, %r1782, 2;
	setp.eq.s32 	%p603, %r1350, 0;
	selp.f32 	%f3815, %f3812, %f3814, %p603;
	neg.f32 	%f3816, %f3813;
	add.s32 	%r1351, %r1782, 1;
	and.b32  	%r1352, %r1351, 2;
	setp.eq.s32 	%p604, %r1352, 0;
	selp.f32 	%f3817, %f3813, %f3816, %p604;
	mul.f32 	%f3818, %f5572, %f5572;
	fma.rn.f32 	%f3819, %f3798, %f3818, %f3797;
	fma.rn.f32 	%f3820, %f3819, %f3818, %f3800;
	fma.rn.f32 	%f3821, %f3820, %f3818, %f3802;
	fma.rn.f32 	%f3822, %f3821, %f3818, %f5201;
	fma.rn.f32 	%f3823, %f3818, %f5572, %f3793;
	fma.rn.f32 	%f3824, %f3806, %f3818, %f3805;
	fma.rn.f32 	%f3825, %f3824, %f3818, %f3808;
	fma.rn.f32 	%f3826, %f3825, %f3823, %f5572;
	and.b32  	%r1353, %r1787, 1;
	setp.eq.b32 	%p605, %r1353, 1;
	selp.f32 	%f3827, %f3822, %f3826, %p605;
	selp.f32 	%f3828, %f3826, %f3822, %p605;
	and.b32  	%r1354, %r1787, 2;
	setp.eq.s32 	%p606, %r1354, 0;
	neg.f32 	%f3829, %f3827;
	selp.f32 	%f3830, %f3827, %f3829, %p606;
	add.s32 	%r1355, %r1787, 1;
	and.b32  	%r1356, %r1355, 2;
	setp.eq.s32 	%p607, %r1356, 0;
	neg.f32 	%f3831, %f3828;
	selp.f32 	%f3832, %f3828, %f3831, %p607;
	mov.b32 	%r1357, %f3832;
	neg.f32 	%f3833, %f3830;
	mov.b32 	%r1358, %f3830;
	cvt.u64.u32 	%rd907, %r1358;
	mov.b32 	%r1359, %f3833;
	cvt.u64.u32 	%rd908, %r1359;
	cvt.u64.u32 	%rd909, %r1357;
	bfi.b64 	%rd910, %rd909, %rd908, 32, 32;
	mov.b64 	{%r1360, %r1361}, %rd910;
	bfi.b64 	%rd911, %rd907, %rd909, 32, 32;
	mov.b64 	{%r1362, %r1363}, %rd911;
	mul.f32 	%f3834, %f3794, %f3815;
	mov.b32 	%r1364, %f3834;
	cvt.u64.u32 	%rd912, %r1364;
	mov.b32 	%r1365, %f3817;
	cvt.u64.u32 	%rd913, %r1365;
	neg.f32 	%f3835, %f3815;
	mov.b32 	%r1366, %f3835;
	mul.f32 	%f3836, %f3794, %f3817;
	mov.b32 	%r1367, %f3836;
	cvt.u64.u32 	%rd914, %r1367;
	cvt.u64.u32 	%rd915, %r1366;
	bfi.b64 	%rd916, %rd914, %rd915, 32, 32;
	mov.b64 	{%r1368, %r1369}, %rd916;
	bfi.b64 	%rd917, %rd912, %rd913, 32, 32;
	mov.b64 	{%r1370, %r1371}, %rd917;
	add.f32 	%f608, %f582, 0fBF800000;
	fma.rn.f32 	%f609, %f583, %f3794, 0fBF800000;
	mov.b32 	%f610, %r1362;
	mov.b32 	%f611, %r1363;
	mov.b32 	%f612, %r1360;
	mov.b32 	%f613, %r1361;
	mov.b32 	%f614, %r1370;
	mov.b32 	%f615, %r1371;
	mov.b32 	%f616, %r1368;
	mov.b32 	%f617, %r1369;
	add.f32 	%f618, %f578, 0fBF800000;
	setp.eq.f32 	%p608, %f496, 0f3F800000;
	@%p608 bra 	$L__BB0_454;
	bra.uni 	$L__BB0_450;

$L__BB0_454:
	ld.global.f32 	%f3902, [%rd67+20];
	add.f32 	%f3903, %f3902, %f3902;
	mul.f32 	%f3904, %f577, %f3903;
	mul.f32 	%f3905, %f608, %f610;
	mul.f32 	%f3906, %f608, %f611;
	mul.f32 	%f3907, %f609, %f612;
	mul.f32 	%f3908, %f615, %f3907;
	fma.rn.f32 	%f3909, %f614, %f3905, %f3908;
	mul.f32 	%f3910, %f609, %f613;
	mul.f32 	%f3911, %f615, %f3910;
	fma.rn.f32 	%f3912, %f614, %f3906, %f3911;
	mul.f32 	%f3913, %f617, %f3907;
	fma.rn.f32 	%f3914, %f616, %f3905, %f3913;
	mul.f32 	%f3915, %f617, %f3910;
	fma.rn.f32 	%f3916, %f616, %f3906, %f3915;
	mul.f32 	%f3917, %f3909, %f3904;
	mul.f32 	%f3918, %f3912, %f3904;
	mul.f32 	%f3919, %f3914, %f3904;
	mul.f32 	%f3920, %f3916, %f3904;
	mul.f32 	%f3921, %f5533, %f3919;
	fma.rn.f32 	%f3922, %f5549, %f3917, %f3921;
	mul.f32 	%f3923, %f5533, %f3920;
	fma.rn.f32 	%f3924, %f5549, %f3918, %f3923;
	mul.f32 	%f3925, %f3919, %f5638;
	fma.rn.f32 	%f3926, %f3917, %f5534, %f3925;
	mul.f32 	%f3927, %f3920, %f5638;
	fma.rn.f32 	%f3928, %f3918, %f5534, %f3927;
	ld.global.f32 	%f3929, [%rd67+16];
	mul.f32 	%f3930, %f577, %f3929;
	mul.f32 	%f3931, %f618, %f3930;
	mul.f32 	%f3932, %f578, %f3931;
	add.u64 	%rd922, %SPL, 32;
	mov.u64 	%rd923, 0;
	st.local.v2.u64 	[%rd922], {%rd923, %rd923};
	mov.u32 	%r1377, 1065353216;
	st.local.u32 	[%rd922], %r1377;
	st.local.u32 	[%rd922+12], %r1377;
	ld.local.v4.f32 	{%f3933, %f3934, %f3935, %f3936}, [%rd922];
	fma.rn.f32 	%f3941, %f3932, %f3934, %f3924;
	mov.b32 	%r1378, %f3941;
	fma.rn.f32 	%f3942, %f3932, %f3933, %f3922;
	mov.b32 	%r1379, %f3942;
	fma.rn.f32 	%f3943, %f3932, %f3936, %f3928;
	mov.b32 	%r1380, %f3943;
	fma.rn.f32 	%f3944, %f3932, %f3935, %f3926;
	mov.b32 	%r1381, %f3944;
	st.local.v4.f32 	[%rd228], {%f3942, %f3941, %f3944, %f3943};
	mov.b64 	%rd1375, {%r1381, %r1380};
	mov.b64 	%rd1374, {%r1379, %r1378};
	bra.uni 	$L__BB0_455;

$L__BB0_450:
	ld.global.f32 	%f3837, [%rd67+20];
	add.f32 	%f3838, %f3837, %f3837;
	mul.f32 	%f3839, %f577, %f3838;
	max.f32 	%f3841, %f608, %f3793;
	mul.f32 	%f3842, %f610, %f3841;
	mul.f32 	%f3843, %f611, %f3841;
	max.f32 	%f3844, %f609, %f3793;
	mul.f32 	%f3845, %f612, %f3844;
	mul.f32 	%f3846, %f613, %f3844;
	mul.f32 	%f3847, %f615, %f3845;
	fma.rn.f32 	%f3848, %f614, %f3842, %f3847;
	mul.f32 	%f3849, %f615, %f3846;
	fma.rn.f32 	%f3850, %f614, %f3843, %f3849;
	mul.f32 	%f3851, %f617, %f3845;
	fma.rn.f32 	%f3852, %f616, %f3842, %f3851;
	mul.f32 	%f3853, %f617, %f3846;
	fma.rn.f32 	%f3854, %f616, %f3843, %f3853;
	mul.f32 	%f3855, %f3848, %f3839;
	mul.f32 	%f3856, %f3850, %f3839;
	mul.f32 	%f3857, %f3852, %f3839;
	mul.f32 	%f3858, %f3854, %f3839;
	mul.f32 	%f3859, %f5533, %f3857;
	fma.rn.f32 	%f5573, %f5549, %f3855, %f3859;
	mul.f32 	%f3860, %f5533, %f3858;
	fma.rn.f32 	%f5574, %f5549, %f3856, %f3860;
	mul.f32 	%f3861, %f3857, %f5638;
	fma.rn.f32 	%f5575, %f3855, %f5534, %f3861;
	mul.f32 	%f3862, %f3858, %f5638;
	fma.rn.f32 	%f5576, %f3856, %f5534, %f3862;
	min.f32 	%f3863, %f608, %f3793;
	mul.f32 	%f3864, %f610, %f3863;
	mul.f32 	%f3865, %f611, %f3863;
	min.f32 	%f3866, %f609, %f3793;
	mul.f32 	%f3867, %f612, %f3866;
	mul.f32 	%f3868, %f613, %f3866;
	mul.f32 	%f3869, %f615, %f3867;
	fma.rn.f32 	%f3870, %f614, %f3864, %f3869;
	mul.f32 	%f3871, %f615, %f3868;
	fma.rn.f32 	%f3872, %f614, %f3865, %f3871;
	mul.f32 	%f3873, %f617, %f3867;
	fma.rn.f32 	%f3874, %f616, %f3864, %f3873;
	mul.f32 	%f3875, %f617, %f3868;
	fma.rn.f32 	%f3876, %f616, %f3865, %f3875;
	mul.f32 	%f3877, %f3839, %f3870;
	mul.f32 	%f3878, %f3839, %f3872;
	mul.f32 	%f3879, %f3839, %f3874;
	mul.f32 	%f3880, %f3839, %f3876;
	mul.f32 	%f3881, %f5533, %f3879;
	fma.rn.f32 	%f5577, %f5549, %f3877, %f3881;
	mul.f32 	%f3882, %f5533, %f3880;
	fma.rn.f32 	%f5578, %f5549, %f3878, %f3882;
	mul.f32 	%f3883, %f3879, %f5638;
	fma.rn.f32 	%f5579, %f3877, %f5534, %f3883;
	mul.f32 	%f3884, %f3880, %f5638;
	fma.rn.f32 	%f5580, %f3878, %f5534, %f3884;
	ld.global.f32 	%f3885, [%rd67+16];
	mul.f32 	%f3886, %f577, %f3885;
	mul.f32 	%f3887, %f618, %f3886;
	mul.f32 	%f3888, %f578, %f3887;
	add.u64 	%rd919, %SPL, 32;
	st.local.v4.f32 	[%rd919], {%f3793, %f3793, %f3793, %f3793};
	mov.u64 	%rd920, 0;
	st.local.v2.u64 	[%rd228], {%rd920, %rd920};
	mov.u32 	%r1372, 1065353216;
	st.local.u32 	[%rd228], %r1372;
	st.local.u32 	[%rd228+12], %r1372;
	ld.local.v4.f32 	{%f3889, %f3890, %f3891, %f3892}, [%rd228];
	mul.f32 	%f627, %f3888, %f3889;
	mul.f32 	%f628, %f3888, %f3890;
	mul.f32 	%f629, %f3888, %f3891;
	mul.f32 	%f630, %f3888, %f3892;
	setp.lt.f32 	%p609, %f578, 0f3F800000;
	@%p609 bra 	$L__BB0_452;
	bra.uni 	$L__BB0_451;

$L__BB0_452:
	add.f32 	%f5577, %f5577, %f627;
	add.f32 	%f5578, %f5578, %f628;
	add.f32 	%f5579, %f5579, %f629;
	add.f32 	%f5580, %f5580, %f630;
	bra.uni 	$L__BB0_453;

$L__BB0_451:
	add.f32 	%f5573, %f5573, %f627;
	add.f32 	%f5574, %f5574, %f628;
	add.f32 	%f5575, %f5575, %f629;
	add.f32 	%f5576, %f5576, %f630;

$L__BB0_453:
	ld.global.u8 	%rs30, [%rd67+8];
	setp.ne.s16 	%p610, %rs30, 0;
	setp.eq.f32 	%p611, %f496, 0f00000000;
	and.pred  	%p612, %p611, %p610;
	selp.f32 	%f3897, 0f00000000, 0f3F800000, %p612;
	fma.rn.f32 	%f3898, %f5574, %f3897, %f5578;
	mov.b32 	%r1373, %f3898;
	fma.rn.f32 	%f3899, %f5573, %f3897, %f5577;
	mov.b32 	%r1374, %f3899;
	fma.rn.f32 	%f3900, %f5576, %f3897, %f5580;
	mov.b32 	%r1375, %f3900;
	fma.rn.f32 	%f3901, %f5575, %f3897, %f5579;
	mov.b32 	%r1376, %f3901;
	mov.b64 	%rd1375, {%r1376, %r1375};
	mov.b64 	%rd1374, {%r1374, %r1373};
	bra.uni 	$L__BB0_455;

$L__BB0_258:
	abs.f32 	%f5238, %f307;
	setp.neu.f32 	%p365, %f5238, 0f7F800000;
	@%p365 bra 	$L__BB0_261;

	selp.f32 	%f5512, 0fFF800000, 0f7F800000, %p9;

$L__BB0_261:
	ld.global.u8 	%rs23, [%rd67+48];
	setp.eq.s16 	%p366, %rs23, 0;
	@%p366 bra 	$L__BB0_265;

	mov.f32 	%f5225, 0fBF000000;
	div.rn.f32 	%f2641, %f255, %f307;
	setp.lt.f32 	%p367, %f2641, 0f00800000;
	mul.f32 	%f2642, %f2641, 0f4B000000;
	selp.f32 	%f320, %f2642, %f2641, %p367;
	selp.f32 	%f2643, 0fC1B80000, 0f00000000, %p367;
	mov.b32 	%r908, %f320;
	add.s32 	%r909, %r908, -1059760811;
	and.b32  	%r910, %r909, -8388608;
	sub.s32 	%r911, %r908, %r910;
	mov.b32 	%f2644, %r911;
	cvt.rn.f32.s32 	%f2645, %r910;
	mov.f32 	%f2646, 0f34000000;
	fma.rn.f32 	%f2647, %f2645, %f2646, %f2643;
	add.f32 	%f2648, %f2644, 0fBF800000;
	mov.f32 	%f2649, 0f3E1039F6;
	mov.f32 	%f2650, 0fBE055027;
	fma.rn.f32 	%f2651, %f2650, %f2648, %f2649;
	mov.f32 	%f2652, 0fBDF8CDCC;
	fma.rn.f32 	%f2653, %f2651, %f2648, %f2652;
	mov.f32 	%f2654, 0f3E0F2955;
	fma.rn.f32 	%f2655, %f2653, %f2648, %f2654;
	mov.f32 	%f2656, 0fBE2AD8B9;
	fma.rn.f32 	%f2657, %f2655, %f2648, %f2656;
	mov.f32 	%f2658, 0f3E4CED0B;
	fma.rn.f32 	%f2659, %f2657, %f2648, %f2658;
	mov.f32 	%f2660, 0fBE7FFF22;
	fma.rn.f32 	%f2661, %f2659, %f2648, %f2660;
	mov.f32 	%f2662, 0f3EAAAA78;
	fma.rn.f32 	%f2663, %f2661, %f2648, %f2662;
	fma.rn.f32 	%f2665, %f2663, %f2648, %f5225;
	mul.f32 	%f2666, %f2648, %f2665;
	fma.rn.f32 	%f2667, %f2666, %f2648, %f2648;
	mov.f32 	%f2668, 0f3F317218;
	fma.rn.f32 	%f5513, %f2647, %f2668, %f2667;
	setp.lt.u32 	%p368, %r908, 2139095040;
	@%p368 bra 	$L__BB0_264;

	mov.f32 	%f2669, 0f7F800000;
	fma.rn.f32 	%f5513, %f320, %f2669, %f2669;

$L__BB0_264:
	setp.eq.f32 	%p369, %f320, 0f00000000;
	selp.f32 	%f2670, 0fFF800000, %f5513, %p369;
	add.f32 	%f5520, %f5520, %f2670;

$L__BB0_265:
	setp.eq.f32 	%p370, %f307, 0f3F800000;
	selp.f32 	%f2671, 0f3F800000, %f5512, %p370;
	mov.b64 	{%r912, %r913}, %rd145;
	mov.b64 	{%r914, %r915}, %rd144;
	mov.b32 	%f2672, %r914;
	mul.f32 	%f2673, %f2672, %f2671;
	mov.b32 	%f2674, %r915;
	mul.f32 	%f2675, %f2674, %f2671;
	mov.b32 	%f2676, %r912;
	mul.f32 	%f2677, %f2676, %f2671;
	mov.b32 	%f2678, %r913;
	mul.f32 	%f2679, %f2678, %f2671;
	mov.b64 	{%r916, %r917}, %rd147;
	mov.b64 	{%r918, %r919}, %rd146;
	mov.b32 	%f2680, %r918;
	mov.b32 	%f2681, %r919;
	mul.f32 	%f2682, %f2681, %f2677;
	mul.f32 	%f2683, %f2681, %f2679;
	mov.b32 	%f2684, %r916;
	mov.b32 	%f2685, %r917;
	mul.f32 	%f2686, %f2685, %f2677;
	mul.f32 	%f2687, %f2685, %f2679;
	fma.rn.f32 	%f2688, %f2680, %f2675, %f2683;
	mov.b32 	%r920, %f2688;
	fma.rn.f32 	%f2689, %f2680, %f2673, %f2682;
	mov.b32 	%r921, %f2689;
	fma.rn.f32 	%f2690, %f2684, %f2675, %f2687;
	mov.b32 	%r922, %f2690;
	fma.rn.f32 	%f2691, %f2684, %f2673, %f2686;
	mov.b32 	%r923, %f2691;
	mov.b64 	%rd1343, {%r923, %r922};
	mov.b64 	%rd1342, {%r921, %r920};
	bra.uni 	$L__BB0_283;

$L__BB0_401:
	abs.f32 	%f5315, %f498;
	setp.neu.f32 	%p542, %f5315, 0f7F800000;
	@%p542 bra 	$L__BB0_405;

	setp.gt.s32 	%p543, %r218, -1;
	selp.b32 	%r1225, 2139095040, 0, %p543;
	or.b32  	%r1226, %r1225, -2147483648;
	selp.b32 	%r1227, %r1226, %r1225, %p12;
	mov.b32 	%f5553, %r1227;

$L__BB0_405:
	add.u64 	%rd1275, %SPL, 0;
	mov.f32 	%f5243, 0f00000000;
	setp.eq.s32 	%p547, %r218, 0;
	setp.eq.f32 	%p548, %f498, 0f3F800000;
	mov.u32 	%r1231, 1065353216;
	or.pred  	%p549, %p548, %p547;
	add.f32 	%f3537, %f5553, 0fBF800000;
	selp.f32 	%f3538, 0f00000000, %f3537, %p549;
	mul.f32 	%f3539, %f497, %f3538;
	ld.global.f32 	%f3540, [%rd67+20];
	neg.f32 	%f3541, %f3540;
	max.f32 	%f3542, %f3539, %f3541;
	mul.f32 	%f3543, %f5535, %f3542;
	neg.f32 	%f3544, %f3543;
	add.u64 	%rd864, %SPL, 32;
	st.local.v4.f32 	[%rd864], {%f5243, %f5243, %f5243, %f5243};
	mov.u64 	%rd865, 0;
	st.local.v2.u64 	[%rd1275], {%rd865, %rd865};
	st.local.u32 	[%rd1275], %r1231;
	st.local.u32 	[%rd1275+12], %r1231;
	ld.local.v4.f32 	{%f3546, %f3547, %f3548, %f3549}, [%rd1275];
	mul.f32 	%f5554, %f3546, %f3544;
	mul.f32 	%f5555, %f3547, %f3544;
	mul.f32 	%f5556, %f3548, %f3544;
	mul.f32 	%f5557, %f3549, %f3544;
	ld.global.f32 	%f522, [%rd67+16];
	setp.eq.f32 	%p550, %f522, 0f00000000;
	@%p550 bra 	$L__BB0_407;

	add.f32 	%f3554, %f5536, %f5536;
	add.f32 	%f3555, %f5538, %f5537;
	add.f32 	%f3556, %f5539, %f5539;
	mul.f32 	%f3557, %f3555, 0f3F000000;
	mul.f32 	%f3558, %f3556, 0f3F000000;
	mul.f32 	%f3559, %f3554, 0f3F000000;
	add.f32 	%f3560, %f3559, 0f00000000;
	add.f32 	%f3561, %f3558, %f3560;
	mul.f32 	%f3562, %f3561, 0f3F000000;
	st.local.v4.f32 	[%rd864], {%f3559, %f3557, %f3557, %f3558};
	sub.f32 	%f3563, %f3559, %f3562;
	st.local.f32 	[%rd864], %f3563;
	sub.f32 	%f3564, %f3558, %f3562;
	st.local.f32 	[%rd864+12], %f3564;
	ld.local.v4.f32 	{%f3565, %f3566, %f3567, %f3568}, [%rd864];
	add.f32 	%f3569, %f522, %f522;
	mul.f32 	%f3570, %f5535, %f3569;
	fma.rn.f32 	%f5554, %f3570, %f3565, %f5554;
	fma.rn.f32 	%f5555, %f3570, %f3566, %f5555;
	fma.rn.f32 	%f5556, %f3570, %f3567, %f5556;
	fma.rn.f32 	%f5557, %f3570, %f3568, %f5557;

$L__BB0_407:
	mov.b32 	%r1232, %f5554;
	mov.b32 	%r1233, %f5555;
	mov.b64 	%rd1374, {%r1232, %r1233};
	mov.b32 	%r1234, %f5556;
	mov.b32 	%r1235, %f5557;
	mov.b64 	%rd1375, {%r1234, %r1235};

$L__BB0_455:
	setp.eq.s32 	%p614, %r217, 1;
	mov.pred 	%p838, 0;
	@%p614 bra 	$L__BB0_467;

	mov.b64 	{%r1382, %r1383}, %rd1375;
	mov.b64 	{%r1384, %r1385}, %rd1374;
	mov.b32 	%f656, %r1384;
	abs.f32 	%f3945, %f656;
	mov.b32 	%f5583, %r1385;
	abs.f32 	%f3946, %f5583;
	setp.le.f32 	%p615, %f3946, %f3945;
	selp.f32 	%f3947, %f3945, %f3946, %p615;
	mov.b32 	%f658, %r1382;
	abs.f32 	%f3948, %f658;
	setp.le.f32 	%p616, %f3948, %f3947;
	selp.f32 	%f3949, %f3947, %f3948, %p616;
	mov.b32 	%f5584, %r1383;
	abs.f32 	%f3950, %f5584;
	setp.le.f32 	%p617, %f3950, %f3949;
	selp.f32 	%f660, %f3949, %f3950, %p617;
	setp.eq.f32 	%p618, %f660, 0f00000000;
	@%p618 bra 	$L__BB0_458;

	div.rn.f32 	%f5583, %f5583, %f660;
	div.rn.f32 	%f5584, %f5584, %f660;
	mov.b32 	%r1386, %f5583;
	div.rn.f32 	%f3951, %f656, %f660;
	mov.b32 	%r1387, %f3951;
	mov.b64 	%rd1374, {%r1387, %r1386};

$L__BB0_458:
	fma.rn.f32 	%f3953, %f5583, %f5583, 0f00000000;
	sqrt.rn.f32 	%f3954, %f3953;
	setp.ltu.f32 	%p619, %f5583, 0f00000000;
	selp.f32 	%f3955, 0fBF800000, 0f3F800000, %p619;
	neg.f32 	%f3956, %f5583;
	selp.f32 	%f3957, %f3956, %f5583, %p619;
	mul.f32 	%f5585, %f3955, %f3954;
	fma.rn.f32 	%f3958, %f3957, %f3954, %f3953;
	add.f32 	%f666, %f3958, %f3958;
	setp.eq.f32 	%p620, %f666, 0f00000000;
	@%p620 bra 	$L__BB0_460;

	add.f32 	%f3959, %f5583, %f5585;
	sqrt.rn.f32 	%f3960, %f666;
	div.rn.f32 	%f3961, %f3959, %f3960;
	neg.f32 	%f5585, %f5585;
	add.f32 	%f3962, %f3961, %f3961;
	fma.rn.f32 	%f3963, %f5584, %f3962, 0f00000000;
	mul.f32 	%f3964, %f3961, %f3963;
	add.f32 	%f3965, %f3964, 0f00000000;
	sub.f32 	%f3966, %f5584, %f3964;
	sub.f32 	%f3967, %f3966, %f3964;
	add.f32 	%f3968, %f3965, %f3965;
	mul.f32 	%f3969, %f3961, %f3968;
	fma.rn.f32 	%f5584, %f3961, %f3969, %f3967;

$L__BB0_460:
	abs.f32 	%f671, %f5585;
	mov.b64 	{%r261, %r1390}, %rd1374;
	mov.b32 	%f5587, %r261;
	abs.f32 	%f3970, %f671;
	abs.f32 	%f3971, %f5587;
	abs.f32 	%f3972, %f5584;
	add.f32 	%f3973, %f3972, %f3971;
	mul.f32 	%f3974, %f3973, 0f358637BD;
	setp.leu.f32 	%p621, %f3970, %f3974;
	@%p621 bra 	$L__BB0_466;

	mov.b32 	%r1391, %f671;
	cvt.u64.u32 	%rd928, %r261;
	cvt.u64.u32 	%rd929, %r1391;
	mov.b32 	%r1392, %f5584;
	cvt.u64.u32 	%rd930, %r1392;
	mov.u64 	%rd927, 0;
	bfi.b64 	%rd931, %rd930, %rd929, 32, 32;
	mov.b64 	{%r1393, %r1394}, %rd931;
	bfi.b64 	%rd932, %rd929, %rd928, 32, 32;
	mov.b64 	{%r1395, %r1396}, %rd932;
	mov.b32 	%f673, %r1395;
	mov.b32 	%f3975, %r1396;
	mov.b32 	%f3976, %r1393;
	mov.b32 	%f674, %r1394;
	sub.f32 	%f3977, %f673, %f674;
	mul.f32 	%f3978, %f3977, 0f3F000000;
	mul.f32 	%f3979, %f3978, %f3978;
	fma.rn.f32 	%f675, %f3975, %f3976, %f3979;
	setp.ltu.f32 	%p622, %f675, 0f00000000;
	mov.u64 	%rd1377, %rd927;
	mov.u64 	%rd1378, %rd927;
	mov.u64 	%rd1379, %rd927;
	@%p622 bra 	$L__BB0_463;

	sqrt.rn.f32 	%f3980, %f675;
	add.f32 	%f3981, %f674, %f673;
	mul.f32 	%f3982, %f3981, 0f3F000000;
	add.f32 	%f3983, %f3982, %f3980;
	sub.f32 	%f3984, %f3982, %f3980;
	mov.b32 	%r1397, %f3983;
	mov.b32 	%r1398, %f3984;
	cvt.u64.u32 	%rd935, %r1398;
	cvt.u64.u32 	%rd936, %r1397;
	bfi.b64 	%rd937, %rd935, %rd936, 32, 32;
	shr.u64 	%rd1378, %rd937, 32;
	shl.b64 	%rd1377, %rd937, 32;
	mov.u64 	%rd1379, 1;

$L__BB0_463:
	or.b64  	%rd259, %rd1379, %rd1377;
	or.b64  	%rd260, %rd927, %rd1378;
	cvt.u32.u64 	%r1399, %rd1377;
	cvt.u32.u64 	%r1400, %rd1379;
	or.b32  	%r1401, %r1400, %r1399;
	setp.eq.s32 	%p623, %r1401, 0;
	@%p623 bra 	$L__BB0_465;

	mov.b64 	{%r1402, %r1403}, %rd260;
	mov.b64 	{%r1404, %r1405}, %rd259;
	mov.b32 	%f5587, %r1405;
	mov.b32 	%f5584, %r1402;

$L__BB0_466:
	mul.f32 	%f3985, %f660, %f5584;
	mul.f32 	%f3986, %f660, %f5587;
	setp.le.f32 	%p624, %f3986, %f3985;
	selp.f32 	%f3987, %f3986, %f3985, %p624;
	setp.ge.f32 	%p625, %f3986, %f3985;
	selp.f32 	%f3988, %f3986, %f3985, %p625;
	ld.global.f32 	%f3989, [%rd67+84];
	setp.gt.f32 	%p626, %f3988, %f3989;
	sub.f32 	%f3990, %f3988, %f3987;
	mul.f32 	%f3991, %f3990, 0f3F000000;
	ld.global.f32 	%f3992, [%rd67+88];
	setp.gt.f32 	%p627, %f3991, %f3992;
	or.pred  	%p838, %p626, %p627;

$L__BB0_467:
	selp.b32 	%r10, 0, %r10, %p838;

$L__BB0_468:
	mov.b32 	%f681, %r10;
	and.b16  	%rs31, %rs5, 3;
	setp.eq.s16 	%p628, %rs31, 1;
	@%p628 bra 	$L__BB0_488;

	setp.eq.s16 	%p629, %rs31, 2;
	@%p629 bra 	$L__BB0_472;

	setp.ne.s16 	%p630, %rs31, 3;
	@%p630 bra 	$L__BB0_503;

	mov.f32 	%f5616, 0f00000000;
	mov.f32 	%f5617, %f5616;
	mov.f32 	%f5618, %f5616;
	mov.f32 	%f5619, %f5616;
	bra.uni 	$L__BB0_535;

$L__BB0_472:
	mov.f32 	%f5300, 0f3102E308;
	mov.f32 	%f5299, 0fBF317218;
	mov.f32 	%f5298, 0f3FB8AA3B;
	mov.f32 	%f5297, 0f35BFBE8E;
	mov.f32 	%f5296, 0f3F317200;
	mov.f32 	%f5295, 0f3DAAAABD;
	mov.f32 	%f5294, 0f3C4CAF63;
	mov.f32 	%f5293, 0f3B18F0FE;
	ld.global.f32 	%f682, [%rd67+8];
	div.rn.f32 	%f4000, %f440, %f5549;
	div.rn.f32 	%f683, %f4000, %f440;
	ld.global.u32 	%r264, [%rd67+12];
	cvt.rn.f32.s32 	%f684, %r264;
	mul.f32 	%f4001, %f684, 0f3F000000;
	cvt.rzi.f32.f32 	%f4002, %f4001;
	add.f32 	%f4003, %f4002, %f4002;
	sub.f32 	%f4004, %f684, %f4003;
	abs.f32 	%f685, %f4004;
	abs.f32 	%f686, %f683;
	setp.lt.f32 	%p631, %f686, 0f00800000;
	mul.f32 	%f4005, %f686, 0f4B800000;
	selp.f32 	%f4006, %f4005, %f686, %p631;
	selp.f32 	%f4007, 0fC3170000, 0fC2FE0000, %p631;
	mov.b32 	%r1406, %f4006;
	and.b32  	%r1407, %r1406, 8388607;
	or.b32  	%r1408, %r1407, 1065353216;
	mov.b32 	%f4008, %r1408;
	shr.u32 	%r1409, %r1406, 23;
	cvt.rn.f32.u32 	%f4009, %r1409;
	add.f32 	%f4010, %f4007, %f4009;
	setp.gt.f32 	%p632, %f4008, 0f3FB504F3;
	mul.f32 	%f4011, %f4008, 0f3F000000;
	add.f32 	%f4012, %f4010, 0f3F800000;
	selp.f32 	%f4013, %f4012, %f4010, %p632;
	selp.f32 	%f4014, %f4011, %f4008, %p632;
	add.f32 	%f4015, %f4014, 0fBF800000;
	add.f32 	%f3998, %f4014, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3997,%f3998;
	// end inline asm
	add.f32 	%f4016, %f4015, %f4015;
	mul.f32 	%f4017, %f3997, %f4016;
	mul.f32 	%f4018, %f4017, %f4017;
	fma.rn.f32 	%f4021, %f5293, %f4018, %f5294;
	fma.rn.f32 	%f4023, %f4021, %f4018, %f5295;
	mul.rn.f32 	%f4024, %f4023, %f4018;
	mul.rn.f32 	%f4025, %f4024, %f4017;
	sub.f32 	%f4026, %f4015, %f4017;
	add.f32 	%f4027, %f4026, %f4026;
	neg.f32 	%f4028, %f4017;
	fma.rn.f32 	%f4029, %f4028, %f4015, %f4027;
	mul.rn.f32 	%f4030, %f3997, %f4029;
	add.f32 	%f4031, %f4025, %f4017;
	sub.f32 	%f4032, %f4017, %f4031;
	add.f32 	%f4033, %f4025, %f4032;
	add.f32 	%f4034, %f4030, %f4033;
	add.f32 	%f4035, %f4031, %f4034;
	sub.f32 	%f4036, %f4031, %f4035;
	add.f32 	%f4037, %f4034, %f4036;
	mul.rn.f32 	%f4039, %f4013, %f5296;
	mul.rn.f32 	%f4041, %f4013, %f5297;
	add.f32 	%f4042, %f4039, %f4035;
	sub.f32 	%f4043, %f4039, %f4042;
	add.f32 	%f4044, %f4035, %f4043;
	add.f32 	%f4045, %f4037, %f4044;
	add.f32 	%f4046, %f4041, %f4045;
	add.f32 	%f4047, %f4042, %f4046;
	sub.f32 	%f4048, %f4042, %f4047;
	add.f32 	%f4049, %f4046, %f4048;
	abs.f32 	%f687, %f684;
	setp.gt.f32 	%p633, %f687, 0f77F684DF;
	mul.f32 	%f4050, %f684, 0f39000000;
	selp.f32 	%f4051, %f4050, %f684, %p633;
	mul.rn.f32 	%f4052, %f4051, %f4047;
	neg.f32 	%f4053, %f4052;
	fma.rn.f32 	%f4054, %f4051, %f4047, %f4053;
	fma.rn.f32 	%f4055, %f4051, %f4049, %f4054;
	mov.f32 	%f4056, 0f00000000;
	fma.rn.f32 	%f4057, %f4056, %f4047, %f4055;
	add.rn.f32 	%f4058, %f4052, %f4057;
	neg.f32 	%f4059, %f4058;
	add.rn.f32 	%f4060, %f4052, %f4059;
	add.rn.f32 	%f4061, %f4060, %f4057;
	mov.b32 	%r1410, %f4058;
	setp.eq.s32 	%p634, %r1410, 1118925336;
	add.s32 	%r1411, %r1410, -1;
	mov.b32 	%f4062, %r1411;
	add.f32 	%f4063, %f4061, 0f37000000;
	selp.f32 	%f688, %f4063, %f4061, %p634;
	selp.f32 	%f4064, %f4062, %f4058, %p634;
	mul.rn.f32 	%f4066, %f4064, %f5298;
	cvt.rzi.f32.f32 	%f4067, %f4066;
	abs.f32 	%f4068, %f4067;
	setp.gt.f32 	%p635, %f4068, 0f42FC0000;
	mov.b32 	%r1412, %f4067;
	and.b32  	%r1413, %r1412, -2147483648;
	or.b32  	%r1414, %r1413, 1123811328;
	mov.b32 	%f4069, %r1414;
	selp.f32 	%f4070, %f4069, %f4067, %p635;
	fma.rn.f32 	%f4072, %f4070, %f5299, %f4064;
	fma.rn.f32 	%f4074, %f4070, %f5300, %f4072;
	mul.f32 	%f4075, %f4074, 0f3FB8AA3B;
	add.f32 	%f4076, %f4070, 0f4B40007F;
	mov.b32 	%r1415, %f4076;
	shl.b32 	%r1416, %r1415, 23;
	mov.b32 	%f4077, %r1416;
	ex2.approx.ftz.f32 	%f4078, %f4075;
	mul.f32 	%f689, %f4078, %f4077;
	setp.eq.f32 	%p636, %f689, 0f7F800000;
	mov.f32 	%f5589, 0f7F800000;
	@%p636 bra 	$L__BB0_474;

	fma.rn.f32 	%f5589, %f689, %f688, %f689;

$L__BB0_474:
	setp.lt.f32 	%p637, %f683, 0f00000000;
	setp.eq.f32 	%p638, %f685, 0f3F800000;
	and.pred  	%p16, %p637, %p638;
	setp.eq.f32 	%p639, %f683, 0f00000000;
	@%p639 bra 	$L__BB0_478;
	bra.uni 	$L__BB0_475;

$L__BB0_478:
	add.f32 	%f4082, %f683, %f683;
	mov.b32 	%r1419, %f4082;
	selp.b32 	%r1420, %r1419, 0, %p638;
	or.b32  	%r1421, %r1420, 2139095040;
	setp.lt.s32 	%p643, %r264, 0;
	selp.b32 	%r1422, %r1421, %r1420, %p643;
	mov.b32 	%f5591, %r1422;
	bra.uni 	$L__BB0_479;

$L__BB0_488:
	mul.f32 	%f5309, %f5533, %f5534;
	mov.f32 	%f5308, 0f3102E308;
	mov.f32 	%f5307, 0fBF317218;
	mov.f32 	%f5306, 0f3FB8AA3B;
	mov.f32 	%f5305, 0f35BFBE8E;
	mov.f32 	%f5304, 0f3F317200;
	mov.f32 	%f5303, 0f3DAAAABD;
	mov.f32 	%f5302, 0f3C4CAF63;
	mov.f32 	%f5301, 0f3B18F0FE;
	ld.global.u64 	%rd943, [%rd67+24];
	mul.wide.u32 	%rd944, %r8, 16;
	add.s64 	%rd945, %rd943, %rd944;
	ld.f32 	%f4126, [%rd945+8];
	mul.f32 	%f4127, %f681, 0f3F7FBE77;
	fma.rn.f32 	%f712, %f4127, %f681, 0f3A83126F;
	mul.f32 	%f4128, %f5549, %f5638;
	sub.f32 	%f713, %f4128, %f5309;
	ld.global.f32 	%f4129, [%rd67+16];
	mul.f32 	%f4130, %f4129, 0f3F2AAAAB;
	ld.global.f32 	%f4131, [%rd67+12];
	mul.f32 	%f4132, %f4126, %f4131;
	fma.rn.f32 	%f714, %f4126, %f4130, %f4132;
	mul.f32 	%f4133, %f5533, %f5533;
	fma.rn.f32 	%f715, %f5549, %f5549, %f4133;
	mul.f32 	%f4134, %f5533, %f5638;
	fma.rn.f32 	%f716, %f5549, %f5534, %f4134;
	mul.f32 	%f4135, %f5638, %f5638;
	fma.rn.f32 	%f717, %f5534, %f5534, %f4135;
	mul.f32 	%f718, %f4126, %f4129;
	mov.f32 	%f4136, 0fBF000000;
	cvt.rzi.f32.f32 	%f4137, %f4136;
	add.f32 	%f4138, %f4137, %f4137;
	mov.f32 	%f4139, 0fBF800000;
	sub.f32 	%f4140, %f4139, %f4138;
	abs.f32 	%f719, %f4140;
	abs.f32 	%f720, %f713;
	setp.lt.f32 	%p658, %f720, 0f00800000;
	mul.f32 	%f4141, %f720, 0f4B800000;
	selp.f32 	%f4142, %f4141, %f720, %p658;
	selp.f32 	%f4143, 0fC3170000, 0fC2FE0000, %p658;
	mov.b32 	%r1431, %f4142;
	and.b32  	%r1432, %r1431, 8388607;
	or.b32  	%r1433, %r1432, 1065353216;
	mov.b32 	%f4144, %r1433;
	shr.u32 	%r1434, %r1431, 23;
	cvt.rn.f32.u32 	%f4145, %r1434;
	add.f32 	%f4146, %f4143, %f4145;
	setp.gt.f32 	%p659, %f4144, 0f3FB504F3;
	mul.f32 	%f4147, %f4144, 0f3F000000;
	add.f32 	%f4148, %f4146, 0f3F800000;
	selp.f32 	%f4149, %f4148, %f4146, %p659;
	selp.f32 	%f4150, %f4147, %f4144, %p659;
	add.f32 	%f4151, %f4150, 0fBF800000;
	add.f32 	%f4124, %f4150, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4123,%f4124;
	// end inline asm
	add.f32 	%f4152, %f4151, %f4151;
	mul.f32 	%f4153, %f4123, %f4152;
	mul.f32 	%f4154, %f4153, %f4153;
	fma.rn.f32 	%f4157, %f5301, %f4154, %f5302;
	fma.rn.f32 	%f4159, %f4157, %f4154, %f5303;
	mul.rn.f32 	%f4160, %f4159, %f4154;
	mul.rn.f32 	%f4161, %f4160, %f4153;
	sub.f32 	%f4162, %f4151, %f4153;
	add.f32 	%f4163, %f4162, %f4162;
	neg.f32 	%f4164, %f4153;
	fma.rn.f32 	%f4165, %f4164, %f4151, %f4163;
	mul.rn.f32 	%f4166, %f4123, %f4165;
	add.f32 	%f4167, %f4161, %f4153;
	sub.f32 	%f4168, %f4153, %f4167;
	add.f32 	%f4169, %f4161, %f4168;
	add.f32 	%f4170, %f4166, %f4169;
	add.f32 	%f4171, %f4167, %f4170;
	sub.f32 	%f4172, %f4167, %f4171;
	add.f32 	%f4173, %f4170, %f4172;
	mul.rn.f32 	%f4175, %f4149, %f5304;
	mul.rn.f32 	%f4177, %f4149, %f5305;
	add.f32 	%f4178, %f4175, %f4171;
	sub.f32 	%f4179, %f4175, %f4178;
	add.f32 	%f4180, %f4171, %f4179;
	add.f32 	%f4181, %f4173, %f4180;
	add.f32 	%f4182, %f4177, %f4181;
	add.f32 	%f4183, %f4178, %f4182;
	sub.f32 	%f4184, %f4178, %f4183;
	add.f32 	%f4185, %f4182, %f4184;
	mul.rn.f32 	%f4186, %f4139, %f4183;
	neg.f32 	%f4187, %f4186;
	fma.rn.f32 	%f4188, %f4139, %f4183, %f4187;
	fma.rn.f32 	%f4189, %f4139, %f4185, %f4188;
	mov.f32 	%f4190, 0f00000000;
	fma.rn.f32 	%f4191, %f4190, %f4183, %f4189;
	add.rn.f32 	%f4192, %f4186, %f4191;
	neg.f32 	%f4193, %f4192;
	add.rn.f32 	%f4194, %f4186, %f4193;
	add.rn.f32 	%f4195, %f4194, %f4191;
	mov.b32 	%r1435, %f4192;
	setp.eq.s32 	%p660, %r1435, 1118925336;
	add.s32 	%r1436, %r1435, -1;
	mov.b32 	%f4196, %r1436;
	add.f32 	%f4197, %f4195, 0f37000000;
	selp.f32 	%f721, %f4197, %f4195, %p660;
	selp.f32 	%f4198, %f4196, %f4192, %p660;
	mul.rn.f32 	%f4200, %f4198, %f5306;
	cvt.rzi.f32.f32 	%f4201, %f4200;
	abs.f32 	%f4202, %f4201;
	setp.gt.f32 	%p661, %f4202, 0f42FC0000;
	mov.b32 	%r1437, %f4201;
	and.b32  	%r1438, %r1437, -2147483648;
	or.b32  	%r1439, %r1438, 1123811328;
	mov.b32 	%f4203, %r1439;
	selp.f32 	%f4204, %f4203, %f4201, %p661;
	fma.rn.f32 	%f4206, %f4204, %f5307, %f4198;
	fma.rn.f32 	%f4208, %f4204, %f5308, %f4206;
	mul.f32 	%f4209, %f4208, 0f3FB8AA3B;
	add.f32 	%f4210, %f4204, 0f4B40007F;
	mov.b32 	%r1440, %f4210;
	shl.b32 	%r1441, %r1440, 23;
	mov.b32 	%f4211, %r1441;
	ex2.approx.ftz.f32 	%f4212, %f4209;
	mul.f32 	%f722, %f4212, %f4211;
	setp.eq.f32 	%p662, %f722, 0f7F800000;
	mov.f32 	%f5592, 0f7F800000;
	@%p662 bra 	$L__BB0_490;

	fma.rn.f32 	%f5592, %f722, %f721, %f722;

$L__BB0_490:
	setp.lt.f32 	%p663, %f713, 0f00000000;
	setp.eq.f32 	%p664, %f719, 0f3F800000;
	and.pred  	%p17, %p663, %p664;
	setp.eq.f32 	%p665, %f713, 0f00000000;
	@%p665 bra 	$L__BB0_494;
	bra.uni 	$L__BB0_491;

$L__BB0_494:
	add.f32 	%f4217, %f713, %f713;
	mov.b32 	%r1444, %f4217;
	or.b32  	%r1445, %r1444, 2139095040;
	mov.b32 	%f4218, %r1445;
	selp.f32 	%f5594, %f4218, 0f7F800000, %p664;
	bra.uni 	$L__BB0_495;

$L__BB0_503:
	mul.f32 	%f5244, %f5533, %f5534;
	add.u64 	%rd1277, %SPL, 80;
	ld.global.u64 	%rd951, [%rd67+24];
	mul.wide.u32 	%rd952, %r8, 16;
	add.s64 	%rd953, %rd951, %rd952;
	ld.f32 	%f762, [%rd953+8];
	mul.f32 	%f4243, %f5549, %f5638;
	sub.f32 	%f763, %f4243, %f5244;
	ld.local.v4.f32 	{%f5549, %f4245, %f4246, %f4247}, [%rd1277];
	add.f32 	%f4249, %f4247, %f5549;
	mul.f32 	%f765, %f4249, 0f3F000000;
	sub.f32 	%f4250, %f5549, %f4247;
	mul.f32 	%f4251, %f4250, 0f3F000000;
	add.f32 	%f4254, %f4245, %f4246;
	mul.f32 	%f4255, %f4254, 0f3F000000;
	sub.f32 	%f4256, %f4245, %f4246;
	mul.f32 	%f766, %f4256, 0f3F000000;
	mul.f32 	%f4257, %f766, %f766;
	fma.rn.f32 	%f4258, %f765, %f765, %f4257;
	sqrt.rn.f32 	%f4259, %f4258;
	mul.f32 	%f4260, %f4255, %f4255;
	fma.rn.f32 	%f4261, %f4251, %f4251, %f4260;
	sqrt.rn.f32 	%f4262, %f4261;
	add.f32 	%f767, %f4259, %f4262;
	sub.f32 	%f768, %f4259, %f4262;
	abs.f32 	%f769, %f4251;
	abs.f32 	%f770, %f4255;
	setp.eq.f32 	%p674, %f769, 0f00000000;
	setp.eq.f32 	%p675, %f770, 0f00000000;
	and.pred  	%p676, %p674, %p675;
	mov.b32 	%r265, %f4251;
	mov.b32 	%r1448, %f4255;
	and.b32  	%r266, %r1448, -2147483648;
	@%p676 bra 	$L__BB0_507;
	bra.uni 	$L__BB0_504;

$L__BB0_507:
	shr.s32 	%r1453, %r265, 31;
	and.b32  	%r1454, %r1453, 1078530011;
	or.b32  	%r1455, %r1454, %r266;
	mov.b32 	%f5603, %r1455;
	bra.uni 	$L__BB0_508;

$L__BB0_504:
	setp.eq.f32 	%p677, %f769, 0f7F800000;
	setp.eq.f32 	%p678, %f770, 0f7F800000;
	and.pred  	%p679, %p677, %p678;
	@%p679 bra 	$L__BB0_506;
	bra.uni 	$L__BB0_505;

$L__BB0_506:
	setp.lt.s32 	%p683, %r265, 0;
	selp.b32 	%r1451, 1075235812, 1061752795, %p683;
	or.b32  	%r1452, %r1451, %r266;
	mov.b32 	%f5603, %r1452;
	bra.uni 	$L__BB0_508;

$L__BB0_475:
	mov.b32 	%r1417, %f5589;
	xor.b32  	%r1418, %r1417, -2147483648;
	mov.b32 	%f4079, %r1418;
	selp.f32 	%f5591, %f4079, %f5589, %p16;
	setp.geu.f32 	%p640, %f683, 0f00000000;
	@%p640 bra 	$L__BB0_479;

	cvt.rzi.f32.f32 	%f4080, %f684;
	setp.eq.f32 	%p641, %f4080, %f684;
	@%p641 bra 	$L__BB0_479;

	mov.f32 	%f5591, 0f7FFFFFFF;

$L__BB0_479:
	add.f32 	%f4083, %f686, %f687;
	mov.b32 	%r1423, %f4083;
	setp.lt.s32 	%p644, %r1423, 2139095040;
	@%p644 bra 	$L__BB0_486;

	setp.gtu.f32 	%p645, %f686, 0f7F800000;
	setp.gtu.f32 	%p646, %f687, 0f7F800000;
	or.pred  	%p647, %p645, %p646;
	@%p647 bra 	$L__BB0_485;
	bra.uni 	$L__BB0_481;

$L__BB0_485:
	add.f32 	%f5591, %f683, %f684;
	bra.uni 	$L__BB0_486;

$L__BB0_491:
	mov.b32 	%r1442, %f5592;
	xor.b32  	%r1443, %r1442, -2147483648;
	mov.b32 	%f4213, %r1443;
	selp.f32 	%f5594, %f4213, %f5592, %p17;
	setp.geu.f32 	%p666, %f713, 0f00000000;
	@%p666 bra 	$L__BB0_495;

	cvt.rzi.f32.f32 	%f4215, %f4139;
	setp.eq.f32 	%p667, %f4215, 0fBF800000;
	@%p667 bra 	$L__BB0_495;

	mov.f32 	%f5594, 0f7FFFFFFF;

$L__BB0_495:
	add.f32 	%f4219, %f720, 0f3F800000;
	mov.b32 	%r1446, %f4219;
	setp.lt.s32 	%p669, %r1446, 2139095040;
	@%p669 bra 	$L__BB0_500;

	setp.gtu.f32 	%p670, %f720, 0f7F800000;
	@%p670 bra 	$L__BB0_499;
	bra.uni 	$L__BB0_497;

$L__BB0_499:
	add.f32 	%f5594, %f713, 0fBF800000;
	bra.uni 	$L__BB0_500;

$L__BB0_481:
	setp.eq.f32 	%p648, %f687, 0f7F800000;
	@%p648 bra 	$L__BB0_484;
	bra.uni 	$L__BB0_482;

$L__BB0_484:
	setp.gt.f32 	%p651, %f686, 0f3F800000;
	selp.b32 	%r1427, 2139095040, 0, %p651;
	xor.b32  	%r1428, %r1427, 2139095040;
	setp.lt.s32 	%p652, %r264, 0;
	selp.b32 	%r1429, %r1428, %r1427, %p652;
	mov.b32 	%f4084, %r1429;
	setp.eq.f32 	%p653, %f683, 0fBF800000;
	selp.f32 	%f5591, 0f3F800000, %f4084, %p653;
	bra.uni 	$L__BB0_486;

$L__BB0_497:
	setp.neu.f32 	%p671, %f720, 0f7F800000;
	@%p671 bra 	$L__BB0_500;

	selp.f32 	%f5594, 0f80000000, 0f00000000, %p17;

$L__BB0_500:
	add.u64 	%rd1285, %SPL, 0;
	setp.eq.f32 	%p672, %f713, 0f3F800000;
	mov.u32 	%r1447, 1065353216;
	selp.f32 	%f4220, 0f3F800000, %f5594, %p672;
	mul.f32 	%f4221, %f718, %f4220;
	add.f32 	%f4222, %f715, 0f00000000;
	add.f32 	%f4223, %f4222, %f717;
	mul.f32 	%f4224, %f4223, 0f3F000000;
	sub.f32 	%f4225, %f715, %f4224;
	sub.f32 	%f4226, %f717, %f4224;
	mul.f32 	%f5595, %f4225, %f4221;
	mul.f32 	%f5596, %f716, %f4221;
	mul.f32 	%f5598, %f4226, %f4221;
	fma.rn.f32 	%f4227, %f713, %f713, 0fBF800000;
	mul.f32 	%f4228, %f714, 0f3F000000;
	mul.f32 	%f4229, %f4227, %f4228;
	add.u64 	%rd947, %SPL, 32;
	st.local.v4.f32 	[%rd947], {%f4190, %f4190, %f4190, %f4190};
	mov.u64 	%rd948, 0;
	st.local.v2.u64 	[%rd1285], {%rd948, %rd948};
	st.local.u32 	[%rd1285], %r1447;
	st.local.u32 	[%rd1285+12], %r1447;
	ld.local.v4.f32 	{%f4231, %f4232, %f4233, %f4234}, [%rd1285];
	mul.f32 	%f5599, %f4229, %f4231;
	mul.f32 	%f5600, %f4229, %f4232;
	mul.f32 	%f5601, %f4229, %f4233;
	mul.f32 	%f5602, %f4229, %f4234;
	setp.ltu.f32 	%p673, %f713, 0f3F800000;
	mov.f32 	%f5597, %f5596;
	@%p673 bra 	$L__BB0_502;

	add.f32 	%f5595, %f5595, %f5599;
	add.f32 	%f747, %f5596, %f5600;
	add.f32 	%f5597, %f5596, %f5601;
	add.f32 	%f5598, %f5598, %f5602;
	st.local.v4.f32 	[%rd947], {%f4190, %f4190, %f4190, %f4190};
	mov.f32 	%f5596, %f747;
	mov.f32 	%f5599, %f4190;
	mov.f32 	%f5600, %f4190;
	mov.f32 	%f5601, %f4190;
	mov.f32 	%f5602, %f4190;

$L__BB0_502:
	fma.rn.f32 	%f5616, %f712, %f5595, %f5599;
	fma.rn.f32 	%f5617, %f712, %f5596, %f5600;
	fma.rn.f32 	%f5618, %f712, %f5597, %f5601;
	fma.rn.f32 	%f5619, %f712, %f5598, %f5602;
	bra.uni 	$L__BB0_535;

$L__BB0_505:
	setp.lt.s32 	%p680, %r265, 0;
	min.f32 	%f4263, %f770, %f769;
	max.f32 	%f4264, %f770, %f769;
	div.rn.f32 	%f4265, %f4263, %f4264;
	mul.rn.f32 	%f4266, %f4265, %f4265;
	mov.f32 	%f4267, 0fC0B59883;
	mov.f32 	%f4268, 0fBF52C7EA;
	fma.rn.f32 	%f4269, %f4266, %f4268, %f4267;
	mov.f32 	%f4270, 0fC0D21907;
	fma.rn.f32 	%f4271, %f4269, %f4266, %f4270;
	mul.f32 	%f4272, %f4266, %f4271;
	mul.f32 	%f4273, %f4265, %f4272;
	add.f32 	%f4274, %f4266, 0f41355DC0;
	mov.f32 	%f4275, 0f41E6BD60;
	fma.rn.f32 	%f4276, %f4274, %f4266, %f4275;
	mov.f32 	%f4277, 0f419D92C8;
	fma.rn.f32 	%f4278, %f4276, %f4266, %f4277;
	rcp.rn.f32 	%f4279, %f4278;
	fma.rn.f32 	%f4280, %f4273, %f4279, %f4265;
	mov.f32 	%f4281, 0f3FC90FDB;
	sub.f32 	%f4282, %f4281, %f4280;
	setp.gt.f32 	%p681, %f770, %f769;
	selp.f32 	%f4283, %f4282, %f4280, %p681;
	mov.f32 	%f4284, 0f40490FDB;
	sub.f32 	%f4285, %f4284, %f4283;
	selp.f32 	%f4286, %f4285, %f4283, %p680;
	mov.b32 	%r1449, %f4286;
	or.b32  	%r1450, %r266, %r1449;
	mov.b32 	%f4287, %r1450;
	add.f32 	%f4288, %f769, %f770;
	setp.le.f32 	%p682, %f4288, 0f7F800000;
	selp.f32 	%f5603, %f4287, %f4288, %p682;

$L__BB0_508:
	abs.f32 	%f775, %f765;
	setp.eq.f32 	%p684, %f775, 0f00000000;
	abs.f32 	%f776, %f766;
	setp.eq.f32 	%p685, %f776, 0f00000000;
	and.pred  	%p686, %p684, %p685;
	mov.b32 	%r267, %f765;
	mov.b32 	%r1456, %f766;
	and.b32  	%r268, %r1456, -2147483648;
	@%p686 bra 	$L__BB0_512;
	bra.uni 	$L__BB0_509;

$L__BB0_512:
	shr.s32 	%r1461, %r267, 31;
	and.b32  	%r1462, %r1461, 1078530011;
	or.b32  	%r1463, %r1462, %r268;
	mov.b32 	%f5604, %r1463;
	bra.uni 	$L__BB0_513;

$L__BB0_509:
	setp.eq.f32 	%p687, %f775, 0f7F800000;
	setp.eq.f32 	%p688, %f776, 0f7F800000;
	and.pred  	%p689, %p687, %p688;
	@%p689 bra 	$L__BB0_511;
	bra.uni 	$L__BB0_510;

$L__BB0_511:
	setp.lt.s32 	%p693, %r267, 0;
	selp.b32 	%r1459, 1075235812, 1061752795, %p693;
	or.b32  	%r1460, %r1459, %r268;
	mov.b32 	%f5604, %r1460;
	bra.uni 	$L__BB0_513;

$L__BB0_510:
	setp.lt.s32 	%p690, %r267, 0;
	min.f32 	%f4289, %f776, %f775;
	max.f32 	%f4290, %f776, %f775;
	div.rn.f32 	%f4291, %f4289, %f4290;
	mul.rn.f32 	%f4292, %f4291, %f4291;
	mov.f32 	%f4293, 0fC0B59883;
	mov.f32 	%f4294, 0fBF52C7EA;
	fma.rn.f32 	%f4295, %f4292, %f4294, %f4293;
	mov.f32 	%f4296, 0fC0D21907;
	fma.rn.f32 	%f4297, %f4295, %f4292, %f4296;
	mul.f32 	%f4298, %f4292, %f4297;
	mul.f32 	%f4299, %f4291, %f4298;
	add.f32 	%f4300, %f4292, 0f41355DC0;
	mov.f32 	%f4301, 0f41E6BD60;
	fma.rn.f32 	%f4302, %f4300, %f4292, %f4301;
	mov.f32 	%f4303, 0f419D92C8;
	fma.rn.f32 	%f4304, %f4302, %f4292, %f4303;
	rcp.rn.f32 	%f4305, %f4304;
	fma.rn.f32 	%f4306, %f4299, %f4305, %f4291;
	mov.f32 	%f4307, 0f3FC90FDB;
	sub.f32 	%f4308, %f4307, %f4306;
	setp.gt.f32 	%p691, %f776, %f775;
	selp.f32 	%f4309, %f4308, %f4306, %p691;
	mov.f32 	%f4310, 0f40490FDB;
	sub.f32 	%f4311, %f4310, %f4309;
	selp.f32 	%f4312, %f4311, %f4309, %p690;
	mov.b32 	%r1457, %f4312;
	or.b32  	%r1458, %r268, %r1457;
	mov.b32 	%f4313, %r1458;
	add.f32 	%f4314, %f775, %f776;
	setp.le.f32 	%p692, %f4314, 0f7F800000;
	selp.f32 	%f5604, %f4313, %f4314, %p692;

$L__BB0_513:
	sub.f32 	%f4315, %f5604, %f5603;
	mul.f32 	%f781, %f4315, 0f3F000000;
	add.f32 	%f4316, %f5603, %f5604;
	mul.f32 	%f782, %f4316, 0f3F000000;
	mul.f32 	%f4317, %f781, 0f3F22F983;
	cvt.rni.s32.f32 	%r1793, %f4317;
	cvt.rn.f32.s32 	%f4318, %r1793;
	mov.f32 	%f4319, 0fBFC90FDA;
	fma.rn.f32 	%f4320, %f4318, %f4319, %f781;
	mov.f32 	%f4321, 0fB3A22168;
	fma.rn.f32 	%f4322, %f4318, %f4321, %f4320;
	mov.f32 	%f4323, 0fA7C234C5;
	fma.rn.f32 	%f5605, %f4318, %f4323, %f4322;
	abs.f32 	%f784, %f781;
	setp.leu.f32 	%p694, %f784, 0f47CE4780;
	@%p694 bra 	$L__BB0_521;

	setp.eq.f32 	%p695, %f784, 0f7F800000;
	@%p695 bra 	$L__BB0_520;
	bra.uni 	$L__BB0_515;

$L__BB0_520:
	mov.f32 	%f4326, 0f00000000;
	mul.rn.f32 	%f5605, %f781, %f4326;
	bra.uni 	$L__BB0_521;

$L__BB0_515:
	mov.b32 	%r270, %f781;
	bfe.u32 	%r1466, %r270, 23, 8;
	add.s32 	%r271, %r1466, -128;
	shl.b32 	%r1467, %r270, 8;
	or.b32  	%r272, %r1467, -2147483648;
	shr.u32 	%r273, %r271, 5;
	add.u64 	%rd957, %SP, 32;
	add.u64 	%rd1381, %SPL, 32;
	mov.u32 	%r1789, 0;
	mov.u64 	%rd1380, __cudart_i2opi_f;
	mov.u32 	%r1790, %r1789;

$L__BB0_516:
	.pragma "nounroll";
	mov.u32 	%r275, %r1790;
	ld.global.nc.u32 	%r1470, [%rd1380];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1468, %r1470, %r272, %r275;
	madc.hi.u32     %r1790, %r1470, %r272,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1381], %r1468;
	add.s64 	%rd1381, %rd1381, 4;
	add.s64 	%rd1380, %rd1380, 4;
	add.s32 	%r1789, %r1789, 1;
	setp.ne.s32 	%p696, %r1789, 6;
	@%p696 bra 	$L__BB0_516;

	mov.u32 	%r1475, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1473, %r1475, %r272, %r275;
	madc.hi.u32     %r1474, %r1475, %r272,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd959, %rd957;
	st.local.u32 	[%rd959+24], %r1474;
	mov.u32 	%r1478, 4;
	sub.s32 	%r278, %r1478, %r273;
	mov.u32 	%r1479, 6;
	sub.s32 	%r1480, %r1479, %r273;
	mul.wide.s32 	%rd960, %r1480, 4;
	add.s64 	%rd961, %rd959, %rd960;
	ld.local.u32 	%r1791, [%rd961];
	ld.local.u32 	%r1792, [%rd961+-4];
	and.b32  	%r281, %r271, 31;
	setp.eq.s32 	%p697, %r281, 0;
	@%p697 bra 	$L__BB0_519;

	mov.u32 	%r1481, 32;
	sub.s32 	%r1482, %r1481, %r281;
	shr.u32 	%r1483, %r1792, %r1482;
	shl.b32 	%r1484, %r1791, %r281;
	add.s32 	%r1791, %r1483, %r1484;
	mul.wide.s32 	%rd964, %r278, 4;
	add.s64 	%rd965, %rd959, %rd964;
	ld.local.u32 	%r1485, [%rd965];
	shr.u32 	%r1486, %r1485, %r1482;
	shl.b32 	%r1487, %r1792, %r281;
	add.s32 	%r1792, %r1486, %r1487;

$L__BB0_519:
	and.b32  	%r1488, %r270, -2147483648;
	shr.u32 	%r1489, %r1792, 30;
	shl.b32 	%r1490, %r1791, 2;
	or.b32  	%r1491, %r1489, %r1490;
	shr.u32 	%r1492, %r1491, 31;
	shr.u32 	%r1493, %r1791, 30;
	add.s32 	%r1494, %r1492, %r1493;
	neg.s32 	%r1495, %r1494;
	setp.eq.s32 	%p698, %r1488, 0;
	selp.b32 	%r1793, %r1494, %r1495, %p698;
	setp.ne.s32 	%p699, %r1492, 0;
	xor.b32  	%r1496, %r1488, -2147483648;
	selp.b32 	%r1497, %r1496, %r1488, %p699;
	selp.b32 	%r1498, -1, 0, %p699;
	xor.b32  	%r1499, %r1491, %r1498;
	shl.b32 	%r1500, %r1792, 2;
	xor.b32  	%r1501, %r1500, %r1498;
	cvt.u64.u32 	%rd966, %r1499;
	cvt.u64.u32 	%rd967, %r1501;
	bfi.b64 	%rd968, %rd966, %rd967, 32, 32;
	cvt.rn.f64.s64 	%fd23, %rd968;
	mul.f64 	%fd24, %fd23, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4324, %fd24;
	setp.eq.s32 	%p700, %r1497, 0;
	neg.f32 	%f4325, %f4324;
	selp.f32 	%f5605, %f4324, %f4325, %p700;

$L__BB0_521:
	mul.f32 	%f4327, %f782, 0f3F22F983;
	cvt.rni.s32.f32 	%r1798, %f4327;
	cvt.rn.f32.s32 	%f4328, %r1798;
	fma.rn.f32 	%f4330, %f4328, %f4319, %f782;
	fma.rn.f32 	%f4332, %f4328, %f4321, %f4330;
	fma.rn.f32 	%f5606, %f4328, %f4323, %f4332;
	abs.f32 	%f789, %f782;
	setp.leu.f32 	%p701, %f789, 0f47CE4780;
	@%p701 bra 	$L__BB0_529;

	setp.eq.f32 	%p702, %f789, 0f7F800000;
	@%p702 bra 	$L__BB0_528;
	bra.uni 	$L__BB0_523;

$L__BB0_528:
	mov.f32 	%f4336, 0f00000000;
	mul.rn.f32 	%f5606, %f782, %f4336;
	bra.uni 	$L__BB0_529;

$L__BB0_523:
	mov.b32 	%r289, %f782;
	bfe.u32 	%r1504, %r289, 23, 8;
	add.s32 	%r290, %r1504, -128;
	shl.b32 	%r1505, %r289, 8;
	or.b32  	%r291, %r1505, -2147483648;
	shr.u32 	%r292, %r290, 5;
	add.u64 	%rd970, %SP, 32;
	add.u64 	%rd1383, %SPL, 32;
	mov.u32 	%r1794, 0;
	mov.u64 	%rd1382, __cudart_i2opi_f;
	mov.u32 	%r1795, %r1794;

$L__BB0_524:
	.pragma "nounroll";
	mov.u32 	%r294, %r1795;
	ld.global.nc.u32 	%r1508, [%rd1382];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1506, %r1508, %r291, %r294;
	madc.hi.u32     %r1795, %r1508, %r291,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1383], %r1506;
	add.s64 	%rd1383, %rd1383, 4;
	add.s64 	%rd1382, %rd1382, 4;
	add.s32 	%r1794, %r1794, 1;
	setp.ne.s32 	%p703, %r1794, 6;
	@%p703 bra 	$L__BB0_524;

	mov.u32 	%r1513, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1511, %r1513, %r291, %r294;
	madc.hi.u32     %r1512, %r1513, %r291,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd972, %rd970;
	st.local.u32 	[%rd972+24], %r1512;
	mov.u32 	%r1516, 4;
	sub.s32 	%r297, %r1516, %r292;
	mov.u32 	%r1517, 6;
	sub.s32 	%r1518, %r1517, %r292;
	mul.wide.s32 	%rd973, %r1518, 4;
	add.s64 	%rd974, %rd972, %rd973;
	ld.local.u32 	%r1796, [%rd974];
	ld.local.u32 	%r1797, [%rd974+-4];
	and.b32  	%r300, %r290, 31;
	setp.eq.s32 	%p704, %r300, 0;
	@%p704 bra 	$L__BB0_527;

	mov.u32 	%r1519, 32;
	sub.s32 	%r1520, %r1519, %r300;
	shr.u32 	%r1521, %r1797, %r1520;
	shl.b32 	%r1522, %r1796, %r300;
	add.s32 	%r1796, %r1521, %r1522;
	mul.wide.s32 	%rd977, %r297, 4;
	add.s64 	%rd978, %rd972, %rd977;
	ld.local.u32 	%r1523, [%rd978];
	shr.u32 	%r1524, %r1523, %r1520;
	shl.b32 	%r1525, %r1797, %r300;
	add.s32 	%r1797, %r1524, %r1525;

$L__BB0_527:
	and.b32  	%r1526, %r289, -2147483648;
	shr.u32 	%r1527, %r1797, 30;
	shl.b32 	%r1528, %r1796, 2;
	or.b32  	%r1529, %r1527, %r1528;
	shr.u32 	%r1530, %r1529, 31;
	shr.u32 	%r1531, %r1796, 30;
	add.s32 	%r1532, %r1530, %r1531;
	neg.s32 	%r1533, %r1532;
	setp.eq.s32 	%p705, %r1526, 0;
	selp.b32 	%r1798, %r1532, %r1533, %p705;
	setp.ne.s32 	%p706, %r1530, 0;
	xor.b32  	%r1534, %r1526, -2147483648;
	selp.b32 	%r1535, %r1534, %r1526, %p706;
	selp.b32 	%r1536, -1, 0, %p706;
	xor.b32  	%r1537, %r1529, %r1536;
	shl.b32 	%r1538, %r1797, 2;
	xor.b32  	%r1539, %r1538, %r1536;
	cvt.u64.u32 	%rd979, %r1537;
	cvt.u64.u32 	%rd980, %r1539;
	bfi.b64 	%rd981, %rd979, %rd980, 32, 32;
	cvt.rn.f64.s64 	%fd25, %rd981;
	mul.f64 	%fd26, %fd25, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4334, %fd26;
	setp.eq.s32 	%p707, %r1535, 0;
	neg.f32 	%f4335, %f4334;
	selp.f32 	%f5606, %f4334, %f4335, %p707;

$L__BB0_529:
	mov.f32 	%f5202, 0f3F800000;
	setp.lt.f32 	%p708, %f768, 0f00000000;
	mov.f32 	%f4337, 0f00000000;
	selp.f32 	%f4338, 0fBF800000, 0f3F800000, %p708;
	mul.f32 	%f4340, %f5605, %f5605;
	mov.f32 	%f4341, 0fBAB607ED;
	mov.f32 	%f4342, 0f37CBAC00;
	fma.rn.f32 	%f4343, %f4342, %f4340, %f4341;
	mov.f32 	%f4344, 0f3D2AAABB;
	fma.rn.f32 	%f4345, %f4343, %f4340, %f4344;
	mov.f32 	%f4346, 0fBEFFFFFF;
	fma.rn.f32 	%f4347, %f4345, %f4340, %f4346;
	fma.rn.f32 	%f4348, %f4347, %f4340, %f5202;
	mov.f32 	%f4349, 0f3C0885E4;
	mov.f32 	%f4350, 0fB94D4153;
	fma.rn.f32 	%f4351, %f4350, %f4340, %f4349;
	mov.f32 	%f4352, 0fBE2AAAA8;
	fma.rn.f32 	%f4353, %f4351, %f4340, %f4352;
	fma.rn.f32 	%f4354, %f4340, %f5605, %f4337;
	fma.rn.f32 	%f4355, %f4353, %f4354, %f5605;
	and.b32  	%r1540, %r1793, 1;
	setp.eq.b32 	%p709, %r1540, 1;
	selp.f32 	%f4356, %f4348, %f4355, %p709;
	selp.f32 	%f4357, %f4355, %f4348, %p709;
	neg.f32 	%f4358, %f4356;
	and.b32  	%r1541, %r1793, 2;
	setp.eq.s32 	%p710, %r1541, 0;
	selp.f32 	%f4359, %f4356, %f4358, %p710;
	neg.f32 	%f4360, %f4357;
	add.s32 	%r1542, %r1793, 1;
	and.b32  	%r1543, %r1542, 2;
	setp.eq.s32 	%p711, %r1543, 0;
	selp.f32 	%f4361, %f4357, %f4360, %p711;
	mul.f32 	%f4362, %f5606, %f5606;
	fma.rn.f32 	%f4363, %f4342, %f4362, %f4341;
	fma.rn.f32 	%f4364, %f4363, %f4362, %f4344;
	fma.rn.f32 	%f4365, %f4364, %f4362, %f4346;
	fma.rn.f32 	%f4366, %f4365, %f4362, %f5202;
	fma.rn.f32 	%f4367, %f4362, %f5606, %f4337;
	fma.rn.f32 	%f4368, %f4350, %f4362, %f4349;
	fma.rn.f32 	%f4369, %f4368, %f4362, %f4352;
	fma.rn.f32 	%f4370, %f4369, %f4367, %f5606;
	and.b32  	%r1544, %r1798, 1;
	setp.eq.b32 	%p712, %r1544, 1;
	selp.f32 	%f4371, %f4366, %f4370, %p712;
	selp.f32 	%f4372, %f4370, %f4366, %p712;
	and.b32  	%r1545, %r1798, 2;
	setp.eq.s32 	%p713, %r1545, 0;
	neg.f32 	%f4373, %f4371;
	selp.f32 	%f4374, %f4371, %f4373, %p713;
	add.s32 	%r1546, %r1798, 1;
	and.b32  	%r1547, %r1546, 2;
	setp.eq.s32 	%p714, %r1547, 0;
	neg.f32 	%f4375, %f4372;
	selp.f32 	%f4376, %f4372, %f4375, %p714;
	mov.b32 	%r1548, %f4376;
	neg.f32 	%f4377, %f4374;
	mov.b32 	%r1549, %f4374;
	cvt.u64.u32 	%rd982, %r1549;
	mov.b32 	%r1550, %f4377;
	cvt.u64.u32 	%rd983, %r1550;
	cvt.u64.u32 	%rd984, %r1548;
	bfi.b64 	%rd985, %rd984, %rd983, 32, 32;
	mov.b64 	{%r1551, %r1552}, %rd985;
	bfi.b64 	%rd986, %rd982, %rd984, 32, 32;
	mov.b64 	{%r1553, %r1554}, %rd986;
	mul.f32 	%f4378, %f4338, %f4359;
	mov.b32 	%r1555, %f4378;
	cvt.u64.u32 	%rd987, %r1555;
	mov.b32 	%r1556, %f4361;
	cvt.u64.u32 	%rd988, %r1556;
	neg.f32 	%f4379, %f4359;
	mov.b32 	%r1557, %f4379;
	mul.f32 	%f4380, %f4338, %f4361;
	mov.b32 	%r1558, %f4380;
	cvt.u64.u32 	%rd989, %r1558;
	cvt.u64.u32 	%rd990, %r1557;
	bfi.b64 	%rd991, %rd989, %rd990, 32, 32;
	mov.b64 	{%r1559, %r1560}, %rd991;
	bfi.b64 	%rd992, %rd987, %rd988, 32, 32;
	mov.b64 	{%r1561, %r1562}, %rd992;
	add.f32 	%f793, %f767, 0fBF800000;
	fma.rn.f32 	%f794, %f768, %f4338, 0fBF800000;
	mov.b32 	%f795, %r1553;
	mov.b32 	%f796, %r1554;
	mov.b32 	%f797, %r1551;
	mov.b32 	%f798, %r1552;
	mov.b32 	%f799, %r1561;
	mov.b32 	%f800, %r1562;
	mov.b32 	%f801, %r1559;
	mov.b32 	%f802, %r1560;
	add.f32 	%f803, %f763, 0fBF800000;
	setp.eq.f32 	%p715, %f681, 0f3F800000;
	@%p715 bra 	$L__BB0_534;
	bra.uni 	$L__BB0_530;

$L__BB0_534:
	add.u64 	%rd1281, %SPL, 0;
	ld.global.f32 	%f4442, [%rd67+20];
	add.f32 	%f4443, %f4442, %f4442;
	mul.f32 	%f4444, %f762, %f4443;
	mul.f32 	%f4445, %f793, %f795;
	mul.f32 	%f4446, %f793, %f796;
	mul.f32 	%f4447, %f794, %f797;
	mul.f32 	%f4448, %f800, %f4447;
	fma.rn.f32 	%f4449, %f799, %f4445, %f4448;
	mul.f32 	%f4450, %f794, %f798;
	mul.f32 	%f4451, %f800, %f4450;
	fma.rn.f32 	%f4452, %f799, %f4446, %f4451;
	mul.f32 	%f4453, %f802, %f4447;
	fma.rn.f32 	%f4454, %f801, %f4445, %f4453;
	mul.f32 	%f4455, %f802, %f4450;
	fma.rn.f32 	%f4456, %f801, %f4446, %f4455;
	mul.f32 	%f4457, %f4449, %f4444;
	mul.f32 	%f4458, %f4452, %f4444;
	mul.f32 	%f4459, %f4454, %f4444;
	mul.f32 	%f4460, %f4456, %f4444;
	mul.f32 	%f4461, %f5533, %f4459;
	fma.rn.f32 	%f4462, %f5549, %f4457, %f4461;
	mul.f32 	%f4463, %f5533, %f4460;
	fma.rn.f32 	%f4464, %f5549, %f4458, %f4463;
	mul.f32 	%f4465, %f4459, %f5638;
	fma.rn.f32 	%f4466, %f4457, %f5534, %f4465;
	mul.f32 	%f4467, %f4460, %f5638;
	fma.rn.f32 	%f4468, %f4458, %f5534, %f4467;
	ld.global.f32 	%f4469, [%rd67+16];
	mul.f32 	%f4470, %f762, %f4469;
	mul.f32 	%f4471, %f803, %f4470;
	mul.f32 	%f4472, %f763, %f4471;
	add.u64 	%rd997, %SPL, 32;
	mov.u64 	%rd998, 0;
	st.local.v2.u64 	[%rd997], {%rd998, %rd998};
	mov.u32 	%r1564, 1065353216;
	st.local.u32 	[%rd997], %r1564;
	st.local.u32 	[%rd997+12], %r1564;
	ld.local.v4.f32 	{%f4473, %f4474, %f4475, %f4476}, [%rd997];
	fma.rn.f32 	%f5619, %f4472, %f4476, %f4468;
	fma.rn.f32 	%f5618, %f4472, %f4475, %f4466;
	fma.rn.f32 	%f5617, %f4472, %f4474, %f4464;
	fma.rn.f32 	%f5616, %f4472, %f4473, %f4462;
	st.local.v4.f32 	[%rd1281], {%f5616, %f5617, %f5618, %f5619};
	bra.uni 	$L__BB0_535;

$L__BB0_530:
	add.u64 	%rd1279, %SPL, 0;
	ld.global.f32 	%f4381, [%rd67+20];
	add.f32 	%f4382, %f4381, %f4381;
	mul.f32 	%f4383, %f762, %f4382;
	max.f32 	%f4385, %f793, %f4337;
	mul.f32 	%f4386, %f795, %f4385;
	mul.f32 	%f4387, %f796, %f4385;
	max.f32 	%f4388, %f794, %f4337;
	mul.f32 	%f4389, %f797, %f4388;
	mul.f32 	%f4390, %f798, %f4388;
	mul.f32 	%f4391, %f800, %f4389;
	fma.rn.f32 	%f4392, %f799, %f4386, %f4391;
	mul.f32 	%f4393, %f800, %f4390;
	fma.rn.f32 	%f4394, %f799, %f4387, %f4393;
	mul.f32 	%f4395, %f802, %f4389;
	fma.rn.f32 	%f4396, %f801, %f4386, %f4395;
	mul.f32 	%f4397, %f802, %f4390;
	fma.rn.f32 	%f4398, %f801, %f4387, %f4397;
	mul.f32 	%f4399, %f4392, %f4383;
	mul.f32 	%f4400, %f4394, %f4383;
	mul.f32 	%f4401, %f4396, %f4383;
	mul.f32 	%f4402, %f4398, %f4383;
	mul.f32 	%f4403, %f5533, %f4401;
	fma.rn.f32 	%f5607, %f5549, %f4399, %f4403;
	mul.f32 	%f4404, %f5533, %f4402;
	fma.rn.f32 	%f5608, %f5549, %f4400, %f4404;
	mul.f32 	%f4405, %f4401, %f5638;
	fma.rn.f32 	%f5609, %f4399, %f5534, %f4405;
	mul.f32 	%f4406, %f4402, %f5638;
	fma.rn.f32 	%f5610, %f4400, %f5534, %f4406;
	min.f32 	%f4407, %f793, %f4337;
	mul.f32 	%f4408, %f795, %f4407;
	mul.f32 	%f4409, %f796, %f4407;
	min.f32 	%f4410, %f794, %f4337;
	mul.f32 	%f4411, %f797, %f4410;
	mul.f32 	%f4412, %f798, %f4410;
	mul.f32 	%f4413, %f800, %f4411;
	fma.rn.f32 	%f4414, %f799, %f4408, %f4413;
	mul.f32 	%f4415, %f800, %f4412;
	fma.rn.f32 	%f4416, %f799, %f4409, %f4415;
	mul.f32 	%f4417, %f802, %f4411;
	fma.rn.f32 	%f4418, %f801, %f4408, %f4417;
	mul.f32 	%f4419, %f802, %f4412;
	fma.rn.f32 	%f4420, %f801, %f4409, %f4419;
	mul.f32 	%f4421, %f4383, %f4414;
	mul.f32 	%f4422, %f4383, %f4416;
	mul.f32 	%f4423, %f4383, %f4418;
	mul.f32 	%f4424, %f4383, %f4420;
	mul.f32 	%f4425, %f5533, %f4423;
	fma.rn.f32 	%f5611, %f5549, %f4421, %f4425;
	mul.f32 	%f4426, %f5533, %f4424;
	fma.rn.f32 	%f5612, %f5549, %f4422, %f4426;
	mul.f32 	%f4427, %f4423, %f5638;
	fma.rn.f32 	%f5613, %f4421, %f5534, %f4427;
	mul.f32 	%f4428, %f4424, %f5638;
	fma.rn.f32 	%f5614, %f4422, %f5534, %f4428;
	ld.global.f32 	%f4429, [%rd67+16];
	mul.f32 	%f4430, %f762, %f4429;
	mul.f32 	%f4431, %f803, %f4430;
	mul.f32 	%f4432, %f763, %f4431;
	add.u64 	%rd994, %SPL, 32;
	st.local.v4.f32 	[%rd994], {%f4337, %f4337, %f4337, %f4337};
	mov.u64 	%rd995, 0;
	st.local.v2.u64 	[%rd1279], {%rd995, %rd995};
	mov.u32 	%r1563, 1065353216;
	st.local.u32 	[%rd1279], %r1563;
	st.local.u32 	[%rd1279+12], %r1563;
	ld.local.v4.f32 	{%f4433, %f4434, %f4435, %f4436}, [%rd1279];
	mul.f32 	%f812, %f4432, %f4433;
	mul.f32 	%f813, %f4432, %f4434;
	mul.f32 	%f814, %f4432, %f4435;
	mul.f32 	%f815, %f4432, %f4436;
	setp.lt.f32 	%p716, %f763, 0f3F800000;
	@%p716 bra 	$L__BB0_532;
	bra.uni 	$L__BB0_531;

$L__BB0_532:
	add.f32 	%f5611, %f5611, %f812;
	add.f32 	%f5612, %f5612, %f813;
	add.f32 	%f5613, %f5613, %f814;
	add.f32 	%f5614, %f5614, %f815;
	bra.uni 	$L__BB0_533;

$L__BB0_531:
	add.f32 	%f5607, %f5607, %f812;
	add.f32 	%f5608, %f5608, %f813;
	add.f32 	%f5609, %f5609, %f814;
	add.f32 	%f5610, %f5610, %f815;

$L__BB0_533:
	ld.global.u8 	%rs32, [%rd67+8];
	setp.ne.s16 	%p717, %rs32, 0;
	setp.eq.f32 	%p718, %f681, 0f00000000;
	and.pred  	%p719, %p718, %p717;
	selp.f32 	%f4441, 0f00000000, 0f3F800000, %p719;
	fma.rn.f32 	%f5616, %f5607, %f4441, %f5611;
	fma.rn.f32 	%f5617, %f5608, %f4441, %f5612;
	fma.rn.f32 	%f5618, %f5609, %f4441, %f5613;
	fma.rn.f32 	%f5619, %f5610, %f4441, %f5614;
	bra.uni 	$L__BB0_535;

$L__BB0_482:
	setp.neu.f32 	%p649, %f686, 0f7F800000;
	@%p649 bra 	$L__BB0_486;

	setp.gt.s32 	%p650, %r264, -1;
	selp.b32 	%r1424, 2139095040, 0, %p650;
	or.b32  	%r1425, %r1424, -2147483648;
	selp.b32 	%r1426, %r1425, %r1424, %p16;
	mov.b32 	%f5591, %r1426;

$L__BB0_486:
	add.u64 	%rd1283, %SPL, 0;
	setp.eq.s32 	%p654, %r264, 0;
	setp.eq.f32 	%p655, %f683, 0f3F800000;
	mov.u32 	%r1430, 1065353216;
	or.pred  	%p656, %p655, %p654;
	add.f32 	%f4085, %f5591, 0fBF800000;
	selp.f32 	%f4086, 0f00000000, %f4085, %p656;
	mul.f32 	%f4087, %f682, %f4086;
	ld.global.f32 	%f4088, [%rd67+20];
	neg.f32 	%f4089, %f4088;
	max.f32 	%f4090, %f4087, %f4089;
	mul.f32 	%f4091, %f5535, %f4090;
	neg.f32 	%f4092, %f4091;
	add.u64 	%rd939, %SPL, 32;
	st.local.v4.f32 	[%rd939], {%f4056, %f4056, %f4056, %f4056};
	mov.u64 	%rd940, 0;
	st.local.v2.u64 	[%rd1283], {%rd940, %rd940};
	st.local.u32 	[%rd1283], %r1430;
	st.local.u32 	[%rd1283+12], %r1430;
	ld.local.v4.f32 	{%f4094, %f4095, %f4096, %f4097}, [%rd1283];
	mul.f32 	%f5616, %f4094, %f4092;
	mul.f32 	%f5617, %f4095, %f4092;
	mul.f32 	%f5618, %f4096, %f4092;
	mul.f32 	%f5619, %f4097, %f4092;
	ld.global.f32 	%f707, [%rd67+16];
	setp.eq.f32 	%p657, %f707, 0f00000000;
	@%p657 bra 	$L__BB0_535;

	add.f32 	%f4102, %f5536, %f5536;
	add.f32 	%f4103, %f5538, %f5537;
	add.f32 	%f4104, %f5539, %f5539;
	mul.f32 	%f4105, %f4103, 0f3F000000;
	mul.f32 	%f4106, %f4104, 0f3F000000;
	mul.f32 	%f4107, %f4102, 0f3F000000;
	add.f32 	%f4108, %f4107, 0f00000000;
	add.f32 	%f4109, %f4106, %f4108;
	mul.f32 	%f4110, %f4109, 0f3F000000;
	st.local.v4.f32 	[%rd939], {%f4107, %f4105, %f4105, %f4106};
	sub.f32 	%f4111, %f4107, %f4110;
	st.local.f32 	[%rd939], %f4111;
	sub.f32 	%f4112, %f4106, %f4110;
	st.local.f32 	[%rd939+12], %f4112;
	ld.local.v4.f32 	{%f4113, %f4114, %f4115, %f4116}, [%rd939];
	add.f32 	%f4117, %f707, %f707;
	mul.f32 	%f4118, %f5535, %f4117;
	fma.rn.f32 	%f5616, %f4118, %f4113, %f5616;
	fma.rn.f32 	%f5617, %f4118, %f4114, %f5617;
	fma.rn.f32 	%f5618, %f4118, %f4115, %f5618;
	fma.rn.f32 	%f5619, %f4118, %f4116, %f5619;

$L__BB0_535:
	mov.f32 	%f5252, 0f3102E308;
	mov.f32 	%f5251, 0fBF317218;
	mov.f32 	%f5250, 0f3FB8AA3B;
	mov.f32 	%f5249, 0f35BFBE8E;
	mov.f32 	%f5248, 0f3F317200;
	mov.f32 	%f5247, 0f3DAAAABD;
	mov.f32 	%f5246, 0f3C4CAF63;
	mov.f32 	%f5245, 0f3B18F0FE;
	ld.param.f32 	%f5216, [g2p2g_param_11];
	mov.f32 	%f5177, 0f3FC00000;
	div.rn.f32 	%f4484, %f115, %f5216;
	mov.b32 	%r1565, %f4484;
	and.b32  	%r1566, %r1565, -2147483648;
	or.b32  	%r1567, %r1566, 1056964608;
	mov.b32 	%f4485, %r1567;
	add.rz.f32 	%f4486, %f4484, %f4485;
	cvt.rzi.f32.f32 	%f853, %f4486;
	div.rn.f32 	%f4487, %f116, %f5216;
	mov.b32 	%r1568, %f4487;
	and.b32  	%r1569, %r1568, -2147483648;
	or.b32  	%r1570, %r1569, 1056964608;
	mov.b32 	%f4488, %r1570;
	add.rz.f32 	%f4489, %f4487, %f4488;
	cvt.rzi.f32.f32 	%f854, %f4489;
	add.f32 	%f4490, %f853, 0fBF800000;
	add.f32 	%f4491, %f854, 0fBF800000;
	mul.f32 	%f4492, %f5216, %f4490;
	mul.f32 	%f4493, %f5216, %f4491;
	sub.f32 	%f855, %f4492, %f115;
	sub.f32 	%f856, %f4493, %f116;
	neg.f32 	%f4494, %f855;
	div.rn.f32 	%f857, %f4494, %f5216;
	sub.f32 	%f858, %f5177, %f857;
	abs.f32 	%f859, %f858;
	setp.lt.f32 	%p720, %f859, 0f00800000;
	mul.f32 	%f4496, %f859, 0f4B800000;
	selp.f32 	%f4497, %f4496, %f859, %p720;
	selp.f32 	%f4498, 0fC3170000, 0fC2FE0000, %p720;
	mov.b32 	%r1571, %f4497;
	and.b32  	%r1572, %r1571, 8388607;
	or.b32  	%r1573, %r1572, 1065353216;
	mov.b32 	%f4499, %r1573;
	shr.u32 	%r1574, %r1571, 23;
	cvt.rn.f32.u32 	%f4500, %r1574;
	add.f32 	%f4501, %f4498, %f4500;
	setp.gt.f32 	%p721, %f4499, 0f3FB504F3;
	mul.f32 	%f4502, %f4499, 0f3F000000;
	add.f32 	%f4503, %f4501, 0f3F800000;
	selp.f32 	%f4504, %f4503, %f4501, %p721;
	selp.f32 	%f4505, %f4502, %f4499, %p721;
	add.f32 	%f4506, %f4505, 0fBF800000;
	add.f32 	%f4482, %f4505, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4481,%f4482;
	// end inline asm
	add.f32 	%f4507, %f4506, %f4506;
	mul.f32 	%f4509, %f4481, %f4507;
	mul.f32 	%f4510, %f4509, %f4509;
	fma.rn.f32 	%f4513, %f5245, %f4510, %f5246;
	fma.rn.f32 	%f4515, %f4513, %f4510, %f5247;
	mul.rn.f32 	%f4516, %f4515, %f4510;
	mul.rn.f32 	%f4517, %f4516, %f4509;
	sub.f32 	%f4518, %f4506, %f4509;
	add.f32 	%f4519, %f4518, %f4518;
	neg.f32 	%f4520, %f4509;
	fma.rn.f32 	%f4521, %f4520, %f4506, %f4519;
	mul.rn.f32 	%f4522, %f4481, %f4521;
	add.f32 	%f4523, %f4517, %f4509;
	sub.f32 	%f4524, %f4509, %f4523;
	add.f32 	%f4525, %f4517, %f4524;
	add.f32 	%f4526, %f4522, %f4525;
	add.f32 	%f4527, %f4523, %f4526;
	sub.f32 	%f4528, %f4523, %f4527;
	add.f32 	%f4529, %f4526, %f4528;
	mul.rn.f32 	%f4531, %f4504, %f5248;
	mul.rn.f32 	%f4533, %f4504, %f5249;
	add.f32 	%f4534, %f4531, %f4527;
	sub.f32 	%f4535, %f4531, %f4534;
	add.f32 	%f4536, %f4527, %f4535;
	add.f32 	%f4537, %f4529, %f4536;
	add.f32 	%f4538, %f4533, %f4537;
	add.f32 	%f4539, %f4534, %f4538;
	sub.f32 	%f4540, %f4534, %f4539;
	add.f32 	%f4541, %f4538, %f4540;
	mul.rn.f32 	%f4542, %f1010, %f4539;
	neg.f32 	%f4543, %f4542;
	fma.rn.f32 	%f4544, %f1010, %f4539, %f4543;
	fma.rn.f32 	%f4545, %f1010, %f4541, %f4544;
	mov.f32 	%f4546, 0f00000000;
	fma.rn.f32 	%f4547, %f4546, %f4539, %f4545;
	add.rn.f32 	%f4548, %f4542, %f4547;
	neg.f32 	%f4549, %f4548;
	add.rn.f32 	%f4550, %f4542, %f4549;
	add.rn.f32 	%f4551, %f4550, %f4547;
	mov.b32 	%r1575, %f4548;
	setp.eq.s32 	%p722, %r1575, 1118925336;
	add.s32 	%r1576, %r1575, -1;
	mov.b32 	%f4552, %r1576;
	add.f32 	%f4553, %f4551, 0f37000000;
	selp.f32 	%f860, %f4553, %f4551, %p722;
	selp.f32 	%f4554, %f4552, %f4548, %p722;
	mul.rn.f32 	%f4556, %f4554, %f5250;
	cvt.rzi.f32.f32 	%f4557, %f4556;
	abs.f32 	%f4558, %f4557;
	setp.gt.f32 	%p723, %f4558, 0f42FC0000;
	mov.b32 	%r1577, %f4557;
	and.b32  	%r1578, %r1577, -2147483648;
	or.b32  	%r1579, %r1578, 1123811328;
	mov.b32 	%f4559, %r1579;
	selp.f32 	%f4560, %f4559, %f4557, %p723;
	fma.rn.f32 	%f4562, %f4560, %f5251, %f4554;
	fma.rn.f32 	%f4564, %f4560, %f5252, %f4562;
	mul.f32 	%f4565, %f4564, 0f3FB8AA3B;
	add.f32 	%f4566, %f4560, 0f4B40007F;
	mov.b32 	%r1580, %f4566;
	shl.b32 	%r1581, %r1580, 23;
	mov.b32 	%f4567, %r1581;
	ex2.approx.ftz.f32 	%f4568, %f4565;
	mul.f32 	%f861, %f4568, %f4567;
	setp.eq.f32 	%p724, %f861, 0f7F800000;
	mov.f32 	%f5620, 0f7F800000;
	@%p724 bra 	$L__BB0_537;

	fma.rn.f32 	%f5620, %f861, %f860, %f861;

$L__BB0_537:
	setp.lt.f32 	%p725, %f858, 0f00000000;
	and.pred  	%p18, %p725, %p55;
	setp.eq.f32 	%p727, %f858, 0f00000000;
	@%p727 bra 	$L__BB0_541;
	bra.uni 	$L__BB0_538;

$L__BB0_541:
	add.f32 	%f4573, %f858, %f858;
	selp.f32 	%f5622, %f4573, 0f00000000, %p55;
	bra.uni 	$L__BB0_542;

$L__BB0_538:
	mov.b32 	%r1582, %f5620;
	xor.b32  	%r1583, %r1582, -2147483648;
	mov.b32 	%f4569, %r1583;
	selp.f32 	%f5622, %f4569, %f5620, %p18;
	setp.geu.f32 	%p728, %f858, 0f00000000;
	@%p728 bra 	$L__BB0_542;

	cvt.rzi.f32.f32 	%f4571, %f1010;
	setp.eq.f32 	%p729, %f4571, 0f40000000;
	@%p729 bra 	$L__BB0_542;

	mov.f32 	%f5622, 0f7FFFFFFF;

$L__BB0_542:
	add.f32 	%f4574, %f859, 0f40000000;
	mov.b32 	%r1584, %f4574;
	setp.lt.s32 	%p731, %r1584, 2139095040;
	@%p731 bra 	$L__BB0_547;

	setp.gtu.f32 	%p732, %f859, 0f7F800000;
	@%p732 bra 	$L__BB0_546;
	bra.uni 	$L__BB0_544;

$L__BB0_546:
	add.f32 	%f5622, %f858, 0f40000000;
	bra.uni 	$L__BB0_547;

$L__BB0_544:
	setp.neu.f32 	%p733, %f859, 0f7F800000;
	@%p733 bra 	$L__BB0_547;

	selp.f32 	%f5622, 0fFF800000, 0f7F800000, %p18;

$L__BB0_547:
	mov.f32 	%f5260, 0f3102E308;
	mov.f32 	%f5259, 0fBF317218;
	mov.f32 	%f5258, 0f3FB8AA3B;
	mov.f32 	%f5257, 0f35BFBE8E;
	mov.f32 	%f5256, 0f3F317200;
	mov.f32 	%f5255, 0f3DAAAABD;
	mov.f32 	%f5254, 0f3C4CAF63;
	mov.f32 	%f5253, 0f3B18F0FE;
	mul.f32 	%f4578, %f5622, 0f3F000000;
	setp.eq.f32 	%p734, %f858, 0f3F800000;
	selp.f32 	%f870, 0f3F000000, %f4578, %p734;
	add.f32 	%f871, %f857, 0fBF800000;
	abs.f32 	%f872, %f871;
	setp.lt.f32 	%p735, %f872, 0f00800000;
	mul.f32 	%f4579, %f872, 0f4B800000;
	selp.f32 	%f4580, %f4579, %f872, %p735;
	selp.f32 	%f4581, 0fC3170000, 0fC2FE0000, %p735;
	mov.b32 	%r1585, %f4580;
	and.b32  	%r1586, %r1585, 8388607;
	or.b32  	%r1587, %r1586, 1065353216;
	mov.b32 	%f4582, %r1587;
	shr.u32 	%r1588, %r1585, 23;
	cvt.rn.f32.u32 	%f4583, %r1588;
	add.f32 	%f4584, %f4581, %f4583;
	setp.gt.f32 	%p736, %f4582, 0f3FB504F3;
	mul.f32 	%f4585, %f4582, 0f3F000000;
	add.f32 	%f4586, %f4584, 0f3F800000;
	selp.f32 	%f4587, %f4586, %f4584, %p736;
	selp.f32 	%f4588, %f4585, %f4582, %p736;
	add.f32 	%f4589, %f4588, 0fBF800000;
	add.f32 	%f4576, %f4588, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4575,%f4576;
	// end inline asm
	add.f32 	%f4590, %f4589, %f4589;
	mul.f32 	%f4592, %f4575, %f4590;
	mul.f32 	%f4593, %f4592, %f4592;
	fma.rn.f32 	%f4596, %f5253, %f4593, %f5254;
	fma.rn.f32 	%f4598, %f4596, %f4593, %f5255;
	mul.rn.f32 	%f4599, %f4598, %f4593;
	mul.rn.f32 	%f4600, %f4599, %f4592;
	sub.f32 	%f4601, %f4589, %f4592;
	add.f32 	%f4602, %f4601, %f4601;
	neg.f32 	%f4603, %f4592;
	fma.rn.f32 	%f4604, %f4603, %f4589, %f4602;
	mul.rn.f32 	%f4605, %f4575, %f4604;
	add.f32 	%f4606, %f4600, %f4592;
	sub.f32 	%f4607, %f4592, %f4606;
	add.f32 	%f4608, %f4600, %f4607;
	add.f32 	%f4609, %f4605, %f4608;
	add.f32 	%f4610, %f4606, %f4609;
	sub.f32 	%f4611, %f4606, %f4610;
	add.f32 	%f4612, %f4609, %f4611;
	mul.rn.f32 	%f4614, %f4587, %f5256;
	mul.rn.f32 	%f4616, %f4587, %f5257;
	add.f32 	%f4617, %f4614, %f4610;
	sub.f32 	%f4618, %f4614, %f4617;
	add.f32 	%f4619, %f4610, %f4618;
	add.f32 	%f4620, %f4612, %f4619;
	add.f32 	%f4621, %f4616, %f4620;
	add.f32 	%f4622, %f4617, %f4621;
	sub.f32 	%f4623, %f4617, %f4622;
	add.f32 	%f4624, %f4621, %f4623;
	mul.rn.f32 	%f4625, %f1010, %f4622;
	neg.f32 	%f4626, %f4625;
	fma.rn.f32 	%f4627, %f1010, %f4622, %f4626;
	fma.rn.f32 	%f4628, %f1010, %f4624, %f4627;
	fma.rn.f32 	%f4630, %f4546, %f4622, %f4628;
	add.rn.f32 	%f4631, %f4625, %f4630;
	neg.f32 	%f4632, %f4631;
	add.rn.f32 	%f4633, %f4625, %f4632;
	add.rn.f32 	%f4634, %f4633, %f4630;
	mov.b32 	%r1589, %f4631;
	setp.eq.s32 	%p737, %r1589, 1118925336;
	add.s32 	%r1590, %r1589, -1;
	mov.b32 	%f4635, %r1590;
	add.f32 	%f4636, %f4634, 0f37000000;
	selp.f32 	%f873, %f4636, %f4634, %p737;
	selp.f32 	%f4637, %f4635, %f4631, %p737;
	mul.rn.f32 	%f4639, %f4637, %f5258;
	cvt.rzi.f32.f32 	%f4640, %f4639;
	abs.f32 	%f4641, %f4640;
	setp.gt.f32 	%p738, %f4641, 0f42FC0000;
	mov.b32 	%r1591, %f4640;
	and.b32  	%r1592, %r1591, -2147483648;
	or.b32  	%r1593, %r1592, 1123811328;
	mov.b32 	%f4642, %r1593;
	selp.f32 	%f4643, %f4642, %f4640, %p738;
	fma.rn.f32 	%f4645, %f4643, %f5259, %f4637;
	fma.rn.f32 	%f4647, %f4643, %f5260, %f4645;
	mul.f32 	%f4648, %f4647, 0f3FB8AA3B;
	add.f32 	%f4649, %f4643, 0f4B40007F;
	mov.b32 	%r1594, %f4649;
	shl.b32 	%r1595, %r1594, 23;
	mov.b32 	%f4650, %r1595;
	ex2.approx.ftz.f32 	%f4651, %f4648;
	mul.f32 	%f874, %f4651, %f4650;
	setp.eq.f32 	%p739, %f874, 0f7F800000;
	mov.f32 	%f5623, 0f7F800000;
	@%p739 bra 	$L__BB0_549;

	fma.rn.f32 	%f5623, %f874, %f873, %f874;

$L__BB0_549:
	setp.lt.f32 	%p740, %f871, 0f00000000;
	and.pred  	%p19, %p740, %p55;
	setp.eq.f32 	%p742, %f871, 0f00000000;
	@%p742 bra 	$L__BB0_553;
	bra.uni 	$L__BB0_550;

$L__BB0_553:
	add.f32 	%f4656, %f871, %f871;
	selp.f32 	%f5625, %f4656, 0f00000000, %p55;
	bra.uni 	$L__BB0_554;

$L__BB0_550:
	mov.b32 	%r1596, %f5623;
	xor.b32  	%r1597, %r1596, -2147483648;
	mov.b32 	%f4652, %r1597;
	selp.f32 	%f5625, %f4652, %f5623, %p19;
	setp.geu.f32 	%p743, %f871, 0f00000000;
	@%p743 bra 	$L__BB0_554;

	cvt.rzi.f32.f32 	%f4654, %f1010;
	setp.eq.f32 	%p744, %f4654, 0f40000000;
	@%p744 bra 	$L__BB0_554;

	mov.f32 	%f5625, 0f7FFFFFFF;

$L__BB0_554:
	add.f32 	%f4657, %f872, 0f40000000;
	mov.b32 	%r1598, %f4657;
	setp.lt.s32 	%p746, %r1598, 2139095040;
	@%p746 bra 	$L__BB0_559;

	setp.gtu.f32 	%p747, %f872, 0f7F800000;
	@%p747 bra 	$L__BB0_558;
	bra.uni 	$L__BB0_556;

$L__BB0_558:
	add.f32 	%f5625, %f871, 0f40000000;
	bra.uni 	$L__BB0_559;

$L__BB0_556:
	setp.neu.f32 	%p748, %f872, 0f7F800000;
	@%p748 bra 	$L__BB0_559;

	selp.f32 	%f5625, 0fFF800000, 0f7F800000, %p19;

$L__BB0_559:
	mov.f32 	%f5268, 0f3102E308;
	mov.f32 	%f5267, 0fBF317218;
	mov.f32 	%f5266, 0f3FB8AA3B;
	mov.f32 	%f5265, 0f35BFBE8E;
	mov.f32 	%f5264, 0f3F317200;
	mov.f32 	%f5263, 0f3DAAAABD;
	mov.f32 	%f5262, 0f3C4CAF63;
	mov.f32 	%f5261, 0f3B18F0FE;
	mov.f32 	%f5178, 0f3F400000;
	sub.f32 	%f4662, %f5178, %f5625;
	setp.eq.f32 	%p749, %f871, 0f3F800000;
	selp.f32 	%f883, 0fBE800000, %f4662, %p749;
	add.f32 	%f884, %f857, 0fBF000000;
	abs.f32 	%f885, %f884;
	setp.lt.f32 	%p750, %f885, 0f00800000;
	mul.f32 	%f4663, %f885, 0f4B800000;
	selp.f32 	%f4664, %f4663, %f885, %p750;
	selp.f32 	%f4665, 0fC3170000, 0fC2FE0000, %p750;
	mov.b32 	%r1599, %f4664;
	and.b32  	%r1600, %r1599, 8388607;
	or.b32  	%r1601, %r1600, 1065353216;
	mov.b32 	%f4666, %r1601;
	shr.u32 	%r1602, %r1599, 23;
	cvt.rn.f32.u32 	%f4667, %r1602;
	add.f32 	%f4668, %f4665, %f4667;
	setp.gt.f32 	%p751, %f4666, 0f3FB504F3;
	mul.f32 	%f4669, %f4666, 0f3F000000;
	add.f32 	%f4670, %f4668, 0f3F800000;
	selp.f32 	%f4671, %f4670, %f4668, %p751;
	selp.f32 	%f4672, %f4669, %f4666, %p751;
	add.f32 	%f4673, %f4672, 0fBF800000;
	add.f32 	%f4659, %f4672, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4658,%f4659;
	// end inline asm
	add.f32 	%f4674, %f4673, %f4673;
	mul.f32 	%f4676, %f4658, %f4674;
	mul.f32 	%f4677, %f4676, %f4676;
	fma.rn.f32 	%f4680, %f5261, %f4677, %f5262;
	fma.rn.f32 	%f4682, %f4680, %f4677, %f5263;
	mul.rn.f32 	%f4683, %f4682, %f4677;
	mul.rn.f32 	%f4684, %f4683, %f4676;
	sub.f32 	%f4685, %f4673, %f4676;
	add.f32 	%f4686, %f4685, %f4685;
	neg.f32 	%f4687, %f4676;
	fma.rn.f32 	%f4688, %f4687, %f4673, %f4686;
	mul.rn.f32 	%f4689, %f4658, %f4688;
	add.f32 	%f4690, %f4684, %f4676;
	sub.f32 	%f4691, %f4676, %f4690;
	add.f32 	%f4692, %f4684, %f4691;
	add.f32 	%f4693, %f4689, %f4692;
	add.f32 	%f4694, %f4690, %f4693;
	sub.f32 	%f4695, %f4690, %f4694;
	add.f32 	%f4696, %f4693, %f4695;
	mul.rn.f32 	%f4698, %f4671, %f5264;
	mul.rn.f32 	%f4700, %f4671, %f5265;
	add.f32 	%f4701, %f4698, %f4694;
	sub.f32 	%f4702, %f4698, %f4701;
	add.f32 	%f4703, %f4694, %f4702;
	add.f32 	%f4704, %f4696, %f4703;
	add.f32 	%f4705, %f4700, %f4704;
	add.f32 	%f4706, %f4701, %f4705;
	sub.f32 	%f4707, %f4701, %f4706;
	add.f32 	%f4708, %f4705, %f4707;
	mul.rn.f32 	%f4709, %f1010, %f4706;
	neg.f32 	%f4710, %f4709;
	fma.rn.f32 	%f4711, %f1010, %f4706, %f4710;
	fma.rn.f32 	%f4712, %f1010, %f4708, %f4711;
	fma.rn.f32 	%f4714, %f4546, %f4706, %f4712;
	add.rn.f32 	%f4715, %f4709, %f4714;
	neg.f32 	%f4716, %f4715;
	add.rn.f32 	%f4717, %f4709, %f4716;
	add.rn.f32 	%f4718, %f4717, %f4714;
	mov.b32 	%r1603, %f4715;
	setp.eq.s32 	%p752, %r1603, 1118925336;
	add.s32 	%r1604, %r1603, -1;
	mov.b32 	%f4719, %r1604;
	add.f32 	%f4720, %f4718, 0f37000000;
	selp.f32 	%f886, %f4720, %f4718, %p752;
	selp.f32 	%f4721, %f4719, %f4715, %p752;
	mul.rn.f32 	%f4723, %f4721, %f5266;
	cvt.rzi.f32.f32 	%f4724, %f4723;
	abs.f32 	%f4725, %f4724;
	setp.gt.f32 	%p753, %f4725, 0f42FC0000;
	mov.b32 	%r1605, %f4724;
	and.b32  	%r1606, %r1605, -2147483648;
	or.b32  	%r1607, %r1606, 1123811328;
	mov.b32 	%f4726, %r1607;
	selp.f32 	%f4727, %f4726, %f4724, %p753;
	fma.rn.f32 	%f4729, %f4727, %f5267, %f4721;
	fma.rn.f32 	%f4731, %f4727, %f5268, %f4729;
	mul.f32 	%f4732, %f4731, 0f3FB8AA3B;
	add.f32 	%f4733, %f4727, 0f4B40007F;
	mov.b32 	%r1608, %f4733;
	shl.b32 	%r1609, %r1608, 23;
	mov.b32 	%f4734, %r1609;
	ex2.approx.ftz.f32 	%f4735, %f4732;
	mul.f32 	%f887, %f4735, %f4734;
	setp.eq.f32 	%p754, %f887, 0f7F800000;
	mov.f32 	%f5626, 0f7F800000;
	@%p754 bra 	$L__BB0_561;

	fma.rn.f32 	%f5626, %f887, %f886, %f887;

$L__BB0_561:
	setp.lt.f32 	%p755, %f884, 0f00000000;
	and.pred  	%p20, %p755, %p55;
	setp.eq.f32 	%p757, %f884, 0f00000000;
	@%p757 bra 	$L__BB0_565;
	bra.uni 	$L__BB0_562;

$L__BB0_565:
	add.f32 	%f4740, %f884, %f884;
	selp.f32 	%f5628, %f4740, 0f00000000, %p55;
	bra.uni 	$L__BB0_566;

$L__BB0_562:
	mov.b32 	%r1610, %f5626;
	xor.b32  	%r1611, %r1610, -2147483648;
	mov.b32 	%f4736, %r1611;
	selp.f32 	%f5628, %f4736, %f5626, %p20;
	setp.geu.f32 	%p758, %f884, 0f00000000;
	@%p758 bra 	$L__BB0_566;

	cvt.rzi.f32.f32 	%f4738, %f1010;
	setp.eq.f32 	%p759, %f4738, 0f40000000;
	@%p759 bra 	$L__BB0_566;

	mov.f32 	%f5628, 0f7FFFFFFF;

$L__BB0_566:
	add.f32 	%f4741, %f885, 0f40000000;
	mov.b32 	%r1612, %f4741;
	setp.lt.s32 	%p761, %r1612, 2139095040;
	@%p761 bra 	$L__BB0_571;

	setp.gtu.f32 	%p762, %f885, 0f7F800000;
	@%p762 bra 	$L__BB0_570;
	bra.uni 	$L__BB0_568;

$L__BB0_570:
	add.f32 	%f5628, %f884, 0f40000000;
	bra.uni 	$L__BB0_571;

$L__BB0_568:
	setp.neu.f32 	%p763, %f885, 0f7F800000;
	@%p763 bra 	$L__BB0_571;

	selp.f32 	%f5628, 0fFF800000, 0f7F800000, %p20;

$L__BB0_571:
	mov.f32 	%f5276, 0f3102E308;
	mov.f32 	%f5275, 0fBF317218;
	mov.f32 	%f5274, 0f3FB8AA3B;
	mov.f32 	%f5273, 0f35BFBE8E;
	mov.f32 	%f5272, 0f3F317200;
	mov.f32 	%f5271, 0f3DAAAABD;
	mov.f32 	%f5270, 0f3C4CAF63;
	mov.f32 	%f5269, 0f3B18F0FE;
	ld.param.f32 	%f5217, [g2p2g_param_11];
	mov.f32 	%f5179, 0f3FC00000;
	mul.f32 	%f4745, %f5628, 0f3F000000;
	setp.eq.f32 	%p764, %f884, 0f3F800000;
	selp.f32 	%f896, 0f3F000000, %f4745, %p764;
	neg.f32 	%f4746, %f856;
	div.rn.f32 	%f897, %f4746, %f5217;
	sub.f32 	%f898, %f5179, %f897;
	abs.f32 	%f899, %f898;
	setp.lt.f32 	%p765, %f899, 0f00800000;
	mul.f32 	%f4748, %f899, 0f4B800000;
	selp.f32 	%f4749, %f4748, %f899, %p765;
	selp.f32 	%f4750, 0fC3170000, 0fC2FE0000, %p765;
	mov.b32 	%r1613, %f4749;
	and.b32  	%r1614, %r1613, 8388607;
	or.b32  	%r1615, %r1614, 1065353216;
	mov.b32 	%f4751, %r1615;
	shr.u32 	%r1616, %r1613, 23;
	cvt.rn.f32.u32 	%f4752, %r1616;
	add.f32 	%f4753, %f4750, %f4752;
	setp.gt.f32 	%p766, %f4751, 0f3FB504F3;
	mul.f32 	%f4754, %f4751, 0f3F000000;
	add.f32 	%f4755, %f4753, 0f3F800000;
	selp.f32 	%f4756, %f4755, %f4753, %p766;
	selp.f32 	%f4757, %f4754, %f4751, %p766;
	add.f32 	%f4758, %f4757, 0fBF800000;
	add.f32 	%f4743, %f4757, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4742,%f4743;
	// end inline asm
	add.f32 	%f4759, %f4758, %f4758;
	mul.f32 	%f4761, %f4742, %f4759;
	mul.f32 	%f4762, %f4761, %f4761;
	fma.rn.f32 	%f4765, %f5269, %f4762, %f5270;
	fma.rn.f32 	%f4767, %f4765, %f4762, %f5271;
	mul.rn.f32 	%f4768, %f4767, %f4762;
	mul.rn.f32 	%f4769, %f4768, %f4761;
	sub.f32 	%f4770, %f4758, %f4761;
	add.f32 	%f4771, %f4770, %f4770;
	neg.f32 	%f4772, %f4761;
	fma.rn.f32 	%f4773, %f4772, %f4758, %f4771;
	mul.rn.f32 	%f4774, %f4742, %f4773;
	add.f32 	%f4775, %f4769, %f4761;
	sub.f32 	%f4776, %f4761, %f4775;
	add.f32 	%f4777, %f4769, %f4776;
	add.f32 	%f4778, %f4774, %f4777;
	add.f32 	%f4779, %f4775, %f4778;
	sub.f32 	%f4780, %f4775, %f4779;
	add.f32 	%f4781, %f4778, %f4780;
	mul.rn.f32 	%f4783, %f4756, %f5272;
	mul.rn.f32 	%f4785, %f4756, %f5273;
	add.f32 	%f4786, %f4783, %f4779;
	sub.f32 	%f4787, %f4783, %f4786;
	add.f32 	%f4788, %f4779, %f4787;
	add.f32 	%f4789, %f4781, %f4788;
	add.f32 	%f4790, %f4785, %f4789;
	add.f32 	%f4791, %f4786, %f4790;
	sub.f32 	%f4792, %f4786, %f4791;
	add.f32 	%f4793, %f4790, %f4792;
	mul.rn.f32 	%f4794, %f1010, %f4791;
	neg.f32 	%f4795, %f4794;
	fma.rn.f32 	%f4796, %f1010, %f4791, %f4795;
	fma.rn.f32 	%f4797, %f1010, %f4793, %f4796;
	fma.rn.f32 	%f4799, %f4546, %f4791, %f4797;
	add.rn.f32 	%f4800, %f4794, %f4799;
	neg.f32 	%f4801, %f4800;
	add.rn.f32 	%f4802, %f4794, %f4801;
	add.rn.f32 	%f4803, %f4802, %f4799;
	mov.b32 	%r1617, %f4800;
	setp.eq.s32 	%p767, %r1617, 1118925336;
	add.s32 	%r1618, %r1617, -1;
	mov.b32 	%f4804, %r1618;
	add.f32 	%f4805, %f4803, 0f37000000;
	selp.f32 	%f900, %f4805, %f4803, %p767;
	selp.f32 	%f4806, %f4804, %f4800, %p767;
	mul.rn.f32 	%f4808, %f4806, %f5274;
	cvt.rzi.f32.f32 	%f4809, %f4808;
	abs.f32 	%f4810, %f4809;
	setp.gt.f32 	%p768, %f4810, 0f42FC0000;
	mov.b32 	%r1619, %f4809;
	and.b32  	%r1620, %r1619, -2147483648;
	or.b32  	%r1621, %r1620, 1123811328;
	mov.b32 	%f4811, %r1621;
	selp.f32 	%f4812, %f4811, %f4809, %p768;
	fma.rn.f32 	%f4814, %f4812, %f5275, %f4806;
	fma.rn.f32 	%f4816, %f4812, %f5276, %f4814;
	mul.f32 	%f4817, %f4816, 0f3FB8AA3B;
	add.f32 	%f4818, %f4812, 0f4B40007F;
	mov.b32 	%r1622, %f4818;
	shl.b32 	%r1623, %r1622, 23;
	mov.b32 	%f4819, %r1623;
	ex2.approx.ftz.f32 	%f4820, %f4817;
	mul.f32 	%f901, %f4820, %f4819;
	setp.eq.f32 	%p769, %f901, 0f7F800000;
	mov.f32 	%f5629, 0f7F800000;
	@%p769 bra 	$L__BB0_573;

	fma.rn.f32 	%f5629, %f901, %f900, %f901;

$L__BB0_573:
	setp.lt.f32 	%p770, %f898, 0f00000000;
	and.pred  	%p21, %p770, %p55;
	setp.eq.f32 	%p772, %f898, 0f00000000;
	@%p772 bra 	$L__BB0_577;
	bra.uni 	$L__BB0_574;

$L__BB0_577:
	add.f32 	%f4825, %f898, %f898;
	selp.f32 	%f5631, %f4825, 0f00000000, %p55;
	bra.uni 	$L__BB0_578;

$L__BB0_574:
	mov.b32 	%r1624, %f5629;
	xor.b32  	%r1625, %r1624, -2147483648;
	mov.b32 	%f4821, %r1625;
	selp.f32 	%f5631, %f4821, %f5629, %p21;
	setp.geu.f32 	%p773, %f898, 0f00000000;
	@%p773 bra 	$L__BB0_578;

	cvt.rzi.f32.f32 	%f4823, %f1010;
	setp.eq.f32 	%p774, %f4823, 0f40000000;
	@%p774 bra 	$L__BB0_578;

	mov.f32 	%f5631, 0f7FFFFFFF;

$L__BB0_578:
	add.f32 	%f4826, %f899, 0f40000000;
	mov.b32 	%r1626, %f4826;
	setp.lt.s32 	%p776, %r1626, 2139095040;
	@%p776 bra 	$L__BB0_583;

	setp.gtu.f32 	%p777, %f899, 0f7F800000;
	@%p777 bra 	$L__BB0_582;
	bra.uni 	$L__BB0_580;

$L__BB0_582:
	add.f32 	%f5631, %f898, 0f40000000;
	bra.uni 	$L__BB0_583;

$L__BB0_580:
	setp.neu.f32 	%p778, %f899, 0f7F800000;
	@%p778 bra 	$L__BB0_583;

	selp.f32 	%f5631, 0fFF800000, 0f7F800000, %p21;

$L__BB0_583:
	mov.f32 	%f5284, 0f3102E308;
	mov.f32 	%f5283, 0fBF317218;
	mov.f32 	%f5282, 0f3FB8AA3B;
	mov.f32 	%f5281, 0f35BFBE8E;
	mov.f32 	%f5280, 0f3F317200;
	mov.f32 	%f5279, 0f3DAAAABD;
	mov.f32 	%f5278, 0f3C4CAF63;
	mov.f32 	%f5277, 0f3B18F0FE;
	mul.f32 	%f4830, %f5631, 0f3F000000;
	setp.eq.f32 	%p779, %f898, 0f3F800000;
	selp.f32 	%f910, 0f3F000000, %f4830, %p779;
	add.f32 	%f911, %f897, 0fBF800000;
	abs.f32 	%f912, %f911;
	setp.lt.f32 	%p780, %f912, 0f00800000;
	mul.f32 	%f4831, %f912, 0f4B800000;
	selp.f32 	%f4832, %f4831, %f912, %p780;
	selp.f32 	%f4833, 0fC3170000, 0fC2FE0000, %p780;
	mov.b32 	%r1627, %f4832;
	and.b32  	%r1628, %r1627, 8388607;
	or.b32  	%r1629, %r1628, 1065353216;
	mov.b32 	%f4834, %r1629;
	shr.u32 	%r1630, %r1627, 23;
	cvt.rn.f32.u32 	%f4835, %r1630;
	add.f32 	%f4836, %f4833, %f4835;
	setp.gt.f32 	%p781, %f4834, 0f3FB504F3;
	mul.f32 	%f4837, %f4834, 0f3F000000;
	add.f32 	%f4838, %f4836, 0f3F800000;
	selp.f32 	%f4839, %f4838, %f4836, %p781;
	selp.f32 	%f4840, %f4837, %f4834, %p781;
	add.f32 	%f4841, %f4840, 0fBF800000;
	add.f32 	%f4828, %f4840, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4827,%f4828;
	// end inline asm
	add.f32 	%f4842, %f4841, %f4841;
	mul.f32 	%f4844, %f4827, %f4842;
	mul.f32 	%f4845, %f4844, %f4844;
	fma.rn.f32 	%f4848, %f5277, %f4845, %f5278;
	fma.rn.f32 	%f4850, %f4848, %f4845, %f5279;
	mul.rn.f32 	%f4851, %f4850, %f4845;
	mul.rn.f32 	%f4852, %f4851, %f4844;
	sub.f32 	%f4853, %f4841, %f4844;
	add.f32 	%f4854, %f4853, %f4853;
	neg.f32 	%f4855, %f4844;
	fma.rn.f32 	%f4856, %f4855, %f4841, %f4854;
	mul.rn.f32 	%f4857, %f4827, %f4856;
	add.f32 	%f4858, %f4852, %f4844;
	sub.f32 	%f4859, %f4844, %f4858;
	add.f32 	%f4860, %f4852, %f4859;
	add.f32 	%f4861, %f4857, %f4860;
	add.f32 	%f4862, %f4858, %f4861;
	sub.f32 	%f4863, %f4858, %f4862;
	add.f32 	%f4864, %f4861, %f4863;
	mul.rn.f32 	%f4866, %f4839, %f5280;
	mul.rn.f32 	%f4868, %f4839, %f5281;
	add.f32 	%f4869, %f4866, %f4862;
	sub.f32 	%f4870, %f4866, %f4869;
	add.f32 	%f4871, %f4862, %f4870;
	add.f32 	%f4872, %f4864, %f4871;
	add.f32 	%f4873, %f4868, %f4872;
	add.f32 	%f4874, %f4869, %f4873;
	sub.f32 	%f4875, %f4869, %f4874;
	add.f32 	%f4876, %f4873, %f4875;
	mul.rn.f32 	%f4877, %f1010, %f4874;
	neg.f32 	%f4878, %f4877;
	fma.rn.f32 	%f4879, %f1010, %f4874, %f4878;
	fma.rn.f32 	%f4880, %f1010, %f4876, %f4879;
	fma.rn.f32 	%f4882, %f4546, %f4874, %f4880;
	add.rn.f32 	%f4883, %f4877, %f4882;
	neg.f32 	%f4884, %f4883;
	add.rn.f32 	%f4885, %f4877, %f4884;
	add.rn.f32 	%f4886, %f4885, %f4882;
	mov.b32 	%r1631, %f4883;
	setp.eq.s32 	%p782, %r1631, 1118925336;
	add.s32 	%r1632, %r1631, -1;
	mov.b32 	%f4887, %r1632;
	add.f32 	%f4888, %f4886, 0f37000000;
	selp.f32 	%f913, %f4888, %f4886, %p782;
	selp.f32 	%f4889, %f4887, %f4883, %p782;
	mul.rn.f32 	%f4891, %f4889, %f5282;
	cvt.rzi.f32.f32 	%f4892, %f4891;
	abs.f32 	%f4893, %f4892;
	setp.gt.f32 	%p783, %f4893, 0f42FC0000;
	mov.b32 	%r1633, %f4892;
	and.b32  	%r1634, %r1633, -2147483648;
	or.b32  	%r1635, %r1634, 1123811328;
	mov.b32 	%f4894, %r1635;
	selp.f32 	%f4895, %f4894, %f4892, %p783;
	fma.rn.f32 	%f4897, %f4895, %f5283, %f4889;
	fma.rn.f32 	%f4899, %f4895, %f5284, %f4897;
	mul.f32 	%f4900, %f4899, 0f3FB8AA3B;
	add.f32 	%f4901, %f4895, 0f4B40007F;
	mov.b32 	%r1636, %f4901;
	shl.b32 	%r1637, %r1636, 23;
	mov.b32 	%f4902, %r1637;
	ex2.approx.ftz.f32 	%f4903, %f4900;
	mul.f32 	%f914, %f4903, %f4902;
	setp.eq.f32 	%p784, %f914, 0f7F800000;
	mov.f32 	%f5632, 0f7F800000;
	@%p784 bra 	$L__BB0_585;

	fma.rn.f32 	%f5632, %f914, %f913, %f914;

$L__BB0_585:
	setp.lt.f32 	%p785, %f911, 0f00000000;
	and.pred  	%p22, %p785, %p55;
	setp.eq.f32 	%p787, %f911, 0f00000000;
	@%p787 bra 	$L__BB0_589;
	bra.uni 	$L__BB0_586;

$L__BB0_589:
	add.f32 	%f4908, %f911, %f911;
	selp.f32 	%f5634, %f4908, 0f00000000, %p55;
	bra.uni 	$L__BB0_590;

$L__BB0_586:
	mov.b32 	%r1638, %f5632;
	xor.b32  	%r1639, %r1638, -2147483648;
	mov.b32 	%f4904, %r1639;
	selp.f32 	%f5634, %f4904, %f5632, %p22;
	setp.geu.f32 	%p788, %f911, 0f00000000;
	@%p788 bra 	$L__BB0_590;

	cvt.rzi.f32.f32 	%f4906, %f1010;
	setp.eq.f32 	%p789, %f4906, 0f40000000;
	@%p789 bra 	$L__BB0_590;

	mov.f32 	%f5634, 0f7FFFFFFF;

$L__BB0_590:
	add.f32 	%f4909, %f912, 0f40000000;
	mov.b32 	%r1640, %f4909;
	setp.lt.s32 	%p791, %r1640, 2139095040;
	@%p791 bra 	$L__BB0_595;

	setp.gtu.f32 	%p792, %f912, 0f7F800000;
	@%p792 bra 	$L__BB0_594;
	bra.uni 	$L__BB0_592;

$L__BB0_594:
	add.f32 	%f5634, %f911, 0f40000000;
	bra.uni 	$L__BB0_595;

$L__BB0_592:
	setp.neu.f32 	%p793, %f912, 0f7F800000;
	@%p793 bra 	$L__BB0_595;

	selp.f32 	%f5634, 0fFF800000, 0f7F800000, %p22;

$L__BB0_595:
	mov.f32 	%f5292, 0f3102E308;
	mov.f32 	%f5291, 0fBF317218;
	mov.f32 	%f5290, 0f3FB8AA3B;
	mov.f32 	%f5289, 0f35BFBE8E;
	mov.f32 	%f5288, 0f3F317200;
	mov.f32 	%f5287, 0f3DAAAABD;
	mov.f32 	%f5286, 0f3C4CAF63;
	mov.f32 	%f5285, 0f3B18F0FE;
	mov.f32 	%f5180, 0f3F400000;
	sub.f32 	%f4914, %f5180, %f5634;
	setp.eq.f32 	%p794, %f911, 0f3F800000;
	selp.f32 	%f923, 0fBE800000, %f4914, %p794;
	add.f32 	%f924, %f897, 0fBF000000;
	abs.f32 	%f925, %f924;
	setp.lt.f32 	%p795, %f925, 0f00800000;
	mul.f32 	%f4915, %f925, 0f4B800000;
	selp.f32 	%f4916, %f4915, %f925, %p795;
	selp.f32 	%f4917, 0fC3170000, 0fC2FE0000, %p795;
	mov.b32 	%r1641, %f4916;
	and.b32  	%r1642, %r1641, 8388607;
	or.b32  	%r1643, %r1642, 1065353216;
	mov.b32 	%f4918, %r1643;
	shr.u32 	%r1644, %r1641, 23;
	cvt.rn.f32.u32 	%f4919, %r1644;
	add.f32 	%f4920, %f4917, %f4919;
	setp.gt.f32 	%p796, %f4918, 0f3FB504F3;
	mul.f32 	%f4921, %f4918, 0f3F000000;
	add.f32 	%f4922, %f4920, 0f3F800000;
	selp.f32 	%f4923, %f4922, %f4920, %p796;
	selp.f32 	%f4924, %f4921, %f4918, %p796;
	add.f32 	%f4925, %f4924, 0fBF800000;
	add.f32 	%f4911, %f4924, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4910,%f4911;
	// end inline asm
	add.f32 	%f4926, %f4925, %f4925;
	mul.f32 	%f4928, %f4910, %f4926;
	mul.f32 	%f4929, %f4928, %f4928;
	fma.rn.f32 	%f4932, %f5285, %f4929, %f5286;
	fma.rn.f32 	%f4934, %f4932, %f4929, %f5287;
	mul.rn.f32 	%f4935, %f4934, %f4929;
	mul.rn.f32 	%f4936, %f4935, %f4928;
	sub.f32 	%f4937, %f4925, %f4928;
	add.f32 	%f4938, %f4937, %f4937;
	neg.f32 	%f4939, %f4928;
	fma.rn.f32 	%f4940, %f4939, %f4925, %f4938;
	mul.rn.f32 	%f4941, %f4910, %f4940;
	add.f32 	%f4942, %f4936, %f4928;
	sub.f32 	%f4943, %f4928, %f4942;
	add.f32 	%f4944, %f4936, %f4943;
	add.f32 	%f4945, %f4941, %f4944;
	add.f32 	%f4946, %f4942, %f4945;
	sub.f32 	%f4947, %f4942, %f4946;
	add.f32 	%f4948, %f4945, %f4947;
	mul.rn.f32 	%f4950, %f4923, %f5288;
	mul.rn.f32 	%f4952, %f4923, %f5289;
	add.f32 	%f4953, %f4950, %f4946;
	sub.f32 	%f4954, %f4950, %f4953;
	add.f32 	%f4955, %f4946, %f4954;
	add.f32 	%f4956, %f4948, %f4955;
	add.f32 	%f4957, %f4952, %f4956;
	add.f32 	%f4958, %f4953, %f4957;
	sub.f32 	%f4959, %f4953, %f4958;
	add.f32 	%f4960, %f4957, %f4959;
	mul.rn.f32 	%f4961, %f1010, %f4958;
	neg.f32 	%f4962, %f4961;
	fma.rn.f32 	%f4963, %f1010, %f4958, %f4962;
	fma.rn.f32 	%f4964, %f1010, %f4960, %f4963;
	fma.rn.f32 	%f4966, %f4546, %f4958, %f4964;
	add.rn.f32 	%f4967, %f4961, %f4966;
	neg.f32 	%f4968, %f4967;
	add.rn.f32 	%f4969, %f4961, %f4968;
	add.rn.f32 	%f4970, %f4969, %f4966;
	mov.b32 	%r1645, %f4967;
	setp.eq.s32 	%p797, %r1645, 1118925336;
	add.s32 	%r1646, %r1645, -1;
	mov.b32 	%f4971, %r1646;
	add.f32 	%f4972, %f4970, 0f37000000;
	selp.f32 	%f926, %f4972, %f4970, %p797;
	selp.f32 	%f4973, %f4971, %f4967, %p797;
	mul.rn.f32 	%f4975, %f4973, %f5290;
	cvt.rzi.f32.f32 	%f4976, %f4975;
	abs.f32 	%f4977, %f4976;
	setp.gt.f32 	%p798, %f4977, 0f42FC0000;
	mov.b32 	%r1647, %f4976;
	and.b32  	%r1648, %r1647, -2147483648;
	or.b32  	%r1649, %r1648, 1123811328;
	mov.b32 	%f4978, %r1649;
	selp.f32 	%f4979, %f4978, %f4976, %p798;
	fma.rn.f32 	%f4981, %f4979, %f5291, %f4973;
	fma.rn.f32 	%f4983, %f4979, %f5292, %f4981;
	mul.f32 	%f4984, %f4983, 0f3FB8AA3B;
	add.f32 	%f4985, %f4979, 0f4B40007F;
	mov.b32 	%r1650, %f4985;
	shl.b32 	%r1651, %r1650, 23;
	mov.b32 	%f4986, %r1651;
	ex2.approx.ftz.f32 	%f4987, %f4984;
	mul.f32 	%f927, %f4987, %f4986;
	setp.eq.f32 	%p799, %f927, 0f7F800000;
	mov.f32 	%f5635, 0f7F800000;
	@%p799 bra 	$L__BB0_597;

	fma.rn.f32 	%f5635, %f927, %f926, %f927;

$L__BB0_597:
	setp.lt.f32 	%p800, %f924, 0f00000000;
	and.pred  	%p23, %p800, %p55;
	setp.eq.f32 	%p802, %f924, 0f00000000;
	@%p802 bra 	$L__BB0_601;
	bra.uni 	$L__BB0_598;

$L__BB0_601:
	add.f32 	%f4992, %f924, %f924;
	selp.f32 	%f5637, %f4992, 0f00000000, %p55;
	bra.uni 	$L__BB0_602;

$L__BB0_598:
	mov.b32 	%r1652, %f5635;
	xor.b32  	%r1653, %r1652, -2147483648;
	mov.b32 	%f4988, %r1653;
	selp.f32 	%f5637, %f4988, %f5635, %p23;
	setp.geu.f32 	%p803, %f924, 0f00000000;
	@%p803 bra 	$L__BB0_602;

	cvt.rzi.f32.f32 	%f4990, %f1010;
	setp.eq.f32 	%p804, %f4990, 0f40000000;
	@%p804 bra 	$L__BB0_602;

	mov.f32 	%f5637, 0f7FFFFFFF;

$L__BB0_602:
	add.f32 	%f4993, %f925, 0f40000000;
	mov.b32 	%r1654, %f4993;
	setp.lt.s32 	%p806, %r1654, 2139095040;
	@%p806 bra 	$L__BB0_607;

	setp.gtu.f32 	%p807, %f925, 0f7F800000;
	@%p807 bra 	$L__BB0_606;
	bra.uni 	$L__BB0_604;

$L__BB0_606:
	add.f32 	%f5637, %f924, 0f40000000;
	bra.uni 	$L__BB0_607;

$L__BB0_604:
	setp.neu.f32 	%p808, %f925, 0f7F800000;
	@%p808 bra 	$L__BB0_607;

	selp.f32 	%f5637, 0fFF800000, 0f7F800000, %p23;

$L__BB0_607:
	mov.u64 	%rd1232, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	ld.param.f32 	%f5183, [g2p2g_param_11];
	add.f32 	%f5182, %f5183, %f5183;
	ld.param.f32 	%f5181, [g2p2g_param_0];
	mul.f32 	%f4994, %f5637, 0f3F000000;
	setp.eq.f32 	%p809, %f924, 0f3F800000;
	selp.f32 	%f936, 0f3F000000, %f4994, %p809;
	mul.f32 	%f4995, %f4, %f5536;
	mul.f32 	%f4996, %f4, %f5537;
	mul.f32 	%f4997, %f4, %f5538;
	mul.f32 	%f4998, %f4, %f5539;
	mul.f32 	%f4999, %f12, %f5;
	mul.f32 	%f5000, %f4999, %f5181;
	mul.f32 	%f5001, %f5000, %f5616;
	mul.f32 	%f5002, %f5000, %f5617;
	mul.f32 	%f5003, %f5000, %f5618;
	mul.f32 	%f5004, %f5000, %f5619;
	sub.f32 	%f937, %f4995, %f5001;
	sub.f32 	%f938, %f4996, %f5002;
	sub.f32 	%f939, %f4997, %f5003;
	sub.f32 	%f940, %f4998, %f5004;
	add.u64 	%rd1000, %SPL, 96;
	ld.local.u64 	%rd1001, [%rd1000];
	cvt.u32.u64 	%r1655, %rd1001;
	mov.b32 	%f5005, %r1655;
	mul.f32 	%f5006, %f4, %f5005;
	shr.u64 	%rd1002, %rd1001, 32;
	cvt.u32.u64 	%r1656, %rd1002;
	mov.b32 	%f5007, %r1656;
	mul.f32 	%f5008, %f4, %f5007;
	fma.rn.f32 	%f941, %f5181, 0f00000000, %f5006;
	fma.rn.f32 	%f942, %f5181, 0f00000000, %f5008;
	setp.gt.f32 	%p810, %f681, 0f00000000;
	selp.f32 	%f943, %f4, 0f00000000, %p810;
	mul.f32 	%f944, %f495, %f943;
	sub.f32 	%f5009, %f853, %f13;
	setp.gt.f32 	%p811, %f5009, 0f5EFFFFFF;
	max.f32 	%f5010, %f5009, 0fDF000000;
	cvt.rzi.s64.f32 	%rd1003, %f5010;
	selp.b64 	%rd1004, 4294967295, %rd1003, %p811;
	setp.num.f32 	%p812, %f5009, %f5009;
	selp.b64 	%rd1005, %rd1004, 0, %p812;
	sub.f32 	%f5011, %f854, %f14;
	setp.gt.f32 	%p813, %f5011, 0f5EFFFFFF;
	max.f32 	%f5012, %f5011, 0fDF000000;
	cvt.rzi.s64.f32 	%rd1006, %f5012;
	setp.num.f32 	%p814, %f5011, %f5011;
	add.s64 	%rd1007, %rd1005, %rd66;
	shl.b64 	%rd1008, %rd1006, 3;
	selp.b64 	%rd1009, 4294967288, %rd1008, %p813;
	selp.b64 	%rd1010, %rd1009, 0, %p814;
	add.s64 	%rd1011, %rd1007, %rd1010;
	and.b64  	%rd271, %rd1011, 4294967295;
	add.f32 	%f945, %f855, %f5182;
	mul.f32 	%f946, %f937, %f945;
	add.f32 	%f947, %f856, %f5182;
	mul.f32 	%f948, %f939, %f947;
	add.f32 	%f5013, %f946, %f948;
	add.f32 	%f949, %f941, %f5013;
	mul.lo.s64 	%rd1012, %rd271, 80;
	cvta.shared.u64 	%rd1014, %rd1232;
	add.s64 	%rd1015, %rd1014, %rd1012;
	add.s64 	%rd272, %rd1015, 1512;
	mov.b32 	%r1800, %f495;

$L__BB0_608:
	// begin inline asm
	cvta.to.shared.u64 %rd1016, %rd272;atom.acquire.shared.exch.b32 %r1657, [%rd1016], %r1;
	// end inline asm
	setp.ne.s32 	%p815, %r1657, -1;
	@%p815 bra 	$L__BB0_608;

	ld.param.f32 	%f5219, [g2p2g_param_11];
	mul.f32 	%f5218, %f5219, 0f00000000;
	mov.u64 	%rd1233, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mul.f32 	%f5014, %f896, %f936;
	mul.f32 	%f950, %f938, %f945;
	mul.f32 	%f951, %f940, %f947;
	add.f32 	%f5015, %f950, %f951;
	add.f32 	%f5016, %f942, %f5015;
	add.s64 	%rd1022, %rd1233, %rd1012;
	add.s64 	%rd273, %rd1022, 1460;
	ld.shared.f32 	%f5017, [%rd1022+1460];
	fma.rn.f32 	%f5018, %f4, %f5014, %f5017;
	st.shared.f32 	[%rd1022+1460], %f5018;
	ld.shared.v2.f32 	{%f5019, %f5020}, [%rd1022+1464];
	fma.rn.f32 	%f5023, %f949, %f5014, %f5019;
	st.shared.f32 	[%rd1022+1464], %f5023;
	fma.rn.f32 	%f5024, %f5016, %f5014, %f5020;
	st.shared.f32 	[%rd1022+1468], %f5024;
	ld.shared.v2.f32 	{%f5025, %f5026}, [%rd1022+1480];
	fma.rn.f32 	%f5029, %f944, %f5014, %f5026;
	fma.rn.f32 	%f5030, %f943, %f5014, %f5025;
	st.shared.v2.f32 	[%rd1022+1480], {%f5030, %f5029};
	mov.u32 	%r1660, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1018, %rd272;atom.release.shared.exch.b32 %r1659, [%rd1018], %r1660;
	// end inline asm
	add.f32 	%f952, %f856, %f5218;
	mul.f32 	%f953, %f939, %f952;
	add.f32 	%f5031, %f946, %f953;
	add.f32 	%f954, %f941, %f5031;
	add.s64 	%rd274, %rd1015, 232;

$L__BB0_610:
	// begin inline asm
	cvta.to.shared.u64 %rd1025, %rd274;atom.acquire.shared.exch.b32 %r1661, [%rd1025], %r1;
	// end inline asm
	setp.ne.s32 	%p816, %r1661, -1;
	@%p816 bra 	$L__BB0_610;

	ld.param.f32 	%f5220, [g2p2g_param_11];
	mul.f32 	%f5032, %f896, %f910;
	mul.f32 	%f955, %f940, %f952;
	add.f32 	%f5033, %f950, %f955;
	add.f32 	%f5034, %f942, %f5033;
	ld.shared.f32 	%f5035, [%rd273+-1280];
	fma.rn.f32 	%f5036, %f4, %f5032, %f5035;
	st.shared.f32 	[%rd273+-1280], %f5036;
	ld.shared.v2.f32 	{%f5037, %f5038}, [%rd273+-1276];
	fma.rn.f32 	%f5041, %f954, %f5032, %f5037;
	st.shared.f32 	[%rd273+-1276], %f5041;
	fma.rn.f32 	%f5042, %f5034, %f5032, %f5038;
	st.shared.f32 	[%rd273+-1272], %f5042;
	ld.shared.v2.f32 	{%f5043, %f5044}, [%rd273+-1260];
	fma.rn.f32 	%f5047, %f944, %f5032, %f5044;
	fma.rn.f32 	%f5048, %f943, %f5032, %f5043;
	st.shared.v2.f32 	[%rd273+-1260], {%f5048, %f5047};
	// begin inline asm
	cvta.to.shared.u64 %rd1027, %rd274;atom.release.shared.exch.b32 %r1663, [%rd1027], %r1660;
	// end inline asm
	add.f32 	%f956, %f856, %f5220;
	mul.f32 	%f957, %f939, %f956;
	add.f32 	%f5049, %f946, %f957;
	add.f32 	%f958, %f941, %f5049;
	add.s64 	%rd275, %rd1015, 872;

$L__BB0_612:
	// begin inline asm
	cvta.to.shared.u64 %rd1033, %rd275;atom.acquire.shared.exch.b32 %r1665, [%rd1033], %r1;
	// end inline asm
	setp.ne.s32 	%p817, %r1665, -1;
	@%p817 bra 	$L__BB0_612;

	ld.param.f32 	%f5222, [g2p2g_param_11];
	mul.f32 	%f5221, %f5222, 0f00000000;
	mul.f32 	%f5050, %f896, %f923;
	mul.f32 	%f959, %f940, %f956;
	add.f32 	%f5051, %f950, %f959;
	add.f32 	%f5052, %f942, %f5051;
	ld.shared.f32 	%f5053, [%rd273+-640];
	fma.rn.f32 	%f5054, %f4, %f5050, %f5053;
	st.shared.f32 	[%rd273+-640], %f5054;
	ld.shared.v2.f32 	{%f5055, %f5056}, [%rd273+-636];
	fma.rn.f32 	%f5059, %f958, %f5050, %f5055;
	st.shared.f32 	[%rd273+-636], %f5059;
	fma.rn.f32 	%f5060, %f5052, %f5050, %f5056;
	st.shared.f32 	[%rd273+-632], %f5060;
	ld.shared.v2.f32 	{%f5061, %f5062}, [%rd273+-620];
	fma.rn.f32 	%f5065, %f944, %f5050, %f5062;
	fma.rn.f32 	%f5066, %f943, %f5050, %f5061;
	st.shared.v2.f32 	[%rd273+-620], {%f5066, %f5065};
	// begin inline asm
	cvta.to.shared.u64 %rd1035, %rd275;atom.release.shared.exch.b32 %r1667, [%rd1035], %r1660;
	// end inline asm
	add.f32 	%f960, %f855, %f5221;
	mul.f32 	%f961, %f937, %f960;
	add.f32 	%f5067, %f961, %f948;
	add.f32 	%f962, %f941, %f5067;
	add.s64 	%rd276, %rd1015, 1352;

$L__BB0_614:
	// begin inline asm
	cvta.to.shared.u64 %rd1041, %rd276;atom.acquire.shared.exch.b32 %r1669, [%rd1041], %r1;
	// end inline asm
	setp.ne.s32 	%p818, %r1669, -1;
	@%p818 bra 	$L__BB0_614;

	mul.f32 	%f5068, %f870, %f936;
	mul.f32 	%f963, %f938, %f960;
	add.f32 	%f5069, %f963, %f951;
	add.f32 	%f5070, %f942, %f5069;
	ld.shared.f32 	%f5071, [%rd273+-160];
	fma.rn.f32 	%f5072, %f4, %f5068, %f5071;
	st.shared.f32 	[%rd273+-160], %f5072;
	ld.shared.v2.f32 	{%f5073, %f5074}, [%rd273+-156];
	fma.rn.f32 	%f5077, %f962, %f5068, %f5073;
	st.shared.f32 	[%rd273+-156], %f5077;
	fma.rn.f32 	%f5078, %f5070, %f5068, %f5074;
	st.shared.f32 	[%rd273+-152], %f5078;
	ld.shared.v2.f32 	{%f5079, %f5080}, [%rd273+-140];
	fma.rn.f32 	%f5083, %f944, %f5068, %f5080;
	fma.rn.f32 	%f5084, %f943, %f5068, %f5079;
	st.shared.v2.f32 	[%rd273+-140], {%f5084, %f5083};
	// begin inline asm
	cvta.to.shared.u64 %rd1043, %rd276;atom.release.shared.exch.b32 %r1671, [%rd1043], %r1660;
	// end inline asm
	add.f32 	%f5085, %f961, %f953;
	add.f32 	%f964, %f941, %f5085;
	add.s64 	%rd277, %rd1015, 72;

$L__BB0_616:
	// begin inline asm
	cvta.to.shared.u64 %rd1049, %rd277;atom.acquire.shared.exch.b32 %r1673, [%rd1049], %r1;
	// end inline asm
	setp.ne.s32 	%p819, %r1673, -1;
	@%p819 bra 	$L__BB0_616;

	mul.f32 	%f5086, %f870, %f910;
	add.f32 	%f5087, %f963, %f955;
	add.f32 	%f5088, %f942, %f5087;
	ld.shared.f32 	%f5089, [%rd273+-1440];
	fma.rn.f32 	%f5090, %f4, %f5086, %f5089;
	st.shared.f32 	[%rd273+-1440], %f5090;
	ld.shared.v2.f32 	{%f5091, %f5092}, [%rd273+-1436];
	fma.rn.f32 	%f5095, %f964, %f5086, %f5091;
	st.shared.f32 	[%rd273+-1436], %f5095;
	fma.rn.f32 	%f5096, %f5088, %f5086, %f5092;
	st.shared.f32 	[%rd273+-1432], %f5096;
	ld.shared.v2.f32 	{%f5097, %f5098}, [%rd273+-1420];
	fma.rn.f32 	%f5101, %f944, %f5086, %f5098;
	fma.rn.f32 	%f5102, %f943, %f5086, %f5097;
	st.shared.v2.f32 	[%rd273+-1420], {%f5102, %f5101};
	// begin inline asm
	cvta.to.shared.u64 %rd1051, %rd277;atom.release.shared.exch.b32 %r1675, [%rd1051], %r1660;
	// end inline asm
	add.f32 	%f5103, %f961, %f957;
	add.f32 	%f965, %f941, %f5103;
	add.s64 	%rd278, %rd277, 640;

$L__BB0_618:
	// begin inline asm
	cvta.to.shared.u64 %rd1053, %rd278;atom.acquire.shared.exch.b32 %r1677, [%rd1053], %r1;
	// end inline asm
	setp.ne.s32 	%p820, %r1677, -1;
	@%p820 bra 	$L__BB0_618;

	ld.param.f32 	%f5223, [g2p2g_param_11];
	mul.f32 	%f5104, %f870, %f923;
	add.f32 	%f5105, %f963, %f959;
	add.f32 	%f5106, %f942, %f5105;
	ld.shared.f32 	%f5107, [%rd273+-800];
	fma.rn.f32 	%f5108, %f4, %f5104, %f5107;
	st.shared.f32 	[%rd273+-800], %f5108;
	ld.shared.v2.f32 	{%f5109, %f5110}, [%rd273+-796];
	fma.rn.f32 	%f5113, %f965, %f5104, %f5109;
	st.shared.f32 	[%rd273+-796], %f5113;
	fma.rn.f32 	%f5114, %f5106, %f5104, %f5110;
	st.shared.f32 	[%rd273+-792], %f5114;
	ld.shared.v2.f32 	{%f5115, %f5116}, [%rd273+-780];
	fma.rn.f32 	%f5119, %f944, %f5104, %f5116;
	fma.rn.f32 	%f5120, %f943, %f5104, %f5115;
	st.shared.v2.f32 	[%rd273+-780], {%f5120, %f5119};
	// begin inline asm
	cvta.to.shared.u64 %rd1055, %rd278;atom.release.shared.exch.b32 %r1679, [%rd1055], %r1660;
	// end inline asm
	add.f32 	%f966, %f855, %f5223;
	mul.f32 	%f967, %f937, %f966;
	add.f32 	%f5121, %f967, %f948;
	add.f32 	%f968, %f941, %f5121;
	add.s64 	%rd279, %rd277, 1360;

$L__BB0_620:
	// begin inline asm
	cvta.to.shared.u64 %rd1057, %rd279;atom.acquire.shared.exch.b32 %r1681, [%rd1057], %r1;
	// end inline asm
	setp.ne.s32 	%p821, %r1681, -1;
	@%p821 bra 	$L__BB0_620;

	mul.f32 	%f5122, %f883, %f936;
	mul.f32 	%f969, %f938, %f966;
	add.f32 	%f5123, %f969, %f951;
	add.f32 	%f5124, %f942, %f5123;
	ld.shared.f32 	%f5125, [%rd273+-80];
	fma.rn.f32 	%f5126, %f4, %f5122, %f5125;
	st.shared.f32 	[%rd273+-80], %f5126;
	ld.shared.v2.f32 	{%f5127, %f5128}, [%rd273+-76];
	fma.rn.f32 	%f5131, %f968, %f5122, %f5127;
	st.shared.f32 	[%rd273+-76], %f5131;
	fma.rn.f32 	%f5132, %f5124, %f5122, %f5128;
	st.shared.f32 	[%rd273+-72], %f5132;
	ld.shared.v2.f32 	{%f5133, %f5134}, [%rd273+-60];
	fma.rn.f32 	%f5137, %f944, %f5122, %f5134;
	fma.rn.f32 	%f5138, %f943, %f5122, %f5133;
	st.shared.v2.f32 	[%rd273+-60], {%f5138, %f5137};
	// begin inline asm
	cvta.to.shared.u64 %rd1059, %rd279;atom.release.shared.exch.b32 %r1683, [%rd1059], %r1660;
	// end inline asm
	add.f32 	%f5139, %f967, %f953;
	add.f32 	%f970, %f941, %f5139;
	add.s64 	%rd280, %rd277, 80;

$L__BB0_622:
	// begin inline asm
	cvta.to.shared.u64 %rd1061, %rd280;atom.acquire.shared.exch.b32 %r1685, [%rd1061], %r1;
	// end inline asm
	setp.ne.s32 	%p822, %r1685, -1;
	@%p822 bra 	$L__BB0_622;

	mul.f32 	%f5140, %f883, %f910;
	add.f32 	%f5141, %f969, %f955;
	add.f32 	%f5142, %f942, %f5141;
	ld.shared.f32 	%f5143, [%rd273+-1360];
	fma.rn.f32 	%f5144, %f4, %f5140, %f5143;
	st.shared.f32 	[%rd273+-1360], %f5144;
	ld.shared.v2.f32 	{%f5145, %f5146}, [%rd273+-1356];
	fma.rn.f32 	%f5149, %f970, %f5140, %f5145;
	st.shared.f32 	[%rd273+-1356], %f5149;
	fma.rn.f32 	%f5150, %f5142, %f5140, %f5146;
	st.shared.f32 	[%rd273+-1352], %f5150;
	ld.shared.v2.f32 	{%f5151, %f5152}, [%rd273+-1340];
	fma.rn.f32 	%f5155, %f944, %f5140, %f5152;
	fma.rn.f32 	%f5156, %f943, %f5140, %f5151;
	st.shared.v2.f32 	[%rd273+-1340], {%f5156, %f5155};
	// begin inline asm
	cvta.to.shared.u64 %rd1063, %rd280;atom.release.shared.exch.b32 %r1687, [%rd1063], %r1660;
	// end inline asm
	add.f32 	%f5157, %f967, %f957;
	add.f32 	%f971, %f941, %f5157;
	add.s64 	%rd281, %rd277, 720;

$L__BB0_624:
	// begin inline asm
	cvta.to.shared.u64 %rd1065, %rd281;atom.acquire.shared.exch.b32 %r1689, [%rd1065], %r1;
	// end inline asm
	setp.ne.s32 	%p823, %r1689, -1;
	@%p823 bra 	$L__BB0_624;

	mul.f32 	%f5158, %f883, %f923;
	add.f32 	%f5159, %f969, %f959;
	add.f32 	%f5160, %f942, %f5159;
	ld.shared.f32 	%f5161, [%rd273+-720];
	fma.rn.f32 	%f5162, %f4, %f5158, %f5161;
	st.shared.f32 	[%rd273+-720], %f5162;
	ld.shared.v2.f32 	{%f5163, %f5164}, [%rd273+-716];
	fma.rn.f32 	%f5167, %f971, %f5158, %f5163;
	st.shared.f32 	[%rd273+-716], %f5167;
	fma.rn.f32 	%f5168, %f5160, %f5158, %f5164;
	st.shared.f32 	[%rd273+-712], %f5168;
	ld.shared.v2.f32 	{%f5169, %f5170}, [%rd273+-700];
	fma.rn.f32 	%f5173, %f944, %f5158, %f5170;
	fma.rn.f32 	%f5174, %f943, %f5158, %f5169;
	st.shared.v2.f32 	[%rd273+-700], {%f5174, %f5173};
	// begin inline asm
	cvta.to.shared.u64 %rd1067, %rd281;atom.release.shared.exch.b32 %r1691, [%rd1067], %r1660;
	// end inline asm
	mov.u16 	%rs35, 0;

$L__BB0_627:
	mul.wide.u32 	%rd1251, %r8, 8;
	ld.param.u64 	%rd1250, [g2p2g_param_7];
	cvta.to.global.u64 	%rd1249, %rd1250;
	add.s64 	%rd1248, %rd1249, %rd1251;
	ld.param.u64 	%rd1247, [g2p2g_param_6];
	mul.wide.u32 	%rd1246, %r8, 32;
	cvta.to.global.u64 	%rd1245, %rd1247;
	add.s64 	%rd1244, %rd1245, %rd1246;
	ld.param.u64 	%rd1243, [g2p2g_param_5];
	cvta.to.global.u64 	%rd1242, %rd1243;
	add.s64 	%rd1241, %rd1242, %rd1251;
	ld.param.u64 	%rd1240, [g2p2g_param_4];
	cvta.to.global.u64 	%rd1239, %rd1240;
	add.s64 	%rd1238, %rd1239, %rd1251;
	ld.param.u64 	%rd1237, [g2p2g_param_3];
	mul.wide.u32 	%rd1236, %r8, 24;
	cvta.to.global.u64 	%rd1235, %rd1237;
	add.s64 	%rd1234, %rd1235, %rd1236;
	st.global.v4.u8 	[%rd1234], {%rs35, %rs8, %rs9, %rs10};
	shr.u64 	%rd1081, %rd64, 32;
	st.global.u32 	[%rd1234+8], %rd1081;
	st.global.u32 	[%rd1234+4], %rd64;
	st.global.u32 	[%rd1234+12], %r9;
	st.global.u64 	[%rd1234+16], %rd65;
	st.global.f32 	[%rd1238], %f115;
	st.global.f32 	[%rd1238+4], %f116;
	add.u64 	%rd1086, %SPL, 96;
	ld.local.u64 	%rd1087, [%rd1086];
	st.global.u32 	[%rd1241], %rd1087;
	shr.u64 	%rd1090, %rd1087, 32;
	st.global.u32 	[%rd1241+4], %rd1090;
	st.global.f32 	[%rd1244], %f4;
	st.global.f32 	[%rd1244+4], %f5;
	st.global.f32 	[%rd1244+8], %f6;
	st.global.f32 	[%rd1244+12], %f5549;
	st.global.f32 	[%rd1244+16], %f5534;
	st.global.f32 	[%rd1244+20], %f5533;
	st.global.f32 	[%rd1244+24], %f5638;
	st.global.f32 	[%rd1244+28], %f5535;
	st.global.u32 	[%rd1248], %r10;
	st.global.u32 	[%rd1248+4], %r1800;

$L__BB0_628:
	shr.u64 	%rd1259, %rd11, 16;
	xor.b64  	%rd1258, %rd1259, %rd11;
	mul.lo.s64 	%rd1257, %rd1258, 2246822507;
	shr.u64 	%rd1256, %rd1257, 13;
	xor.b64  	%rd1255, %rd1256, %rd1257;
	mul.lo.s64 	%rd1254, %rd1255, 3266489909;
	shr.u64 	%rd1253, %rd1254, 16;
	xor.b64  	%rd1252, %rd1253, %rd1254;
	ld.param.u32 	%r1727, [g2p2g_param_11+40];
	bar.sync 	0;
	cvt.u64.u32 	%rd1096, %r1727;
	add.s64 	%rd282, %rd1096, -1;
	and.b64  	%rd1384, %rd1252, %rd282;
	shl.b64 	%rd1097, %rd1384, 4;
	add.s64 	%rd1098, %rd5, %rd1097;
	ld.global.u64 	%rd284, [%rd1098];
	setp.eq.s64 	%p824, %rd284, %rd11;
	@%p824 bra 	$L__BB0_634;

	setp.eq.s64 	%p825, %rd284, -1;
	@%p825 bra 	$L__BB0_633;

$L__BB0_631:
	add.s64 	%rd1099, %rd1384, 1;
	and.b64  	%rd1384, %rd1099, %rd282;
	shl.b64 	%rd1100, %rd1384, 4;
	add.s64 	%rd1101, %rd5, %rd1100;
	ld.global.u64 	%rd287, [%rd1101];
	setp.eq.s64 	%p826, %rd287, %rd11;
	@%p826 bra 	$L__BB0_634;

	setp.ne.s64 	%p827, %rd287, -1;
	@%p827 bra 	$L__BB0_631;

$L__BB0_633:
	trap;

$L__BB0_634:
	cvt.u64.u32 	%rd1274, %r3;
	mov.u32 	%r1728, %ntid.x;
	cvt.u64.u32 	%rd1102, %r1;
	mul.lo.s64 	%rd1104, %rd1274, %rd1102;
	and.b64  	%rd289, %rd1104, 15;
	add.s64 	%rd290, %rd289, %rd1274;
	setp.gt.u32 	%p828, %r1728, 64;
	@%p828 bra 	$L__BB0_651;

	mul.wide.u32 	%rd1260, %r3, %r1;
	shl.b64 	%rd1105, %rd1384, 4;
	add.s64 	%rd1106, %rd5, %rd1105;
	shr.u64 	%rd1108, %rd1260, 2;
	and.b64  	%rd293, %rd1108, 4;
	shr.u64 	%rd1109, %rd1260, 3;
	and.b64  	%rd294, %rd1109, 4;
	ld.global.u32 	%r1701, [%rd1106+8];
	mul.wide.u32 	%rd295, %r1701, 16;
	add.s64 	%rd1110, %rd289, 1;
	max.u64 	%rd296, %rd1110, %rd290;
	sub.s64 	%rd1111, %rd296, %rd1260;
	and.b64  	%rd1387, %rd1111, 3;
	setp.eq.s64 	%p829, %rd1387, 0;
	mov.u64 	%rd1393, %rd289;
	@%p829 bra 	$L__BB0_640;

	mov.u64 	%rd1386, %rd289;

$L__BB0_637:
	.pragma "nounroll";
	add.s64 	%rd1393, %rd1386, 1;
	bfe.u64 	%rd1112, %rd1386, 2, 2;
	and.b64  	%rd1113, %rd1386, 3;
	or.b64  	%rd1114, %rd1113, %rd293;
	or.b64  	%rd1115, %rd1112, %rd294;
	shl.b64 	%rd1116, %rd1115, 3;
	or.b64  	%rd301, %rd1114, %rd1116;
	or.b64  	%rd1117, %rd1113, %rd295;
	and.b64  	%rd1118, %rd1386, 12;
	or.b64  	%rd302, %rd1117, %rd1118;
	setp.le.u64 	%p830, %rd355, %rd302;
	@%p830 bra 	$L__BB0_639;

	shl.b64 	%rd1129, %rd302, 6;
	add.s64 	%rd1120, %rd349, %rd1129;
	mul.lo.s64 	%rd1130, %rd301, 80;
	mov.u64 	%rd1131, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1132, %rd1131, %rd1130;
	ld.shared.u32 	%r1702, [%rd1132+20];
	// begin inline asm
	cvta.to.global.u64 %rd1119, %rd1120;red.global.add.f32 [%rd1119], %r1702;
	// end inline asm
	add.s64 	%rd1122, %rd1120, 4;
	ld.shared.u64 	%rd1133, [%rd1132+24];
	cvt.u32.u64 	%r1703, %rd1133;
	shr.u64 	%rd1134, %rd1133, 32;
	cvt.u32.u64 	%r1704, %rd1134;
	// begin inline asm
	cvta.to.global.u64 %rd1121, %rd1122;red.global.add.f32 [%rd1121], %r1703;
	// end inline asm
	add.s64 	%rd1124, %rd1120, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1123, %rd1124;red.global.add.f32 [%rd1123], %r1704;
	// end inline asm
	add.s64 	%rd1126, %rd1120, 12;
	ld.shared.u32 	%r1705, [%rd1132+44];
	// begin inline asm
	cvta.to.global.u64 %rd1125, %rd1126;red.global.add.f32 [%rd1125], %r1705;
	// end inline asm
	add.s64 	%rd1128, %rd1120, 16;
	ld.shared.u32 	%r1706, [%rd1132+40];
	// begin inline asm
	cvta.to.global.u64 %rd1127, %rd1128;red.global.add.f32 [%rd1127], %r1706;
	// end inline asm

$L__BB0_639:
	add.s64 	%rd1387, %rd1387, -1;
	setp.ne.s64 	%p831, %rd1387, 0;
	mov.u64 	%rd1386, %rd1393;
	@%p831 bra 	$L__BB0_637;

$L__BB0_640:
	not.b64 	%rd1135, %rd289;
	add.s64 	%rd1136, %rd296, %rd1135;
	setp.lt.u64 	%p832, %rd1136, 3;
	@%p832 bra 	$L__BB0_651;

	add.s64 	%rd1137, %rd1393, 3;
	and.b64  	%rd1138, %rd1137, 3;
	and.b64  	%rd1139, %rd1393, 3;
	xor.b64  	%rd1140, %rd1139, 2;
	add.s64 	%rd1141, %rd1393, 1;
	and.b64  	%rd1142, %rd1141, 3;
	or.b64  	%rd305, %rd1139, %rd293;
	or.b64  	%rd306, %rd1139, %rd295;
	or.b64  	%rd307, %rd1142, %rd293;
	or.b64  	%rd308, %rd1142, %rd295;
	or.b64  	%rd309, %rd1140, %rd293;
	or.b64  	%rd310, %rd1140, %rd295;
	or.b64  	%rd311, %rd1138, %rd293;
	or.b64  	%rd312, %rd1138, %rd295;
	shr.u64 	%rd1392, %rd1137, 2;
	add.s64 	%rd1143, %rd1393, 2;
	shr.u64 	%rd1391, %rd1143, 2;
	shr.u64 	%rd1390, %rd1393, 2;
	shr.u64 	%rd1389, %rd1141, 2;

$L__BB0_642:
	and.b64  	%rd322, %rd1390, 3;
	shl.b64 	%rd1144, %rd1390, 2;
	and.b64  	%rd1145, %rd1144, 12;
	or.b64  	%rd323, %rd306, %rd1145;
	setp.le.u64 	%p833, %rd355, %rd323;
	@%p833 bra 	$L__BB0_644;

	shl.b64 	%rd1156, %rd323, 6;
	add.s64 	%rd1147, %rd349, %rd1156;
	or.b64  	%rd1157, %rd322, %rd294;
	shl.b64 	%rd1158, %rd1157, 3;
	or.b64  	%rd1159, %rd305, %rd1158;
	mul.lo.s64 	%rd1160, %rd1159, 80;
	mov.u64 	%rd1161, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1162, %rd1161, %rd1160;
	ld.shared.u32 	%r1707, [%rd1162+20];
	// begin inline asm
	cvta.to.global.u64 %rd1146, %rd1147;red.global.add.f32 [%rd1146], %r1707;
	// end inline asm
	add.s64 	%rd1149, %rd1147, 4;
	ld.shared.u64 	%rd1163, [%rd1162+24];
	cvt.u32.u64 	%r1708, %rd1163;
	shr.u64 	%rd1164, %rd1163, 32;
	cvt.u32.u64 	%r1709, %rd1164;
	// begin inline asm
	cvta.to.global.u64 %rd1148, %rd1149;red.global.add.f32 [%rd1148], %r1708;
	// end inline asm
	add.s64 	%rd1151, %rd1147, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1150, %rd1151;red.global.add.f32 [%rd1150], %r1709;
	// end inline asm
	add.s64 	%rd1153, %rd1147, 12;
	ld.shared.u32 	%r1710, [%rd1162+44];
	// begin inline asm
	cvta.to.global.u64 %rd1152, %rd1153;red.global.add.f32 [%rd1152], %r1710;
	// end inline asm
	add.s64 	%rd1155, %rd1147, 16;
	ld.shared.u32 	%r1711, [%rd1162+40];
	// begin inline asm
	cvta.to.global.u64 %rd1154, %rd1155;red.global.add.f32 [%rd1154], %r1711;
	// end inline asm

$L__BB0_644:
	and.b64  	%rd324, %rd1389, 3;
	shl.b64 	%rd1165, %rd1389, 2;
	and.b64  	%rd1166, %rd1165, 12;
	or.b64  	%rd325, %rd308, %rd1166;
	setp.le.u64 	%p834, %rd355, %rd325;
	@%p834 bra 	$L__BB0_646;

	shl.b64 	%rd1177, %rd325, 6;
	add.s64 	%rd1168, %rd349, %rd1177;
	or.b64  	%rd1178, %rd324, %rd294;
	shl.b64 	%rd1179, %rd1178, 3;
	or.b64  	%rd1180, %rd307, %rd1179;
	mul.lo.s64 	%rd1181, %rd1180, 80;
	mov.u64 	%rd1182, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1183, %rd1182, %rd1181;
	ld.shared.u32 	%r1712, [%rd1183+20];
	// begin inline asm
	cvta.to.global.u64 %rd1167, %rd1168;red.global.add.f32 [%rd1167], %r1712;
	// end inline asm
	add.s64 	%rd1170, %rd1168, 4;
	ld.shared.u64 	%rd1184, [%rd1183+24];
	cvt.u32.u64 	%r1713, %rd1184;
	shr.u64 	%rd1185, %rd1184, 32;
	cvt.u32.u64 	%r1714, %rd1185;
	// begin inline asm
	cvta.to.global.u64 %rd1169, %rd1170;red.global.add.f32 [%rd1169], %r1713;
	// end inline asm
	add.s64 	%rd1172, %rd1168, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1171, %rd1172;red.global.add.f32 [%rd1171], %r1714;
	// end inline asm
	add.s64 	%rd1174, %rd1168, 12;
	ld.shared.u32 	%r1715, [%rd1183+44];
	// begin inline asm
	cvta.to.global.u64 %rd1173, %rd1174;red.global.add.f32 [%rd1173], %r1715;
	// end inline asm
	add.s64 	%rd1176, %rd1168, 16;
	ld.shared.u32 	%r1716, [%rd1183+40];
	// begin inline asm
	cvta.to.global.u64 %rd1175, %rd1176;red.global.add.f32 [%rd1175], %r1716;
	// end inline asm

$L__BB0_646:
	and.b64  	%rd326, %rd1391, 3;
	shl.b64 	%rd1186, %rd1391, 2;
	and.b64  	%rd1187, %rd1186, 12;
	or.b64  	%rd327, %rd310, %rd1187;
	setp.le.u64 	%p835, %rd355, %rd327;
	@%p835 bra 	$L__BB0_648;

	shl.b64 	%rd1198, %rd327, 6;
	add.s64 	%rd1189, %rd349, %rd1198;
	or.b64  	%rd1199, %rd326, %rd294;
	shl.b64 	%rd1200, %rd1199, 3;
	or.b64  	%rd1201, %rd309, %rd1200;
	mul.lo.s64 	%rd1202, %rd1201, 80;
	mov.u64 	%rd1203, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1204, %rd1203, %rd1202;
	ld.shared.u32 	%r1717, [%rd1204+20];
	// begin inline asm
	cvta.to.global.u64 %rd1188, %rd1189;red.global.add.f32 [%rd1188], %r1717;
	// end inline asm
	add.s64 	%rd1191, %rd1189, 4;
	ld.shared.u64 	%rd1205, [%rd1204+24];
	cvt.u32.u64 	%r1718, %rd1205;
	shr.u64 	%rd1206, %rd1205, 32;
	cvt.u32.u64 	%r1719, %rd1206;
	// begin inline asm
	cvta.to.global.u64 %rd1190, %rd1191;red.global.add.f32 [%rd1190], %r1718;
	// end inline asm
	add.s64 	%rd1193, %rd1189, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1192, %rd1193;red.global.add.f32 [%rd1192], %r1719;
	// end inline asm
	add.s64 	%rd1195, %rd1189, 12;
	ld.shared.u32 	%r1720, [%rd1204+44];
	// begin inline asm
	cvta.to.global.u64 %rd1194, %rd1195;red.global.add.f32 [%rd1194], %r1720;
	// end inline asm
	add.s64 	%rd1197, %rd1189, 16;
	ld.shared.u32 	%r1721, [%rd1204+40];
	// begin inline asm
	cvta.to.global.u64 %rd1196, %rd1197;red.global.add.f32 [%rd1196], %r1721;
	// end inline asm

$L__BB0_648:
	add.s64 	%rd1393, %rd1393, 4;
	and.b64  	%rd329, %rd1392, 3;
	shl.b64 	%rd1207, %rd1392, 2;
	and.b64  	%rd1208, %rd1207, 12;
	or.b64  	%rd330, %rd312, %rd1208;
	setp.le.u64 	%p836, %rd355, %rd330;
	@%p836 bra 	$L__BB0_650;

	shl.b64 	%rd1219, %rd330, 6;
	add.s64 	%rd1210, %rd349, %rd1219;
	or.b64  	%rd1220, %rd329, %rd294;
	shl.b64 	%rd1221, %rd1220, 3;
	or.b64  	%rd1222, %rd311, %rd1221;
	mul.lo.s64 	%rd1223, %rd1222, 80;
	mov.u64 	%rd1224, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1225, %rd1224, %rd1223;
	ld.shared.u32 	%r1722, [%rd1225+20];
	// begin inline asm
	cvta.to.global.u64 %rd1209, %rd1210;red.global.add.f32 [%rd1209], %r1722;
	// end inline asm
	add.s64 	%rd1212, %rd1210, 4;
	ld.shared.u64 	%rd1226, [%rd1225+24];
	cvt.u32.u64 	%r1723, %rd1226;
	shr.u64 	%rd1227, %rd1226, 32;
	cvt.u32.u64 	%r1724, %rd1227;
	// begin inline asm
	cvta.to.global.u64 %rd1211, %rd1212;red.global.add.f32 [%rd1211], %r1723;
	// end inline asm
	add.s64 	%rd1214, %rd1210, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1213, %rd1214;red.global.add.f32 [%rd1213], %r1724;
	// end inline asm
	add.s64 	%rd1216, %rd1210, 12;
	ld.shared.u32 	%r1725, [%rd1225+44];
	// begin inline asm
	cvta.to.global.u64 %rd1215, %rd1216;red.global.add.f32 [%rd1215], %r1725;
	// end inline asm
	add.s64 	%rd1218, %rd1210, 16;
	ld.shared.u32 	%r1726, [%rd1225+40];
	// begin inline asm
	cvta.to.global.u64 %rd1217, %rd1218;red.global.add.f32 [%rd1217], %r1726;
	// end inline asm

$L__BB0_650:
	add.s64 	%rd1392, %rd1392, 1;
	add.s64 	%rd1391, %rd1391, 1;
	add.s64 	%rd1390, %rd1390, 1;
	add.s64 	%rd1389, %rd1389, 1;
	setp.lt.u64 	%p837, %rd1393, %rd290;
	@%p837 bra 	$L__BB0_642;

$L__BB0_651:
	ret;

$L__BB0_245:
	abs.f32 	%f5213, %f255;
	setp.neu.f32 	%p350, %f5213, 0f7F800000;
	@%p350 bra 	$L__BB0_248;

	selp.f32 	%f5509, 0fFF800000, 0f7F800000, %p8;

$L__BB0_248:
	selp.f32 	%f2523, 0f3F800000, %f5509, %p324;
	div.rn.f32 	%f2524, %f2523, %f253;
	mul.f32 	%f2525, %f297, %f2524;
	div.rn.f32 	%f2526, %f270, %f281;
	div.rn.f32 	%f2527, %f271, %f281;
	fma.rn.f32 	%f2528, %f2526, %f2525, %f269;
	fma.rn.f32 	%f2529, %f2527, %f2525, %f269;
	sqrt.rn.f32 	%f2530, %f2528;
	sqrt.rn.f32 	%f2531, %f2529;
	mov.b64 	{%r882, %r883}, %rd145;
	mov.b64 	{%r884, %r885}, %rd144;
	mov.b32 	%f2532, %r884;
	mul.f32 	%f2533, %f2532, %f2530;
	mov.b32 	%f2534, %r885;
	mul.f32 	%f2535, %f2534, %f2530;
	mov.b32 	%f2536, %r882;
	mul.f32 	%f2537, %f2536, %f2531;
	mov.b32 	%f2538, %r883;
	mul.f32 	%f2539, %f2538, %f2531;
	mov.b64 	{%r886, %r887}, %rd147;
	mov.b64 	{%r888, %r889}, %rd146;
	mov.b32 	%f2540, %r888;
	mov.b32 	%f2541, %r889;
	mul.f32 	%f2542, %f2541, %f2537;
	mul.f32 	%f2543, %f2541, %f2539;
	mov.b32 	%f2544, %r886;
	mov.b32 	%f2545, %r887;
	mul.f32 	%f2546, %f2545, %f2537;
	mul.f32 	%f2547, %f2545, %f2539;
	fma.rn.f32 	%f2548, %f2540, %f2535, %f2543;
	mov.b32 	%r890, %f2548;
	fma.rn.f32 	%f2549, %f2540, %f2533, %f2542;
	mov.b32 	%r891, %f2549;
	fma.rn.f32 	%f2550, %f2544, %f2535, %f2547;
	mov.b32 	%r892, %f2550;
	fma.rn.f32 	%f2551, %f2544, %f2533, %f2546;
	mov.b32 	%r893, %f2551;
	mov.b64 	%rd1343, {%r893, %r892};
	mov.b64 	%rd1342, {%r891, %r890};

$L__BB0_283:
	add.u64 	%rd1289, %SPL, 80;
	mov.b64 	{%r954, %r955}, %rd1343;
	mov.b64 	{%r956, %r957}, %rd1342;
	mov.b32 	%f5534, %r957;
	mov.b32 	%f5533, %r954;
	st.local.v2.u64 	[%rd1289], {%rd1342, %rd1343};
	st.f32 	[%rd131], %f5520;
	bra.uni 	$L__BB0_341;

$L__BB0_653:
	trap;

$L__BB0_652:
	trap;

$L__BB0_189:
	trap;

$L__BB0_465:
	trap;

}
	// .globl	grid_update
.visible .entry grid_update(
	.param .f32 grid_update_param_0,
	.param .align 8 .b8 grid_update_param_1[72],
	.param .u64 grid_update_param_2,
	.param .u64 grid_update_param_3,
	.param .align 4 .b8 grid_update_param_4[8]
)
{
	.local .align 16 .b8 	__local_depot1[736];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<351>;
	.reg .b16 	%rs<131>;
	.reg .f32 	%f<719>;
	.reg .b32 	%r<665>;
	.reg .b64 	%rd<1561>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f187, [grid_update_param_0];
	ld.param.u64 	%rd61, [grid_update_param_2];
	ld.param.u64 	%rd58, [grid_update_param_3];
	ld.param.f32 	%f190, [grid_update_param_4+4];
	ld.param.f32 	%f189, [grid_update_param_4];
	ld.param.u64 	%rd619, [grid_update_param_1+64];
	ld.param.u64 	%rd614, [grid_update_param_1+16];
	ld.param.u64 	%rd613, [grid_update_param_1+8];
	ld.param.f32 	%f188, [grid_update_param_1];
	cvta.to.global.u64 	%rd1368, %rd61;
	add.u64 	%rd2, %SPL, 16;
	add.u64 	%rd3, %SPL, 16;
	add.u64 	%rd4, %SPL, 208;
	add.u64 	%rd7, %SPL, 0;
	add.u64 	%rd8, %SPL, 0;
	add.u64 	%rd9, %SPL, 0;
	add.u64 	%rd10, %SPL, 0;
	add.u64 	%rd11, %SPL, 0;
	add.u64 	%rd12, %SPL, 0;
	add.u64 	%rd13, %SPL, 16;
	add.u64 	%rd14, %SPL, 160;
	add.u64 	%rd15, %SPL, 176;
	add.u64 	%rd16, %SPL, 208;
	add.u64 	%rd17, %SPL, 728;
	mov.u32 	%r180, %tid.y;
	mov.u32 	%r181, %tid.x;
	mov.u32 	%r182, %ctaid.x;
	cvt.u64.u32 	%rd19, %r182;
	mul.wide.u32 	%rd638, %r182, 16;
	cvt.u64.u32 	%rd20, %r181;
	add.s64 	%rd639, %rd20, %rd638;
	cvt.u64.u32 	%rd21, %r180;
	mul.wide.u32 	%rd640, %r180, 4;
	add.s64 	%rd22, %rd639, %rd640;
	setp.le.u64 	%p13, %rd619, %rd22;
	@%p13 bra 	$L__BB1_259;

	cvta.to.global.u64 	%rd641, %rd614;
	mul.lo.s64 	%rd642, %rd19, 24;
	add.s64 	%rd643, %rd641, %rd642;
	ld.global.u64 	%rd644, [%rd643];
	cvta.to.global.u64 	%rd645, %rd613;
	shr.u64 	%rd646, %rd644, 30;
	and.b64  	%rd647, %rd646, 17179869180;
	add.s64 	%rd648, %rd21, %rd647;
	add.s64 	%rd649, %rd648, -8589934592;
	shl.b64 	%rd650, %rd644, 2;
	and.b64  	%rd651, %rd650, 17179869180;
	add.s64 	%rd652, %rd20, %rd651;
	add.s64 	%rd653, %rd652, -8589934592;
	shl.b64 	%rd654, %rd22, 6;
	cvt.rn.f32.s64 	%f191, %rd653;
	cvt.rn.f32.s64 	%f192, %rd649;
	mul.f32 	%f2, %f188, %f191;
	mul.f32 	%f3, %f188, %f192;
	add.s64 	%rd655, %rd645, %rd654;
	add.s64 	%rd23, %rd655, 4;
	ld.global.f32 	%f193, [%rd655];
	mul.f32 	%f194, %f189, %f193;
	mul.f32 	%f195, %f190, %f193;
	ld.global.u32 	%rd656, [%rd655+4];
	ld.global.u32 	%rd657, [%rd655+8];
	bfi.b64 	%rd658, %rd657, %rd656, 32, 32;
	cvt.u32.u64 	%r183, %rd658;
	shr.u64 	%rd659, %rd658, 32;
	cvt.u32.u64 	%r184, %rd659;
	mov.b32 	%f196, %r183;
	fma.rn.f32 	%f197, %f194, %f187, %f196;
	mov.b32 	%f198, %r184;
	fma.rn.f32 	%f199, %f195, %f187, %f198;
	setp.eq.f32 	%p14, %f193, 0f00000000;
	rcp.rn.f32 	%f200, %f193;
	selp.f32 	%f201, 0f00000000, %f200, %p14;
	mul.f32 	%f4, %f201, %f197;
	mul.f32 	%f5, %f201, %f199;
	ld.global.u64 	%rd1557, [%rd655+24];
	setp.ne.s64 	%p15, %rd1557, 0;
	@%p15 bra 	$L__BB1_242;

	add.f32 	%f6, %f188, %f188;
	add.s64 	%rd26, %rd7, 8;
	add.s64 	%rd27, %rd8, 8;
	add.s64 	%rd28, %rd9, 8;
	add.s64 	%rd29, %rd10, 8;
	add.s64 	%rd30, %rd11, 8;
	add.s64 	%rd31, %rd12, 8;
	add.s64 	%rd32, %rd17, 8;
	mov.u64 	%rd1371, 0;
	add.s64 	%rd34, %rd4, 4;
	add.s64 	%rd37, %rd4, 44;
	add.s64 	%rd39, %rd2, 8;
	mov.u16 	%rs30, 2;
	mov.pred 	%p312, 0;
	mov.pred 	%p311, -1;
	mov.u16 	%rs1, %rs30;
	bra.uni 	$L__BB1_3;

$L__BB1_239:
	add.s64 	%rd1371, %rd57, 1;
	add.s64 	%rd1368, %rd54, 280;
	and.b16  	%rs1, %rs28, 1;
	mov.b32 	%r529, %f176;
	cvt.u64.u32 	%rd1240, %r529;
	mov.b32 	%r530, %f175;
	cvt.u64.u32 	%rd1241, %r530;
	bfi.b64 	%rd49, %rd1240, %rd1241, 32, 32;
	mov.u64 	%rd48, %rd57;

$L__BB1_3:
	and.b16  	%rs31, %rs1, 255;
	setp.eq.s16 	%p16, %rs31, 2;
	selp.f32 	%f8, 0f7F7FFFFF, %f699, %p16;

$L__BB1_5:
	mov.u64 	%rd57, %rd1371;
	mov.u64 	%rd54, %rd1368;
	setp.eq.s64 	%p17, %rd58, 0;
	@%p17 bra 	$L__BB1_240;

	add.s64 	%rd58, %rd58, -1;
	setp.eq.s64 	%p18, %rd61, 0;
	@%p18 bra 	$L__BB1_240;

	add.s64 	%rd1371, %rd57, 1;
	add.s64 	%rd1368, %rd54, 280;
	add.s64 	%rd61, %rd61, 280;
	ld.global.u32 	%r185, [%rd54+272];
	setp.eq.s32 	%p19, %r185, 3;
	@%p19 bra 	$L__BB1_5;

	ld.global.u16 	%rs33, [%rd54];
	setp.gt.s16 	%p20, %rs33, 1;
	@%p20 bra 	$L__BB1_11;

	setp.eq.s16 	%p23, %rs33, 0;
	@%p23 bra 	$L__BB1_219;

	setp.eq.s16 	%p24, %rs33, 1;
	mov.u16 	%rs130, %rs30;
	@%p24 bra 	$L__BB1_181;
	bra.uni 	$L__BB1_237;

$L__BB1_181:
	ld.global.f32 	%f116, [%rd54+256];
	sub.f32 	%f493, %f2, %f116;
	ld.global.f32 	%f117, [%rd54+260];
	sub.f32 	%f494, %f3, %f117;
	ld.global.f32 	%f495, [%rd54+252];
	ld.global.f32 	%f118, [%rd54+248];
	mul.f32 	%f496, %f494, %f495;
	fma.rn.f32 	%f119, %f493, %f118, %f496;
	mul.f32 	%f497, %f493, %f495;
	mul.f32 	%f498, %f494, %f118;
	sub.f32 	%f120, %f498, %f497;
	mov.b32 	%r142, %f119;
	mov.b32 	%r143, %f120;
	ld.global.u64 	%rd550, [%rd54+56];
	ld.global.u64 	%rd549, [%rd54+48];
	sub.f32 	%f499, %f119, %f6;
	sub.f32 	%f500, %f120, %f6;
	mov.b32 	%r457, %f499;
	mov.b32 	%r458, %f500;
	cvt.u64.u32 	%rd1166, %r458;
	cvt.u64.u32 	%rd1167, %r457;
	add.f32 	%f501, %f6, %f119;
	add.f32 	%f502, %f6, %f120;
	mov.b32 	%r459, %f501;
	mov.b32 	%r460, %f502;
	cvt.u64.u32 	%rd1168, %r460;
	cvt.u64.u32 	%rd1169, %r459;
	bfi.b64 	%rd1170, %rd1166, %rd1167, 32, 32;
	mov.b64 	{%r461, %r462}, %rd1170;
	bfi.b64 	%rd1171, %rd1168, %rd1169, 32, 32;
	mov.b64 	{%r463, %r464}, %rd1171;
	mov.u16 	%rs130, 2;
	st.local.u8 	[%rd16+8], %rs130;
	mov.b32 	%f124, %r464;
	mov.b32 	%f122, %r462;
	mov.b32 	%f123, %r463;
	mov.b32 	%f121, %r461;
	ld.global.v2.f32 	{%f503, %f504}, [%rd54+40];
	div.rn.f32 	%f127, %f121, %f503;
	div.rn.f32 	%f128, %f123, %f503;
	ld.global.u64 	%rd552, [%rd54+16];
	cvt.rn.f32.u64 	%f505, %rd552;
	add.f32 	%f506, %f505, 0fBF800000;
	rcp.rn.f32 	%f129, %f506;
	setp.lt.f32 	%p242, %f128, 0fBF000000;
	setp.gt.f32 	%p243, %f127, 0f3F000000;
	or.pred  	%p244, %p243, %p242;
	@%p244 bra 	$L__BB1_213;

	add.f32 	%f507, %f127, 0f3F000000;
	div.rn.f32 	%f508, %f507, %f129;
	cvt.rmi.f32.f32 	%f509, %f508;
	add.s64 	%rd1172, %rd552, -2;
	cvt.rn.f32.u64 	%f510, %rd1172;
	setp.gt.f32 	%p245, %f509, 0f00000000;
	setp.lt.f32 	%p246, %f509, %f510;
	selp.f32 	%f511, %f509, %f510, %p246;
	selp.f32 	%f512, %f511, 0f00000000, %p245;
	setp.gt.f32 	%p247, %f512, 0f5F7FFFFF;
	max.f32 	%f513, %f512, 0f00000000;
	cvt.rzi.u64.f32 	%rd1173, %f513;
	selp.b64 	%rd558, -1, %rd1173, %p247;
	add.f32 	%f514, %f128, 0f3F000000;
	div.rn.f32 	%f515, %f514, %f129;
	cvt.rpi.f32.f32 	%f516, %f515;
	add.s64 	%rd1174, %rd552, -1;
	cvt.rn.f32.u64 	%f517, %rd1174;
	setp.gt.f32 	%p248, %f516, 0f00000000;
	setp.lt.f32 	%p249, %f516, %f517;
	selp.f32 	%f518, %f516, %f517, %p249;
	selp.f32 	%f519, %f518, 0f00000000, %p248;
	setp.gt.f32 	%p250, %f519, 0f5F7FFFFF;
	max.f32 	%f520, %f519, 0f00000000;
	cvt.rzi.u64.f32 	%rd1175, %f520;
	selp.b64 	%rd554, -1, %rd1175, %p250;
	setp.ge.u64 	%p251, %rd558, %rd554;
	@%p251 bra 	$L__BB1_213;

	div.rn.f32 	%f130, %f122, %f504;
	div.rn.f32 	%f131, %f124, %f504;
	ld.global.u64 	%rd555, [%rd54+32];
	ld.global.u64 	%rd556, [%rd54+24];
	ld.global.u64 	%rd557, [%rd54+8];
	ld.local.v4.u32 	{%r659, %r660, %r661, %r470}, [%rd16];
	mov.f32 	%f715, 0f7F7FFFFF;

$L__BB1_184:
	setp.gt.u64 	%p252, %rd555, %rd558;
	@%p252 bra 	$L__BB1_186;
	bra.uni 	$L__BB1_185;

$L__BB1_186:
	add.s64 	%rd1176, %rd556, %rd558;
	ld.u8 	%rs102, [%rd1176];
	setp.eq.s16 	%p253, %rs102, 0;
	@%p253 bra 	$L__BB1_211;

	cvt.rn.f32.u64 	%f522, %rd558;
	fma.rn.f32 	%f135, %f129, %f522, 0fBF000000;
	setp.gt.u64 	%p254, %rd552, %rd558;
	@%p254 bra 	$L__BB1_189;
	bra.uni 	$L__BB1_188;

$L__BB1_189:
	shl.b64 	%rd1177, %rd558, 2;
	add.s64 	%rd559, %rd557, %rd1177;
	ld.f32 	%f136, [%rd559];
	add.s64 	%rd1178, %rd558, 1;
	setp.gt.u64 	%p255, %rd552, %rd1178;
	@%p255 bra 	$L__BB1_191;
	bra.uni 	$L__BB1_190;

$L__BB1_191:
	ld.f32 	%f137, [%rd559+4];
	setp.gt.f32 	%p256, %f137, %f131;
	setp.gt.f32 	%p257, %f136, %f131;
	and.pred  	%p258, %p257, %p256;
	@%p258 bra 	$L__BB1_211;

	setp.lt.f32 	%p259, %f136, %f130;
	setp.lt.f32 	%p260, %f137, %f130;
	and.pred  	%p261, %p259, %p260;
	@%p261 bra 	$L__BB1_211;

	cvt.rn.f32.u64 	%f693, %rd558;
	fma.rn.f32 	%f692, %f129, %f693, 0fBF000000;
	mul.f32 	%f523, %f503, %f692;
	mov.b32 	%r471, %f523;
	mul.f32 	%f140, %f504, %f136;
	mov.b32 	%r472, %f140;
	cvt.u64.u32 	%rd1179, %r472;
	cvt.u64.u32 	%rd1180, %r471;
	add.f32 	%f524, %f129, %f692;
	mul.f32 	%f138, %f503, %f524;
	mov.b32 	%r657, %f138;
	mul.f32 	%f525, %f504, %f137;
	mov.b32 	%r473, %f525;
	cvt.u64.u32 	%rd1181, %r473;
	cvt.u64.u32 	%rd1182, %r657;
	bfi.b64 	%rd1183, %rd1181, %rd1182, 32, 32;
	bfi.b64 	%rd1184, %rd1179, %rd1180, 32, 32;
	cvt.u32.u64 	%r151, %rd1184;
	mov.b32 	%f139, %r151;
	sub.f32 	%f141, %f138, %f139;
	sub.f32 	%f142, %f525, %f140;
	sub.f32 	%f526, %f119, %f139;
	sub.f32 	%f527, %f120, %f140;
	mul.f32 	%f528, %f142, %f527;
	fma.rn.f32 	%f143, %f141, %f526, %f528;
	mul.f32 	%f529, %f142, %f142;
	fma.rn.f32 	%f530, %f141, %f141, %f529;
	add.f32 	%f144, %f530, 0f00000000;
	setp.gtu.f32 	%p262, %f143, 0f00000000;
	mov.b64 	{%r474, %r658}, %rd1184;
	mov.b64 	{%r475, %r153}, %rd1183;
	@%p262 bra 	$L__BB1_195;
	bra.uni 	$L__BB1_194;

$L__BB1_195:
	setp.ltu.f32 	%p263, %f143, %f144;
	@%p263 bra 	$L__BB1_197;
	bra.uni 	$L__BB1_196;

$L__BB1_197:
	setp.eq.f32 	%p264, %f144, 0f00000000;
	@%p264 bra 	$L__BB1_210;

	cvt.u32.u64 	%r592, %rd1184;
	mov.b32 	%f698, %r592;
	div.rn.f32 	%f531, %f143, %f144;
	fma.rn.f32 	%f713, %f141, %f531, %f698;
	mov.b32 	%r657, %f713;
	fma.rn.f32 	%f714, %f142, %f531, %f140;
	mov.b32 	%r658, %f714;
	bra.uni 	$L__BB1_199;

$L__BB1_194:
	cvt.u32.u64 	%r657, %rd1184;
	mov.b32 	%f713, %r657;
	mov.b32 	%f714, %r658;
	bra.uni 	$L__BB1_199;

$L__BB1_196:
	cvt.rn.f32.u64 	%f697, %rd558;
	add.f32 	%f696, %f129, %f692;
	mul.f32 	%f713, %f503, %f696;
	mov.b32 	%f714, %r153;
	mov.u32 	%r658, %r153;

$L__BB1_199:
	setp.eq.f32 	%p265, %f119, %f713;
	@%p265 bra 	$L__BB1_203;
	bra.uni 	$L__BB1_200;

$L__BB1_203:
	setp.eq.f32 	%p275, %f714, %f120;
	mov.pred 	%p348, %p311;
	@%p275 bra 	$L__BB1_207;

	and.b32  	%r591, %r143, 2147483647;
	mov.b32 	%f694, %r591;
	setp.eq.f32 	%p277, %f694, 0f7F800000;
	and.b32  	%r477, %r658, 2147483647;
	mov.b32 	%f538, %r477;
	setp.eq.f32 	%p278, %f538, 0f7F800000;
	or.pred  	%p279, %p277, %p278;
	mov.pred 	%p348, %p312;
	@%p279 bra 	$L__BB1_207;

	sub.f32 	%f539, %f714, %f120;
	abs.f32 	%f152, %f539;
	setp.le.f32 	%p281, %f152, 0f34000000;
	mov.pred 	%p348, %p311;
	@%p281 bra 	$L__BB1_207;

	abs.f32 	%f540, %f714;
	abs.f32 	%f541, %f120;
	setp.gt.f32 	%p282, %f541, %f540;
	selp.f32 	%f542, %f541, %f540, %p282;
	mul.f32 	%f543, %f542, 0f34000000;
	setp.le.f32 	%p348, %f152, %f543;
	bra.uni 	$L__BB1_207;

$L__BB1_200:
	and.b32  	%r590, %r142, 2147483647;
	mov.b32 	%f691, %r590;
	setp.eq.f32 	%p267, %f691, 0f7F800000;
	and.b32  	%r476, %r657, 2147483647;
	mov.b32 	%f532, %r476;
	setp.eq.f32 	%p268, %f532, 0f7F800000;
	or.pred  	%p269, %p267, %p268;
	mov.pred 	%p348, %p312;
	@%p269 bra 	$L__BB1_207;

	sub.f32 	%f533, %f713, %f119;
	abs.f32 	%f151, %f533;
	setp.le.f32 	%p270, %f151, 0f34000000;
	@%p270 bra 	$L__BB1_203;

	abs.f32 	%f534, %f713;
	abs.f32 	%f535, %f119;
	setp.gt.f32 	%p272, %f535, %f534;
	selp.f32 	%f536, %f535, %f534, %p272;
	mul.f32 	%f537, %f536, 0f34000000;
	setp.gtu.f32 	%p273, %f151, %f537;
	mov.pred 	%p348, %p312;
	@%p273 bra 	$L__BB1_207;
	bra.uni 	$L__BB1_203;

$L__BB1_207:
	cvt.u64.u32 	%rd1185, %r658;
	cvt.u64.u32 	%rd1186, %r657;
	bfi.b64 	%rd560, %rd1185, %rd1186, 32, 32;
	mov.b64 	{%r478, %r479}, %rd560;
	selp.u64 	%rd561, 1, 0, %p348;
	mov.b32 	%f544, %r478;
	sub.f32 	%f545, %f544, %f119;
	mov.b32 	%f546, %r479;
	sub.f32 	%f547, %f546, %f120;
	mul.f32 	%f548, %f547, %f547;
	fma.rn.f32 	%f549, %f545, %f545, %f548;
	add.f32 	%f153, %f549, 0f00000000;
	setp.geu.f32 	%p283, %f153, %f715;
	@%p283 bra 	$L__BB1_211;

	sqrt.rn.f32 	%f550, %f153;
	setp.gtu.f32 	%p284, %f550, %f6;
	mov.f32 	%f715, %f153;
	@%p284 bra 	$L__BB1_211;

	mov.b64 	{%r661, %r480}, %rd561;
	mov.u32 	%r659, %r478;
	mov.u32 	%r660, %r479;
	mov.f32 	%f715, %f153;

$L__BB1_211:
	add.s64 	%rd558, %rd558, 1;
	setp.lt.u64 	%p285, %rd558, %rd554;
	@%p285 bra 	$L__BB1_184;

	st.local.u32 	[%rd16+8], %r661;
	mov.b64 	%rd1187, {%r659, %r660};
	st.local.u64 	[%rd16], %rd1187;

$L__BB1_213:
	cvt.u64.u32 	%rd1189, %r142;
	cvt.u64.u32 	%rd1190, %r143;
	bfi.b64 	%rd563, %rd1190, %rd1189, 32, 32;
	ld.local.v4.u32 	{%r482, %r483, %r484, %r485}, [%rd16];
	mov.b64 	%rd565, {%r484, %r485};
	mov.b64 	%rd564, {%r482, %r483};
	mov.u64 	%rd1556, 0;
	mov.b32 	{%rs104, %rs105}, %r484;
	and.b16  	%rs106, %rs104, 255;
	setp.eq.s16 	%p286, %rs106, 2;
	cvt.u64.u16 	%rd1191, %rs104;
	and.b64  	%rd1192, %rd1191, 255;
	selp.b64 	%rd1193, 2, %rd1192, %p286;
	and.b64  	%rd1194, %rd565, 4294967040;
	or.b64  	%rd1195, %rd1194, %rd1193;
	mov.b64 	{%r490, %r491}, %rd1195;
	mov.b32 	{%rs129, %rs107}, %r490;
	and.b16  	%rs108, %rs129, 255;
	setp.eq.s16 	%p287, %rs108, 2;
	mov.u32 	%r662, 0;
	@%p287 bra 	$L__BB1_237;

	ld.global.u8 	%rs109, [%rd54+64];
	setp.eq.s16 	%p288, %rs109, 0;
	shr.u64 	%rd1196, %rd564, 32;
	cvt.u32.u64 	%r492, %rd1196;
	mov.b32 	%f155, %r492;
	@%p288 bra 	$L__BB1_218;

	mov.b64 	{%r493, %r494}, %rd563;
	mov.b32 	%f157, %r494;
	mov.b32 	%f156, %r493;
	mov.b64 	{%r495, %r496}, %rd549;
	mov.b64 	{%r497, %r498}, %rd550;
	ld.global.u8 	%rs22, [%rd54+65];
	mov.b32 	%f551, %r497;
	setp.gt.f32 	%p290, %f156, %f551;
	mov.b32 	%f552, %r495;
	setp.lt.f32 	%p291, %f156, %f552;
	or.pred  	%p292, %p291, %p290;
	mov.pred 	%p349, %p312;
	@%p292 bra 	$L__BB1_217;

	setp.geu.f32 	%p293, %f157, 0fFF7FFFFF;
	setp.leu.f32 	%p294, %f157, 0f7F7FFFFF;
	and.pred  	%p349, %p294, %p293;

$L__BB1_217:
	setp.ge.f32 	%p295, %f120, %f155;
	setp.le.f32 	%p296, %f120, %f155;
	setp.eq.s16 	%p297, %rs22, 0;
	selp.u32 	%r499, -1, 0, %p295;
	selp.u32 	%r500, -1, 0, %p296;
	selp.b32 	%r501, %r500, %r499, %p297;
	and.b32  	%r502, %r501, 1;
	setp.eq.b32 	%p298, %r502, 1;
	and.pred  	%p299, %p298, %p349;
	selp.u16 	%rs129, 1, 0, %p299;

$L__BB1_218:
	cvt.u32.u64 	%r503, %rd564;
	mov.b32 	%f553, %r503;
	mul.f32 	%f554, %f118, %f553;
	ld.global.f32 	%f555, [%rd54+252];
	mul.f32 	%f556, %f555, %f155;
	sub.f32 	%f557, %f554, %f556;
	mul.f32 	%f558, %f555, %f553;
	fma.rn.f32 	%f559, %f118, %f155, %f558;
	add.f32 	%f560, %f116, %f557;
	mov.b32 	%r504, %f560;
	add.f32 	%f561, %f117, %f559;
	mov.b32 	%r505, %f561;
	cvt.u64.u32 	%rd1197, %r505;
	cvt.u64.u32 	%rd1198, %r504;
	bfi.b64 	%rd1556, %rd1197, %rd1198, 32, 32;
	cvt.u64.u16 	%rd1199, %rs129;
	and.b64  	%rd1200, %rd1199, 255;
	mov.b64 	{%r506, %r507}, %rd1200;
	mov.b32 	{%rs130, %rs111}, %r506;
	bra.uni 	$L__BB1_237;

$L__BB1_11:
	setp.eq.s16 	%p21, %rs33, 2;
	@%p21 bra 	$L__BB1_70;

	setp.ne.s16 	%p22, %rs33, 3;
	mov.u16 	%rs130, %rs30;
	@%p22 bra 	$L__BB1_237;

	ld.global.u8 	%rs2, [%rd54+24];
	ld.global.f32 	%f9, [%rd54+256];
	sub.f32 	%f203, %f2, %f9;
	ld.global.f32 	%f10, [%rd54+260];
	sub.f32 	%f204, %f3, %f10;
	ld.global.f32 	%f205, [%rd54+252];
	ld.global.f32 	%f11, [%rd54+248];
	mul.f32 	%f206, %f204, %f205;
	fma.rn.f32 	%f12, %f203, %f11, %f206;
	mul.f32 	%f207, %f203, %f205;
	mul.f32 	%f208, %f204, %f11;
	sub.f32 	%f13, %f208, %f207;
	mov.u32 	%r23, 2;
	st.local.u32 	[%rd4+20], %r23;
	ld.global.u64 	%rd64, [%rd54+16];
	setp.eq.s64 	%p25, %rd64, 0;
	@%p25 bra 	$L__BB1_67;

	ld.global.u64 	%rd65, [%rd54+8];
	mov.u64 	%rd1377, 1;
	bra.uni 	$L__BB1_15;

$L__BB1_23:
	sub.f32 	%f220, %f701, %f12;
	abs.f32 	%f30, %f220;
	setp.le.f32 	%p35, %f30, 0f34000000;
	@%p35 bra 	$L__BB1_25;

	abs.f32 	%f221, %f701;
	abs.f32 	%f222, %f12;
	setp.gt.f32 	%p37, %f222, %f221;
	selp.f32 	%f223, %f222, %f221, %p37;
	mul.f32 	%f224, %f223, 0f34000000;
	setp.gtu.f32 	%p38, %f30, %f224;
	@%p38 bra 	$L__BB1_29;
	bra.uni 	$L__BB1_25;

$L__BB1_15:
	shl.b64 	%rd668, %rd1377, 3;
	add.s64 	%rd669, %rd65, %rd668;
	setp.eq.s64 	%p26, %rd1377, %rd64;
	selp.b64 	%rd670, 0, %rd1377, %p26;
	shl.b64 	%rd671, %rd670, 3;
	add.s64 	%rd672, %rd65, %rd671;
	ld.u32 	%rd673, [%rd669+-8];
	ld.u32 	%rd674, [%rd669+-4];
	bfi.b64 	%rd68, %rd674, %rd673, 32, 32;
	ld.u32 	%rd675, [%rd672];
	ld.u32 	%rd676, [%rd672+4];
	bfi.b64 	%rd69, %rd676, %rd675, 32, 32;
	cvt.u32.u64 	%r6, %rd68;
	mov.b32 	%f17, %r6;
	shr.u64 	%rd677, %rd68, 32;
	cvt.u32.u64 	%r207, %rd677;
	mov.b32 	%f18, %r207;
	cvt.u32.u64 	%r7, %rd69;
	shr.u64 	%rd678, %rd69, 32;
	cvt.u32.u64 	%r208, %rd678;
	mov.b32 	%f19, %r7;
	sub.f32 	%f20, %f19, %f17;
	mov.b32 	%f210, %r208;
	sub.f32 	%f21, %f210, %f18;
	sub.f32 	%f211, %f12, %f17;
	sub.f32 	%f212, %f13, %f18;
	mul.f32 	%f213, %f21, %f212;
	fma.rn.f32 	%f22, %f20, %f211, %f213;
	mul.f32 	%f214, %f21, %f21;
	fma.rn.f32 	%f215, %f20, %f20, %f214;
	add.f32 	%f23, %f215, 0f00000000;
	setp.gtu.f32 	%p27, %f22, 0f00000000;
	mov.b64 	{%r209, %r595}, %rd68;
	mov.b64 	{%r210, %r9}, %rd69;
	@%p27 bra 	$L__BB1_17;
	bra.uni 	$L__BB1_16;

$L__BB1_17:
	setp.ltu.f32 	%p28, %f22, %f23;
	@%p28 bra 	$L__BB1_19;
	bra.uni 	$L__BB1_18;

$L__BB1_19:
	setp.eq.f32 	%p29, %f23, 0f00000000;
	@%p29 bra 	$L__BB1_66;

	mov.b32 	%f677, %r207;
	shr.u64 	%rd1360, %rd69, 32;
	cvt.u32.u64 	%r586, %rd1360;
	shr.u64 	%rd1359, %rd68, 32;
	cvt.u32.u64 	%r585, %rd1359;
	mov.b32 	%f676, %r585;
	mov.b32 	%f675, %r586;
	sub.f32 	%f674, %f675, %f676;
	mov.b32 	%f673, %r6;
	cvt.u32.u64 	%r584, %rd69;
	cvt.u32.u64 	%r583, %rd68;
	mov.b32 	%f672, %r583;
	mov.b32 	%f671, %r584;
	sub.f32 	%f670, %f671, %f672;
	div.rn.f32 	%f216, %f22, %f23;
	mov.f32 	%f217, 0f3F800000;
	sub.f32 	%f218, %f217, %f216;
	mov.b32 	%r597, %f218;
	mov.b32 	%r598, %f216;
	fma.rn.f32 	%f701, %f670, %f216, %f672;
	mov.b32 	%r594, %f701;
	fma.rn.f32 	%f702, %f674, %f216, %f676;
	mov.b32 	%r595, %f702;
	mov.u32 	%r596, 1;
	bra.uni 	$L__BB1_21;

$L__BB1_16:
	cvt.u32.u64 	%r594, %rd68;
	mov.b32 	%f701, %r594;
	mov.b32 	%f702, %r595;
	mov.u32 	%r596, 0;
	mov.u32 	%r597, %r596;
	bra.uni 	$L__BB1_21;

$L__BB1_18:
	cvt.u32.u64 	%r582, %rd69;
	cvt.u32.u64 	%r594, %rd69;
	mov.b32 	%f701, %r594;
	mov.b32 	%f702, %r9;
	mov.u32 	%r597, 1;
	mov.u32 	%r596, 0;
	mov.u32 	%r595, %r9;

$L__BB1_21:
	setp.eq.f32 	%p30, %f12, %f701;
	@%p30 bra 	$L__BB1_25;
	bra.uni 	$L__BB1_22;

$L__BB1_25:
	setp.eq.f32 	%p40, %f702, %f13;
	mov.pred 	%p39, -1;
	mov.pred 	%p345, %p39;
	@%p40 bra 	$L__BB1_29;

	mov.b32 	%r580, %f13;
	and.b32  	%r579, %r580, 2147483647;
	mov.b32 	%f668, %r579;
	setp.eq.f32 	%p42, %f668, 0f7F800000;
	and.b32  	%r219, %r595, 2147483647;
	mov.b32 	%f225, %r219;
	setp.eq.f32 	%p43, %f225, 0f7F800000;
	or.pred  	%p44, %p42, %p43;
	mov.pred 	%p345, 0;
	@%p44 bra 	$L__BB1_29;

	sub.f32 	%f226, %f702, %f13;
	abs.f32 	%f31, %f226;
	setp.le.f32 	%p46, %f31, 0f34000000;
	mov.pred 	%p345, %p39;
	@%p46 bra 	$L__BB1_29;

	abs.f32 	%f227, %f702;
	abs.f32 	%f228, %f13;
	setp.gt.f32 	%p47, %f228, %f227;
	selp.f32 	%f229, %f228, %f227, %p47;
	mul.f32 	%f230, %f229, 0f34000000;
	setp.le.f32 	%p345, %f31, %f230;
	bra.uni 	$L__BB1_29;

$L__BB1_22:
	mov.b32 	%r578, %f12;
	and.b32  	%r577, %r578, 2147483647;
	mov.b32 	%f667, %r577;
	setp.eq.f32 	%p32, %f667, 0f7F800000;
	and.b32  	%r218, %r594, 2147483647;
	mov.b32 	%f219, %r218;
	setp.eq.f32 	%p33, %f219, 0f7F800000;
	or.pred  	%p34, %p32, %p33;
	mov.pred 	%p345, 0;
	@%p34 bra 	$L__BB1_29;
	bra.uni 	$L__BB1_23;

$L__BB1_29:
	cvt.u64.u32 	%rd679, %r595;
	cvt.u64.u32 	%rd680, %r594;
	bfi.b64 	%rd70, %rd679, %rd680, 32, 32;
	mov.b64 	{%r220, %r221}, %rd70;
	selp.u64 	%rd71, 1, 0, %p345;
	mov.b32 	%f33, %r221;
	mov.b32 	%f32, %r220;
	sub.f32 	%f231, %f32, %f12;
	sub.f32 	%f232, %f33, %f13;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f234, %f231, %f231, %f233;
	add.f32 	%f235, %f234, 0f00000000;
	sqrt.rn.f32 	%f35, %f235;
	setp.geu.f32 	%p48, %f35, %f703;
	setp.ne.s32 	%p49, %r23, 2;
	and.pred  	%p50, %p49, %p48;
	@%p50 bra 	$L__BB1_31;

	shr.u64 	%rd1358, %rd69, 32;
	shr.u64 	%rd1357, %rd68, 32;
	add.s64 	%rd1378, %rd1377, -1;
	st.local.u64 	[%rd4], %rd1378;
	st.local.v2.f32 	[%rd4+8], {%f32, %f33};
	mov.b64 	{%r224, %r225}, %rd71;
	st.local.v2.u32 	[%rd4+16], {%r224, %r596};
	st.local.v2.u32 	[%rd4+24], {%r597, %r598};
	st.local.f32 	[%rd4+32], %f35;
	st.local.u32 	[%rd4+36], %rd68;
	st.local.u32 	[%rd4+44], %rd69;
	st.local.u32 	[%rd4+40], %rd1357;
	st.local.u32 	[%rd4+48], %rd1358;
	mov.f32 	%f703, %f35;
	mov.u32 	%r23, %r596;

$L__BB1_31:
	add.s64 	%rd74, %rd1377, 1;
	setp.lt.u64 	%p51, %rd1377, %rd64;
	mov.u64 	%rd1377, %rd74;
	@%p51 bra 	$L__BB1_15;

	ld.local.u32 	%rd687, [%rd4+36];
	ld.local.u32 	%rd688, [%rd4+40];
	bfi.b64 	%rd689, %rd688, %rd687, 32, 32;
	mov.u64 	%rd686, 0;
	cvt.u32.u64 	%r226, %rd689;
	mov.b32 	%f236, %r226;
	shr.u64 	%rd690, %rd689, 32;
	cvt.u32.u64 	%r227, %rd690;
	mov.b32 	%f237, %r227;
	ld.local.u32 	%rd691, [%rd4+44];
	ld.local.u32 	%rd692, [%rd4+48];
	bfi.b64 	%rd693, %rd692, %rd691, 32, 32;
	cvt.u32.u64 	%r228, %rd693;
	shr.u64 	%rd694, %rd693, 32;
	cvt.u32.u64 	%r229, %rd694;
	mov.b32 	%f238, %r228;
	sub.f32 	%f37, %f238, %f236;
	mov.b32 	%f239, %r229;
	sub.f32 	%f38, %f239, %f237;
	mul.f32 	%f240, %f38, %f38;
	fma.rn.f32 	%f241, %f37, %f37, %f240;
	add.f32 	%f39, %f241, 0f00000000;
	setp.leu.f32 	%p52, %f39, 0f28800000;
	mov.u64 	%rd1379, %rd686;
	mov.u64 	%rd1380, %rd686;
	mov.u64 	%rd1381, %rd686;
	@%p52 bra 	$L__BB1_34;

	neg.f32 	%f242, %f37;
	sqrt.rn.f32 	%f243, %f39;
	div.rn.f32 	%f244, %f38, %f243;
	div.rn.f32 	%f245, %f242, %f243;
	mov.b32 	%r230, %f245;
	mov.b32 	%r231, %f244;
	mov.u64 	%rd1381, 1;
	mov.b64 	%rd697, {%r231, %r230};
	shr.u64 	%rd1380, %rd697, 32;
	shl.b64 	%rd1379, %rd697, 32;

$L__BB1_34:
	or.b64  	%rd81, %rd1381, %rd1379;
	or.b64  	%rd82, %rd686, %rd1380;
	and.b64  	%rd698, %rd686, 4294967295;
	xor.b64  	%rd699, %rd1381, 1;
	or.b64  	%rd700, %rd699, %rd698;
	setp.ne.s64 	%p53, %rd700, 0;
	@%p53 bra 	$L__BB1_65;

	mov.b64 	{%r232, %r233}, %rd82;
	mov.b64 	{%r234, %r235}, %rd81;
	mov.b32 	%f40, %r235;
	mov.b32 	%f41, %r232;
	setp.eq.s32 	%p54, %r23, 1;
	@%p54 bra 	$L__BB1_63;
	bra.uni 	$L__BB1_36;

$L__BB1_63:
	ld.local.u64 	%rd777, [%rd4+8];
	cvt.u32.u64 	%r256, %rd777;
	mov.b32 	%f273, %r256;
	shr.u64 	%rd778, %rd777, 32;
	cvt.u32.u64 	%r257, %rd778;
	mov.b32 	%f274, %r257;
	sub.f32 	%f275, %f2, %f273;
	sub.f32 	%f276, %f3, %f274;
	mul.f32 	%f277, %f41, %f276;
	fma.rn.f32 	%f278, %f40, %f275, %f277;
	setp.le.f32 	%p346, %f278, 0f00000000;
	bra.uni 	$L__BB1_64;

$L__BB1_219:
	add.s64 	%rd1544, %rd3, 8;
	add.u64 	%rd1547, %SP, 16;
	ld.global.f32 	%f158, [%rd54+256];
	sub.f32 	%f562, %f2, %f158;
	ld.global.f32 	%f159, [%rd54+260];
	sub.f32 	%f563, %f3, %f159;
	ld.global.f32 	%f160, [%rd54+252];
	ld.global.f32 	%f161, [%rd54+248];
	mul.f32 	%f564, %f563, %f160;
	fma.rn.f32 	%f162, %f562, %f161, %f564;
	mul.f32 	%f565, %f562, %f160;
	mul.f32 	%f566, %f563, %f161;
	sub.f32 	%f163, %f566, %f565;
	ld.global.u32 	%rd1202, [%rd54+8];
	ld.global.u32 	%rd1203, [%rd54+12];
	bfi.b64 	%rd1204, %rd1203, %rd1202, 32, 32;
	cvt.u32.u64 	%r508, %rd1204;
	mov.b32 	%f567, %r508;
	shr.u64 	%rd1205, %rd1204, 32;
	cvt.u32.u64 	%r509, %rd1205;
	mov.b32 	%f568, %r509;
	neg.f32 	%f569, %f567;
	neg.f32 	%f570, %f568;
	sub.f32 	%f164, %f569, %f162;
	sub.f32 	%f165, %f570, %f163;
	sub.f32 	%f166, %f162, %f567;
	sub.f32 	%f167, %f163, %f568;
	setp.ge.f32 	%p300, %f164, 0f00000000;
	selp.f32 	%f571, %f164, 0f00000000, %p300;
	setp.ge.f32 	%p301, %f165, 0f00000000;
	selp.f32 	%f572, %f165, 0f00000000, %p301;
	setp.ge.f32 	%p302, %f166, 0f00000000;
	selp.f32 	%f573, %f166, 0f00000000, %p302;
	setp.ge.f32 	%p303, %f167, 0f00000000;
	selp.f32 	%f574, %f167, 0f00000000, %p303;
	sub.f32 	%f168, %f571, %f573;
	mov.b32 	%r510, %f168;
	sub.f32 	%f169, %f572, %f574;
	mov.b32 	%r511, %f169;
	cvt.u64.u32 	%rd1206, %r511;
	cvt.u64.u32 	%rd1207, %r510;
	bfi.b64 	%rd1208, %rd1206, %rd1207, 32, 32;
	st.local.u64 	[%rd3], %rd1208;
	mov.u64 	%rd1551, 2;
	mov.u64 	%rd1545, %rd3;
	mov.u64 	%rd1546, %rd3;
	mov.u64 	%rd1548, %rd3;
	mov.u64 	%rd1549, %rd3;
	mov.u64 	%rd1550, %rd1547;

$L__BB1_220:
	setp.eq.s64 	%p304, %rd1551, 0;
	@%p304 bra 	$L__BB1_223;

	add.s64 	%rd1551, %rd1551, -1;
	add.s64 	%rd1209, %rd1548, 8;
	setp.eq.s64 	%p305, %rd1548, %rd1544;
	selp.b64 	%rd1544, %rd1209, %rd1544, %p305;
	add.s64 	%rd1210, %rd1545, 8;
	selp.b64 	%rd1545, %rd1210, %rd1545, %p305;
	add.s64 	%rd1211, %rd1546, 8;
	selp.b64 	%rd1546, %rd1211, %rd1546, %p305;
	add.s64 	%rd1212, %rd1547, 8;
	selp.b64 	%rd1547, %rd1212, %rd1547, %p305;
	selp.b64 	%rd1213, %rd1210, %rd1548, %p305;
	selp.b64 	%rd1214, %rd1211, %rd1549, %p305;
	selp.b64 	%rd1215, %rd1212, %rd1550, %p305;
	setp.eq.s64 	%p306, %rd1551, 0;
	add.s64 	%rd1216, %rd1213, 4;
	add.s64 	%rd1217, %rd1214, 4;
	add.s64 	%rd1218, %rd1215, 4;
	selp.b64 	%rd1548, %rd1213, %rd1216, %p306;
	selp.b64 	%rd1549, %rd1214, %rd1217, %p306;
	selp.b64 	%rd1550, %rd1215, %rd1218, %p306;
	ld.local.f32 	%f575, [%rd1214];
	setp.eq.f32 	%p307, %f575, 0f00000000;
	@%p307 bra 	$L__BB1_220;

	add.f32 	%f576, %f162, %f168;
	mov.b32 	%r512, %f576;
	add.f32 	%f577, %f163, %f169;
	mov.b32 	%r513, %f577;
	cvt.u64.u32 	%rd1221, %r513;
	cvt.u64.u32 	%rd1222, %r512;
	bfi.b64 	%rd1554, %rd1221, %rd1222, 32, 32;
	mov.u64 	%rd1555, 0;
	bra.uni 	$L__BB1_236;

$L__BB1_70:
	ld.global.f32 	%f289, [%rd54+256];
	mov.u64 	%rd1535, 0;
	sub.f32 	%f290, %f2, %f289;
	ld.global.f32 	%f291, [%rd54+260];
	sub.f32 	%f292, %f3, %f291;
	ld.global.f32 	%f293, [%rd54+252];
	ld.global.f32 	%f294, [%rd54+248];
	mul.f32 	%f295, %f292, %f293;
	fma.rn.f32 	%f49, %f290, %f294, %f295;
	mul.f32 	%f296, %f290, %f293;
	mul.f32 	%f297, %f292, %f294;
	sub.f32 	%f50, %f297, %f296;
	mov.b32 	%r271, %f49;
	mov.b32 	%r272, %f50;
	cvt.u64.u32 	%rd797, %r272;
	cvt.u64.u32 	%rd798, %r271;
	bfi.b64 	%rd799, %rd797, %rd798, 32, 32;
	st.local.u64 	[%rd17], %rd799;
	ld.global.u64 	%rd185, [%rd54+32];
	setp.eq.s64 	%p75, %rd185, 0;
	mov.u64 	%rd1536, 2;
	mov.u64 	%rd1537, %rd1535;
	@%p75 bra 	$L__BB1_176;

	mov.u32 	%r279, 0;
	st.local.u32 	[%rd16], %r279;
	mov.u32 	%r280, -16777217;
	st.local.u32 	[%rd16+4], %r280;
	mov.u32 	%r43, 1;
	st.local.u32 	[%rd16+512], %r43;
	ld.global.u64 	%rd187, [%rd54+24];
	ld.global.u64 	%rd188, [%rd54+80];
	ld.global.u64 	%rd189, [%rd54+72];
	mov.u32 	%r41, 2139095039;
	mov.u32 	%r40, 4;
	bra.uni 	$L__BB1_73;

$L__BB1_223:
	setp.lt.f32 	%p308, %f164, %f166;
	mov.f32 	%f716, 0fFF7FFFFF;
	@%p308 bra 	$L__BB1_226;
	bra.uni 	$L__BB1_224;

$L__BB1_226:
	setp.leu.f32 	%p313, %f166, 0fFF7FFFFF;
	mov.pred 	%p350, %p312;
	@%p313 bra 	$L__BB1_228;

	mov.f32 	%f716, %f166;
	mov.pred 	%p350, %p312;
	bra.uni 	$L__BB1_228;

$L__BB1_224:
	setp.leu.f32 	%p310, %f164, 0fFF7FFFFF;
	mov.pred 	%p350, %p312;
	@%p310 bra 	$L__BB1_228;

	mov.f32 	%f716, %f164;
	mov.pred 	%p350, %p311;

$L__BB1_228:
	setp.lt.f32 	%p315, %f165, %f167;
	@%p315 bra 	$L__BB1_231;
	bra.uni 	$L__BB1_229;

$L__BB1_231:
	setp.gt.f32 	%p317, %f167, %f716;
	@%p317 bra 	$L__BB1_234;
	bra.uni 	$L__BB1_232;

$L__BB1_234:
	mov.u64 	%rd1225, 0;
	st.local.u64 	[%rd4], %rd1225;
	neg.f32 	%f718, %f167;
	mov.u64 	%rd1553, %rd34;
	bra.uni 	$L__BB1_235;

$L__BB1_229:
	setp.leu.f32 	%p316, %f165, %f716;
	@%p316 bra 	$L__BB1_232;

	mov.u64 	%rd1223, 0;
	st.local.u64 	[%rd4], %rd1223;
	mov.u64 	%rd1553, %rd34;
	mov.f32 	%f716, %f165;
	bra.uni 	$L__BB1_233;

$L__BB1_232:
	mov.u64 	%rd1224, 0;
	st.local.u64 	[%rd4], %rd1224;
	neg.f32 	%f718, %f716;
	not.pred 	%p318, %p350;
	mov.u64 	%rd1553, %rd4;
	@%p318 bra 	$L__BB1_235;

$L__BB1_233:
	mov.f32 	%f718, %f716;

$L__BB1_235:
	st.local.f32 	[%rd1553], %f718;
	ld.local.u64 	%rd1228, [%rd4];
	cvt.u32.u64 	%r514, %rd1228;
	mov.b32 	%f580, %r514;
	shr.u64 	%rd1229, %rd1228, 32;
	cvt.u32.u64 	%r515, %rd1229;
	mov.b32 	%f581, %r515;
	add.f32 	%f582, %f162, %f580;
	add.f32 	%f583, %f163, %f581;
	mov.b32 	%r516, %f582;
	mov.b32 	%r517, %f583;
	cvt.u64.u32 	%rd1230, %r517;
	cvt.u64.u32 	%rd1231, %r516;
	bfi.b64 	%rd1554, %rd1230, %rd1231, 32, 32;
	mov.u64 	%rd1555, 1;

$L__BB1_236:
	cvt.u32.u64 	%r518, %rd1554;
	mov.b32 	%f584, %r518;
	shr.u64 	%rd1232, %rd1554, 32;
	cvt.u32.u64 	%r519, %rd1232;
	mov.b32 	%f585, %r519;
	mul.f32 	%f586, %f161, %f584;
	mul.f32 	%f587, %f160, %f585;
	sub.f32 	%f588, %f586, %f587;
	mul.f32 	%f589, %f161, %f585;
	fma.rn.f32 	%f590, %f160, %f584, %f589;
	add.f32 	%f591, %f158, %f588;
	mov.b32 	%r520, %f591;
	add.f32 	%f592, %f159, %f590;
	mov.b32 	%r521, %f592;
	cvt.u64.u32 	%rd1233, %r521;
	cvt.u64.u32 	%rd1234, %r520;
	bfi.b64 	%rd1556, %rd1233, %rd1234, 32, 32;
	mov.b64 	{%r522, %r523}, %rd1555;
	mov.b32 	{%rs130, %rs112}, %r522;
	cvt.u32.u64 	%r524, %rd1555;
	shr.u32 	%r662, %r524, 8;
	bra.uni 	$L__BB1_237;

$L__BB1_36:
	ld.local.u32 	%r236, [%rd4+24];
	setp.eq.s32 	%p55, %r236, 0;
	@%p55 bra 	$L__BB1_49;

	setp.ne.s32 	%p56, %r236, 1;
	@%p56 bra 	$L__BB1_62;

	add.s64 	%rd83, %rd1378, 1;
	or.b64  	%rd701, %rd83, %rd64;
	and.b64  	%rd702, %rd701, -4294967296;
	setp.eq.s64 	%p57, %rd702, 0;
	@%p57 bra 	$L__BB1_40;

	rem.u64 	%rd1382, %rd83, %rd64;
	bra.uni 	$L__BB1_41;

$L__BB1_49:
	setp.eq.s64 	%p64, %rd1378, 0;
	selp.b64 	%rd130, %rd64, %rd1378, %p64;
	add.s64 	%rd741, %rd130, -1;
	setp.gt.u64 	%p65, %rd64, %rd741;
	@%p65 bra 	$L__BB1_51;
	bra.uni 	$L__BB1_50;

$L__BB1_51:
	shl.b64 	%rd742, %rd130, 3;
	add.s64 	%rd743, %rd65, %rd742;
	ld.u32 	%rd744, [%rd743+-8];
	ld.u32 	%rd745, [%rd743+-4];
	bfi.b64 	%rd131, %rd745, %rd744, 32, 32;
	or.b64  	%rd746, %rd130, %rd64;
	and.b64  	%rd747, %rd746, -4294967296;
	setp.eq.s64 	%p66, %rd747, 0;
	@%p66 bra 	$L__BB1_53;

	rem.u64 	%rd1399, %rd130, %rd64;
	bra.uni 	$L__BB1_54;

$L__BB1_167:
	ld.u32 	%r428, [%rd197+76];
	cvt.u64.u32 	%rd1109, %r428;
	setp.le.u64 	%p232, %rd188, %rd1109;
	mul.wide.u32 	%rd1110, %r428, 12;
	add.s64 	%rd1111, %rd189, %rd1110;
	setp.eq.s64 	%p233, %rd1111, 0;
	or.pred  	%p234, %p232, %p233;
	selp.b32 	%r38, %r38, %r618, %p234;
	selp.b32 	%r37, %r37, %r617, %p234;
	selp.b32 	%r36, %r36, %r616, %p234;
	selp.b32 	%r40, %r40, %r631, %p234;
	selp.b32 	%r41, %r41, %r90, %p234;

$L__BB1_73:
	mov.u32 	%r42, %r43;
	setp.eq.s32 	%p76, %r42, 0;
	@%p76 bra 	$L__BB1_174;

	mov.b32 	%f640, %r41;
	cvt.u64.u32 	%rd801, %r42;
	add.s64 	%rd802, %rd801, -1;
	cvt.u32.u64 	%r43, %rd802;
	st.local.u32 	[%rd16+512], %r43;
	mul.wide.u32 	%rd803, %r42, 8;
	add.s64 	%rd804, %rd16, %rd803;
	ld.local.u32 	%rd195, [%rd804+-4];
	ld.local.u32 	%rd805, [%rd804+-8];
	shl.b64 	%rd806, %rd805, 32;
	or.b64  	%rd194, %rd806, 1;
	mov.b64 	{%r284, %r285}, %rd195;
	mov.b32 	%f298, %r284;
	neg.f32 	%f299, %f298;
	setp.le.f32 	%p77, %f640, %f299;
	@%p77 bra 	$L__BB1_73;

	mov.b64 	{%r286, %r287}, %rd194;
	cvt.u64.u32 	%rd196, %r287;
	setp.gt.u64 	%p78, %rd185, %rd196;
	@%p78 bra 	$L__BB1_77;
	bra.uni 	$L__BB1_76;

$L__BB1_77:
	mul.lo.s64 	%rd807, %rd196, 96;
	add.s64 	%rd197, %rd187, %rd807;
	ld.u8 	%rs42, [%rd197+88];
	and.b16  	%rs43, %rs42, 1;
	setp.eq.b16 	%p80, %rs43, 1;
	mov.pred 	%p347, 0;
	xor.pred  	%p81, %p80, %p347;
	not.pred 	%p82, %p81;
	@%p82 bra 	$L__BB1_79;

	ld.v4.u32 	{%r288, %r289, %r290, %r291}, [%rd197+64];
	cvt.u64.u32 	%rd808, %r288;
	setp.gt.u64 	%p84, %rd188, %rd808;
	mul.wide.u32 	%rd809, %r288, 12;
	add.s64 	%rd810, %rd189, %rd809;
	selp.b64 	%rd811, %rd810, 0, %p84;
	setp.eq.s64 	%p85, %rd811, 0;
	add.s64 	%rd812, %rd811, 8;
	selp.b64 	%rd1420, 0, %rd812, %p85;
	cvt.u64.u32 	%rd813, %r289;
	setp.gt.u64 	%p86, %rd188, %rd813;
	mul.wide.u32 	%rd814, %r289, 12;
	add.s64 	%rd815, %rd189, %rd814;
	selp.b64 	%rd816, %rd815, 0, %p86;
	setp.eq.s64 	%p87, %rd816, 0;
	add.s64 	%rd817, %rd816, 8;
	selp.b64 	%rd1419, 0, %rd817, %p87;
	ld.u32 	%r295, [%rd197+72];
	cvt.u64.u32 	%rd818, %r295;
	setp.gt.u64 	%p88, %rd188, %rd818;
	mul.wide.u32 	%rd819, %r295, 12;
	add.s64 	%rd820, %rd189, %rd819;
	selp.b64 	%rd821, %rd820, 0, %p88;
	setp.eq.s64 	%p89, %rd821, 0;
	add.s64 	%rd822, %rd821, 8;
	selp.b64 	%rd1418, 0, %rd822, %p89;
	cvt.u64.u32 	%rd823, %r291;
	setp.gt.u64 	%p90, %rd188, %rd823;
	mul.wide.u32 	%rd824, %r291, 12;
	add.s64 	%rd825, %rd189, %rd824;
	selp.b64 	%rd826, %rd825, 0, %p90;
	setp.eq.s64 	%p91, %rd826, 0;
	add.s64 	%rd827, %rd826, 8;
	selp.b64 	%rd1417, 0, %rd827, %p91;
	mov.pred 	%p347, -1;

$L__BB1_79:
	mov.b32 	%f641, %r41;
	ld.v4.f32 	{%f300, %f301, %f302, %f303}, [%rd197];
	sub.f32 	%f308, %f300, %f49;
	sub.f32 	%f309, %f301, %f49;
	sub.f32 	%f310, %f302, %f49;
	sub.f32 	%f311, %f303, %f49;
	ld.v4.f32 	{%f312, %f313, %f314, %f315}, [%rd197+16];
	sub.f32 	%f320, %f312, %f50;
	sub.f32 	%f321, %f313, %f50;
	sub.f32 	%f322, %f314, %f50;
	sub.f32 	%f323, %f315, %f50;
	ld.v4.f32 	{%f324, %f325, %f326, %f327}, [%rd197+32];
	sub.f32 	%f332, %f49, %f324;
	sub.f32 	%f333, %f49, %f325;
	sub.f32 	%f334, %f49, %f326;
	sub.f32 	%f335, %f49, %f327;
	ld.v4.f32 	{%f336, %f337, %f338, %f339}, [%rd197+48];
	sub.f32 	%f344, %f50, %f336;
	sub.f32 	%f345, %f50, %f337;
	sub.f32 	%f346, %f50, %f338;
	sub.f32 	%f347, %f50, %f339;
	setp.ge.f32 	%p92, %f308, %f332;
	selp.f32 	%f348, %f308, %f332, %p92;
	setp.ge.f32 	%p93, %f309, %f333;
	selp.f32 	%f349, %f309, %f333, %p93;
	setp.ge.f32 	%p94, %f310, %f334;
	selp.f32 	%f350, %f310, %f334, %p94;
	setp.ge.f32 	%p95, %f311, %f335;
	selp.f32 	%f351, %f311, %f335, %p95;
	setp.ge.f32 	%p96, %f320, %f344;
	selp.f32 	%f352, %f320, %f344, %p96;
	setp.ge.f32 	%p97, %f321, %f345;
	selp.f32 	%f353, %f321, %f345, %p97;
	setp.ge.f32 	%p98, %f322, %f346;
	selp.f32 	%f354, %f322, %f346, %p98;
	setp.ge.f32 	%p99, %f323, %f347;
	selp.f32 	%f355, %f323, %f347, %p99;
	setp.ge.f32 	%p100, %f348, 0f00000000;
	selp.f32 	%f356, %f348, 0f00000000, %p100;
	setp.ge.f32 	%p101, %f349, 0f00000000;
	selp.f32 	%f357, %f349, 0f00000000, %p101;
	setp.ge.f32 	%p102, %f350, 0f00000000;
	selp.f32 	%f358, %f350, 0f00000000, %p102;
	setp.ge.f32 	%p103, %f351, 0f00000000;
	selp.f32 	%f359, %f351, 0f00000000, %p103;
	mov.b32 	%r296, %f356;
	mov.b32 	%r297, %f357;
	mov.b32 	%r298, %f358;
	mov.b32 	%r299, %f359;
	cvt.u64.u32 	%rd828, %r299;
	cvt.u64.u32 	%rd829, %r297;
	cvt.u64.u32 	%rd830, %r296;
	cvt.u64.u32 	%rd831, %r298;
	bfi.b64 	%rd832, %rd828, %rd831, 32, 32;
	bfi.b64 	%rd833, %rd829, %rd830, 32, 32;
	setp.ge.f32 	%p104, %f352, 0f00000000;
	selp.f32 	%f360, %f352, 0f00000000, %p104;
	setp.ge.f32 	%p105, %f353, 0f00000000;
	selp.f32 	%f361, %f353, 0f00000000, %p105;
	setp.ge.f32 	%p106, %f354, 0f00000000;
	selp.f32 	%f362, %f354, 0f00000000, %p106;
	setp.ge.f32 	%p107, %f355, 0f00000000;
	selp.f32 	%f363, %f355, 0f00000000, %p107;
	mov.b32 	%r300, %f360;
	mov.b32 	%r301, %f361;
	mov.b32 	%r302, %f362;
	mov.b32 	%r303, %f363;
	cvt.u64.u32 	%rd834, %r303;
	cvt.u64.u32 	%rd835, %r301;
	cvt.u64.u32 	%rd836, %r300;
	cvt.u64.u32 	%rd837, %r302;
	bfi.b64 	%rd838, %rd834, %rd837, 32, 32;
	bfi.b64 	%rd839, %rd835, %rd836, 32, 32;
	mov.b64 	{%r304, %r305}, %rd833;
	mov.b64 	{%r306, %r307}, %rd832;
	cvt.u64.u32 	%rd840, %r307;
	cvt.u64.u32 	%rd841, %r305;
	cvt.u64.u32 	%rd842, %r306;
	bfi.b64 	%rd843, %rd840, %rd842, 32, 32;
	mov.b64 	{%r308, %r309}, %rd843;
	bfi.b64 	%rd844, %rd841, %rd830, 32, 32;
	mov.b64 	{%r310, %r311}, %rd844;
	mov.b32 	%f364, %r310;
	mov.b32 	%f365, %r311;
	mov.b32 	%f366, %r308;
	mov.b32 	%f367, %r309;
	mov.b32 	%f368, %r304;
	mov.b32 	%f369, %r305;
	mov.b32 	%f370, %r306;
	mov.b32 	%f371, %r307;
	mov.b64 	{%r312, %r313}, %rd839;
	mov.b64 	{%r314, %r315}, %rd838;
	cvt.u64.u32 	%rd845, %r315;
	cvt.u64.u32 	%rd846, %r313;
	cvt.u64.u32 	%rd847, %r314;
	bfi.b64 	%rd848, %rd845, %rd847, 32, 32;
	mov.b64 	{%r316, %r317}, %rd848;
	bfi.b64 	%rd849, %rd846, %rd836, 32, 32;
	mov.b64 	{%r318, %r319}, %rd849;
	mov.b32 	%f372, %r318;
	mov.b32 	%f373, %r319;
	mov.b32 	%f374, %r316;
	mov.b32 	%f375, %r317;
	mov.b32 	%f376, %r312;
	mov.b32 	%f377, %r313;
	mov.b32 	%f378, %r314;
	mov.b32 	%f379, %r315;
	mul.f32 	%f380, %f376, %f372;
	mul.f32 	%f381, %f377, %f373;
	mul.f32 	%f382, %f378, %f374;
	mul.f32 	%f383, %f379, %f375;
	fma.rn.f32 	%f384, %f368, %f364, %f380;
	fma.rn.f32 	%f385, %f369, %f365, %f381;
	fma.rn.f32 	%f386, %f370, %f366, %f382;
	fma.rn.f32 	%f387, %f371, %f367, %f383;
	add.f32 	%f388, %f384, 0f00000000;
	add.f32 	%f389, %f385, 0f00000000;
	add.f32 	%f390, %f386, 0f00000000;
	add.f32 	%f391, %f387, 0f00000000;
	sqrt.rn.f32 	%f392, %f388;
	sqrt.rn.f32 	%f393, %f389;
	sqrt.rn.f32 	%f394, %f390;
	sqrt.rn.f32 	%f395, %f391;
	mov.b32 	%r320, %f392;
	mov.b32 	%r321, %f393;
	mov.b32 	%r322, %f394;
	mov.b32 	%r323, %f395;
	cvt.u64.u32 	%rd850, %r323;
	cvt.u64.u32 	%rd851, %r321;
	cvt.u64.u32 	%rd852, %r320;
	cvt.u64.u32 	%rd853, %r322;
	bfi.b64 	%rd1526, %rd850, %rd853, 32, 32;
	mov.b64 	{%r324, %r325}, %rd1526;
	bfi.b64 	%rd1525, %rd851, %rd852, 32, 32;
	mov.b64 	{%r326, %r327}, %rd1525;
	mov.b32 	%f396, %r326;
	mov.b32 	%f397, %r327;
	mov.b32 	%f398, %r324;
	mov.b32 	%f399, %r325;
	setp.lt.f32 	%p108, %f396, %f641;
	setp.lt.f32 	%p109, %f397, %f641;
	setp.lt.f32 	%p110, %f398, %f641;
	setp.lt.f32 	%p111, %f399, %f641;
	selp.u32 	%r328, 1, 0, %p108;
	selp.u32 	%r329, -1, 0, %p109;
	bfi.b32 	%r330, %r329, %r328, 8, 1;
	selp.u32 	%r331, -1, 0, %p110;
	bfi.b32 	%r332, %r331, %r330, 16, 1;
	selp.u32 	%r333, -1, 0, %p111;
	bfi.b32 	%r334, %r333, %r332, 24, 1;
	cvt.u64.u32 	%rd854, %r334;
	mov.b64 	{%r335, %r336}, %rd854;
	mov.b32 	{%rs44, %rs45}, %r335;
	and.b16  	%rs46, %rs44, 1;
	shr.u16 	%rs47, %rs44, 7;
	and.b16  	%rs48, %rs47, 2;
	or.b16  	%rs49, %rs48, %rs46;
	shl.b16 	%rs50, %rs45, 2;
	and.b16  	%rs51, %rs50, 4;
	or.b16  	%rs52, %rs49, %rs51;
	shr.u16 	%rs53, %rs45, 5;
	and.b16  	%rs54, %rs53, 8;
	or.b16  	%rs55, %rs52, %rs54;
	cvt.u64.u16 	%rd208, %rs55;
	@%p347 bra 	$L__BB1_81;
	bra.uni 	$L__BB1_80;

$L__BB1_81:
	mov.u64 	%rd213, 1;
	st.local.v2.u64 	[%rd15], {%rd1420, %rd1419};
	st.local.v2.u64 	[%rd15+16], {%rd1418, %rd1417};
	mov.f32 	%f400, 0f00000000;
	st.local.v4.f32 	[%rd14], {%f400, %f400, %f400, %f400};
	mov.u32 	%r347, 4;
	st.local.u32 	[%rd13+16], %r347;
	st.local.u32 	[%rd13+52], %r347;
	st.local.u32 	[%rd13+88], %r347;
	st.local.u32 	[%rd13+124], %r347;

$L__BB1_82:
	mov.u64 	%rd1332, 1;
	add.s64 	%rd856, %rd213, -1;
	cvt.u32.u64 	%r348, %rd856;
	shl.b64 	%rd858, %rd1332, %r348;
	and.b64  	%rd859, %rd858, %rd208;
	setp.eq.s64 	%p112, %rd859, 0;
	@%p112 bra 	$L__BB1_135;

	shl.b64 	%rd860, %rd213, 3;
	add.s64 	%rd861, %rd15, %rd860;
	ld.local.u64 	%rd214, [%rd861+-8];
	setp.eq.s64 	%p113, %rd214, 0;
	@%p113 bra 	$L__BB1_135;

	ld.u32 	%r44, [%rd214];
	cvt.u64.u32 	%rd215, %r44;
	ld.global.u64 	%rd862, [%rd54+112];
	setp.gt.u64 	%p114, %rd862, %rd215;
	@%p114 bra 	$L__BB1_86;
	bra.uni 	$L__BB1_85;

$L__BB1_86:
	ld.global.u64 	%rd863, [%rd54+104];
	mul.lo.s64 	%rd864, %rd215, 12;
	add.s64 	%rd216, %rd863, %rd864;
	ld.u32 	%rd217, [%rd216+8];
	ld.u32 	%rd218, [%rd216];
	ld.global.u64 	%rd219, [%rd54+96];
	setp.gt.u64 	%p115, %rd219, %rd218;
	@%p115 bra 	$L__BB1_88;
	bra.uni 	$L__BB1_87;

$L__BB1_88:
	ld.global.u64 	%rd220, [%rd54+88];
	shl.b64 	%rd865, %rd218, 3;
	add.s64 	%rd866, %rd220, %rd865;
	ld.u32 	%rd867, [%rd866];
	ld.u32 	%rd868, [%rd866+4];
	bfi.b64 	%rd221, %rd868, %rd867, 32, 32;
	ld.u32 	%rd222, [%rd216+4];
	setp.gt.u64 	%p116, %rd219, %rd222;
	@%p116 bra 	$L__BB1_90;
	bra.uni 	$L__BB1_89;

$L__BB1_90:
	setp.gt.u64 	%p117, %rd219, %rd217;
	@%p117 bra 	$L__BB1_92;
	bra.uni 	$L__BB1_91;

$L__BB1_92:
	shl.b64 	%rd869, %rd222, 3;
	add.s64 	%rd870, %rd220, %rd869;
	shl.b64 	%rd871, %rd217, 3;
	add.s64 	%rd872, %rd220, %rd871;
	cvt.u32.u64 	%r349, %rd221;
	mov.b32 	%f52, %r349;
	shr.u64 	%rd873, %rd221, 32;
	cvt.u32.u64 	%r350, %rd873;
	mov.b32 	%f53, %r350;
	ld.u32 	%rd874, [%rd870];
	ld.u32 	%rd875, [%rd870+4];
	bfi.b64 	%rd223, %rd875, %rd874, 32, 32;
	cvt.u32.u64 	%r351, %rd223;
	shr.u64 	%rd876, %rd223, 32;
	cvt.u32.u64 	%r352, %rd876;
	mov.b32 	%f54, %r351;
	sub.f32 	%f55, %f54, %f52;
	mov.b32 	%f707, %r352;
	sub.f32 	%f57, %f707, %f53;
	ld.u32 	%rd877, [%rd872];
	ld.u32 	%rd878, [%rd872+4];
	bfi.b64 	%rd224, %rd878, %rd877, 32, 32;
	cvt.u32.u64 	%r353, %rd224;
	shr.u64 	%rd879, %rd224, 32;
	cvt.u32.u64 	%r354, %rd879;
	mov.b32 	%f58, %r353;
	sub.f32 	%f59, %f58, %f52;
	mov.b32 	%f60, %r354;
	sub.f32 	%f61, %f60, %f53;
	sub.f32 	%f62, %f49, %f52;
	sub.f32 	%f63, %f50, %f53;
	mul.f32 	%f401, %f57, %f63;
	fma.rn.f32 	%f64, %f55, %f62, %f401;
	mul.f32 	%f402, %f61, %f63;
	fma.rn.f32 	%f65, %f59, %f62, %f402;
	setp.le.f32 	%p118, %f64, 0f00000000;
	setp.le.f32 	%p119, %f65, 0f00000000;
	and.pred  	%p120, %p118, %p119;
	@%p120 bra 	$L__BB1_130;
	bra.uni 	$L__BB1_93;

$L__BB1_130:
	add.u64 	%rd1515, %SPL, 0;
	add.u64 	%rd1511, %SP, 728;
	add.u64 	%rd1517, %SP, 0;
	st.local.u64 	[%rd1515], %rd221;
	mov.u64 	%rd1522, 2;
	mov.u64 	%rd1508, %rd32;
	mov.u64 	%rd1509, %rd17;
	mov.u64 	%rd1510, %rd17;
	mov.u64 	%rd1512, %rd17;
	mov.u64 	%rd1513, %rd17;
	mov.u64 	%rd1514, %rd1511;
	mov.u64 	%rd1516, %rd1515;
	mov.u64 	%rd1518, %rd1515;
	mov.u64 	%rd1519, %rd1515;
	mov.u64 	%rd1520, %rd1517;
	mov.u64 	%rd1521, %rd26;

$L__BB1_131:
	setp.eq.s64 	%p173, %rd1522, 0;
	mov.u64 	%rd1523, 1;
	@%p173 bra 	$L__BB1_133;

	add.s64 	%rd1522, %rd1522, -1;
	add.s64 	%rd1024, %rd1509, 8;
	setp.eq.s64 	%p174, %rd1512, %rd1508;
	selp.b64 	%rd1025, %rd1024, %rd1512, %p174;
	add.s64 	%rd1026, %rd1510, 8;
	selp.b64 	%rd1027, %rd1026, %rd1513, %p174;
	add.s64 	%rd1028, %rd1511, 8;
	selp.b64 	%rd1029, %rd1028, %rd1514, %p174;
	mov.u64 	%rd1523, 0;
	setp.eq.s64 	%p175, %rd1522, 0;
	add.s64 	%rd1030, %rd1025, 4;
	add.s64 	%rd1031, %rd1027, 4;
	add.s64 	%rd1032, %rd1029, 4;
	selp.b64 	%rd450, %rd1025, %rd1030, %p175;
	selp.b64 	%rd1513, %rd1027, %rd1031, %p175;
	selp.b64 	%rd1514, %rd1029, %rd1032, %p175;
	selp.b64 	%rd1509, %rd1024, %rd1509, %p174;
	selp.b64 	%rd1510, %rd1026, %rd1510, %p174;
	selp.b64 	%rd1511, %rd1028, %rd1511, %p174;
	add.s64 	%rd1033, %rd1512, 8;
	selp.b64 	%rd1508, %rd1033, %rd1508, %p174;
	add.s64 	%rd1034, %rd1518, 8;
	setp.eq.s64 	%p176, %rd1515, %rd1521;
	selp.b64 	%rd1035, %rd1034, %rd1515, %p176;
	add.s64 	%rd1036, %rd1519, 8;
	selp.b64 	%rd1037, %rd1036, %rd1516, %p176;
	add.s64 	%rd1038, %rd1520, 8;
	selp.b64 	%rd1039, %rd1038, %rd1517, %p176;
	selp.b64 	%rd1518, %rd1034, %rd1518, %p176;
	selp.b64 	%rd1519, %rd1036, %rd1519, %p176;
	selp.b64 	%rd1520, %rd1038, %rd1520, %p176;
	add.s64 	%rd1040, %rd1515, 8;
	selp.b64 	%rd1521, %rd1040, %rd1521, %p176;
	add.s64 	%rd1041, %rd1035, 4;
	add.s64 	%rd1042, %rd1037, 4;
	add.s64 	%rd1043, %rd1039, 4;
	selp.b64 	%rd1515, %rd1035, %rd1041, %p175;
	selp.b64 	%rd1516, %rd1037, %rd1042, %p175;
	selp.b64 	%rd1517, %rd1039, %rd1043, %p175;
	ld.local.f32 	%f468, [%rd1037];
	ld.local.f32 	%f469, [%rd1027];
	setp.eq.f32 	%p177, %f469, %f468;
	mov.u64 	%rd1512, %rd450;
	@%p177 bra 	$L__BB1_131;

$L__BB1_133:
	cvt.u32.u64 	%r544, %rd221;
	mov.u64 	%rd1277, 0;
	or.b64  	%rd1045, %rd1277, %rd221;
	mov.b64 	{%r396, %r397}, %rd1045;
	mov.b64 	{%r398, %r399}, %rd1523;
	cvt.u32.u64 	%r401, %rd1277;
	or.b32  	%r613, %r401, %r544;
	mov.u32 	%r614, 0;
	mov.b32 	%f711, %r397;
	mov.b32 	{%rs128, %rs74}, %r398;
	mov.u32 	%r615, %r614;
	bra.uni 	$L__BB1_134;

$L__BB1_93:
	cvt.u32.u64 	%r566, %rd223;
	mov.b32 	%f653, %r566;
	sub.f32 	%f66, %f49, %f653;
	sub.f32 	%f67, %f50, %f707;
	mul.f32 	%f403, %f57, %f67;
	fma.rn.f32 	%f68, %f55, %f66, %f403;
	mul.f32 	%f404, %f61, %f67;
	fma.rn.f32 	%f69, %f59, %f66, %f404;
	setp.ge.f32 	%p121, %f68, 0f00000000;
	setp.le.f32 	%p122, %f69, %f68;
	and.pred  	%p123, %p122, %p121;
	@%p123 bra 	$L__BB1_126;
	bra.uni 	$L__BB1_94;

$L__BB1_126:
	add.u64 	%rd1499, %SPL, 0;
	add.u64 	%rd1495, %SP, 728;
	add.u64 	%rd1501, %SP, 0;
	st.local.u64 	[%rd1499], %rd223;
	mov.u64 	%rd1506, 2;
	mov.u64 	%rd1492, %rd32;
	mov.u64 	%rd1493, %rd17;
	mov.u64 	%rd1494, %rd17;
	mov.u64 	%rd1496, %rd17;
	mov.u64 	%rd1497, %rd17;
	mov.u64 	%rd1498, %rd1495;
	mov.u64 	%rd1500, %rd1499;
	mov.u64 	%rd1502, %rd1499;
	mov.u64 	%rd1503, %rd1499;
	mov.u64 	%rd1504, %rd1501;
	mov.u64 	%rd1505, %rd27;

$L__BB1_127:
	setp.eq.s64 	%p168, %rd1506, 0;
	mov.u64 	%rd1507, 1;
	@%p168 bra 	$L__BB1_129;

	add.s64 	%rd1506, %rd1506, -1;
	add.s64 	%rd997, %rd1493, 8;
	setp.eq.s64 	%p169, %rd1496, %rd1492;
	selp.b64 	%rd998, %rd997, %rd1496, %p169;
	add.s64 	%rd999, %rd1494, 8;
	selp.b64 	%rd1000, %rd999, %rd1497, %p169;
	add.s64 	%rd1001, %rd1495, 8;
	selp.b64 	%rd1002, %rd1001, %rd1498, %p169;
	mov.u64 	%rd1507, 0;
	setp.eq.s64 	%p170, %rd1506, 0;
	add.s64 	%rd1003, %rd998, 4;
	add.s64 	%rd1004, %rd1000, 4;
	add.s64 	%rd1005, %rd1002, 4;
	selp.b64 	%rd412, %rd998, %rd1003, %p170;
	selp.b64 	%rd1497, %rd1000, %rd1004, %p170;
	selp.b64 	%rd1498, %rd1002, %rd1005, %p170;
	selp.b64 	%rd1493, %rd997, %rd1493, %p169;
	selp.b64 	%rd1494, %rd999, %rd1494, %p169;
	selp.b64 	%rd1495, %rd1001, %rd1495, %p169;
	add.s64 	%rd1006, %rd1496, 8;
	selp.b64 	%rd1492, %rd1006, %rd1492, %p169;
	add.s64 	%rd1007, %rd1502, 8;
	setp.eq.s64 	%p171, %rd1499, %rd1505;
	selp.b64 	%rd1008, %rd1007, %rd1499, %p171;
	add.s64 	%rd1009, %rd1503, 8;
	selp.b64 	%rd1010, %rd1009, %rd1500, %p171;
	add.s64 	%rd1011, %rd1504, 8;
	selp.b64 	%rd1012, %rd1011, %rd1501, %p171;
	selp.b64 	%rd1502, %rd1007, %rd1502, %p171;
	selp.b64 	%rd1503, %rd1009, %rd1503, %p171;
	selp.b64 	%rd1504, %rd1011, %rd1504, %p171;
	add.s64 	%rd1013, %rd1499, 8;
	selp.b64 	%rd1505, %rd1013, %rd1505, %p171;
	add.s64 	%rd1014, %rd1008, 4;
	add.s64 	%rd1015, %rd1010, 4;
	add.s64 	%rd1016, %rd1012, 4;
	selp.b64 	%rd1499, %rd1008, %rd1014, %p170;
	selp.b64 	%rd1500, %rd1010, %rd1015, %p170;
	selp.b64 	%rd1501, %rd1012, %rd1016, %p170;
	ld.local.f32 	%f466, [%rd1010];
	ld.local.f32 	%f467, [%rd1000];
	setp.eq.f32 	%p172, %f467, %f466;
	mov.u64 	%rd1496, %rd412;
	@%p172 bra 	$L__BB1_127;

$L__BB1_129:
	cvt.u32.u64 	%r543, %rd223;
	mov.u64 	%rd1276, 0;
	or.b64  	%rd1018, %rd1276, %rd223;
	mov.b64 	{%r388, %r389}, %rd1018;
	mov.b64 	{%r390, %r391}, %rd1507;
	cvt.u32.u64 	%r393, %rd1276;
	or.b32  	%r613, %r393, %r543;
	mov.u32 	%r614, 0;
	mov.b32 	%f711, %r389;
	mov.u32 	%r615, 1;
	mov.b32 	{%rs128, %rs70}, %r390;
	bra.uni 	$L__BB1_134;

$L__BB1_94:
	shr.u64 	%rd1343, %rd224, 32;
	cvt.u32.u64 	%r546, %rd1343;
	mov.b32 	%f646, %r546;
	cvt.u32.u64 	%r545, %rd224;
	mov.b32 	%f645, %r545;
	sub.f32 	%f70, %f49, %f645;
	sub.f32 	%f71, %f50, %f646;
	mul.f32 	%f405, %f57, %f71;
	fma.rn.f32 	%f72, %f55, %f70, %f405;
	mul.f32 	%f406, %f61, %f71;
	fma.rn.f32 	%f73, %f59, %f70, %f406;
	setp.ge.f32 	%p124, %f73, 0f00000000;
	setp.le.f32 	%p125, %f72, %f73;
	and.pred  	%p126, %p125, %p124;
	@%p126 bra 	$L__BB1_122;
	bra.uni 	$L__BB1_95;

$L__BB1_122:
	add.u64 	%rd1483, %SPL, 0;
	add.u64 	%rd1479, %SP, 728;
	add.u64 	%rd1485, %SP, 0;
	st.local.u64 	[%rd1483], %rd224;
	mov.u64 	%rd1490, 2;
	mov.u64 	%rd1476, %rd32;
	mov.u64 	%rd1477, %rd17;
	mov.u64 	%rd1478, %rd17;
	mov.u64 	%rd1480, %rd17;
	mov.u64 	%rd1481, %rd17;
	mov.u64 	%rd1482, %rd1479;
	mov.u64 	%rd1484, %rd1483;
	mov.u64 	%rd1486, %rd1483;
	mov.u64 	%rd1487, %rd1483;
	mov.u64 	%rd1488, %rd1485;
	mov.u64 	%rd1489, %rd28;

$L__BB1_123:
	setp.eq.s64 	%p163, %rd1490, 0;
	mov.u64 	%rd1491, 1;
	@%p163 bra 	$L__BB1_125;

	add.s64 	%rd1490, %rd1490, -1;
	add.s64 	%rd970, %rd1477, 8;
	setp.eq.s64 	%p164, %rd1480, %rd1476;
	selp.b64 	%rd971, %rd970, %rd1480, %p164;
	add.s64 	%rd972, %rd1478, 8;
	selp.b64 	%rd973, %rd972, %rd1481, %p164;
	add.s64 	%rd974, %rd1479, 8;
	selp.b64 	%rd975, %rd974, %rd1482, %p164;
	mov.u64 	%rd1491, 0;
	setp.eq.s64 	%p165, %rd1490, 0;
	add.s64 	%rd976, %rd971, 4;
	add.s64 	%rd977, %rd973, 4;
	add.s64 	%rd978, %rd975, 4;
	selp.b64 	%rd374, %rd971, %rd976, %p165;
	selp.b64 	%rd1481, %rd973, %rd977, %p165;
	selp.b64 	%rd1482, %rd975, %rd978, %p165;
	selp.b64 	%rd1477, %rd970, %rd1477, %p164;
	selp.b64 	%rd1478, %rd972, %rd1478, %p164;
	selp.b64 	%rd1479, %rd974, %rd1479, %p164;
	add.s64 	%rd979, %rd1480, 8;
	selp.b64 	%rd1476, %rd979, %rd1476, %p164;
	add.s64 	%rd980, %rd1486, 8;
	setp.eq.s64 	%p166, %rd1483, %rd1489;
	selp.b64 	%rd981, %rd980, %rd1483, %p166;
	add.s64 	%rd982, %rd1487, 8;
	selp.b64 	%rd983, %rd982, %rd1484, %p166;
	add.s64 	%rd984, %rd1488, 8;
	selp.b64 	%rd985, %rd984, %rd1485, %p166;
	selp.b64 	%rd1486, %rd980, %rd1486, %p166;
	selp.b64 	%rd1487, %rd982, %rd1487, %p166;
	selp.b64 	%rd1488, %rd984, %rd1488, %p166;
	add.s64 	%rd986, %rd1483, 8;
	selp.b64 	%rd1489, %rd986, %rd1489, %p166;
	add.s64 	%rd987, %rd981, 4;
	add.s64 	%rd988, %rd983, 4;
	add.s64 	%rd989, %rd985, 4;
	selp.b64 	%rd1483, %rd981, %rd987, %p165;
	selp.b64 	%rd1484, %rd983, %rd988, %p165;
	selp.b64 	%rd1485, %rd985, %rd989, %p165;
	ld.local.f32 	%f464, [%rd983];
	ld.local.f32 	%f465, [%rd973];
	setp.eq.f32 	%p167, %f465, %f464;
	mov.u64 	%rd1480, %rd374;
	@%p167 bra 	$L__BB1_123;

$L__BB1_125:
	cvt.u32.u64 	%r542, %rd224;
	mov.u64 	%rd1275, 0;
	or.b64  	%rd991, %rd1275, %rd224;
	mov.b64 	{%r380, %r381}, %rd991;
	mov.b64 	{%r382, %r383}, %rd1491;
	cvt.u32.u64 	%r385, %rd1275;
	or.b32  	%r613, %r385, %r542;
	mov.u32 	%r614, 0;
	mov.b32 	%f711, %r381;
	mov.b32 	{%rs128, %rs66}, %r382;
	mov.u32 	%r615, 2;
	bra.uni 	$L__BB1_134;

$L__BB1_95:
	cvt.u32.u64 	%r587, %rd221;
	mov.b32 	%f679, %r587;
	sub.f32 	%f678, %f49, %f679;
	shr.u64 	%rd1345, %rd221, 32;
	cvt.u32.u64 	%r550, %rd1345;
	mov.b32 	%f651, %r550;
	sub.f32 	%f650, %f50, %f651;
	shr.u64 	%rd1344, %rd224, 32;
	cvt.u32.u64 	%r549, %rd1344;
	mov.b32 	%f649, %r549;
	cvt.u32.u64 	%r548, %rd224;
	mov.b32 	%f648, %r548;
	cvt.u32.u64 	%r547, %rd223;
	mov.b32 	%f647, %r547;
	sub.f32 	%f74, %f648, %f647;
	sub.f32 	%f75, %f649, %f707;
	mul.f32 	%f407, %f57, %f59;
	mul.f32 	%f408, %f55, %f61;
	sub.f32 	%f76, %f408, %f407;
	mul.f32 	%f409, %f57, %f678;
	mul.f32 	%f410, %f55, %f650;
	sub.f32 	%f411, %f410, %f409;
	mul.f32 	%f412, %f76, %f411;
	setp.lt.f32 	%p127, %f412, 0f00000000;
	setp.ge.f32 	%p128, %f64, 0f00000000;
	and.pred  	%p129, %p128, %p127;
	setp.le.f32 	%p130, %f68, 0f00000000;
	and.pred  	%p131, %p130, %p129;
	mov.u16 	%rs127, 0;
	@%p131 bra 	$L__BB1_98;

	cvt.u32.u64 	%r575, %rd224;
	mov.b32 	%f665, %r575;
	sub.f32 	%f664, %f49, %f665;
	shr.u64 	%rd1356, %rd224, 32;
	cvt.u32.u64 	%r574, %rd1356;
	mov.b32 	%f663, %r574;
	sub.f32 	%f662, %f50, %f663;
	mul.f32 	%f413, %f59, %f662;
	mul.f32 	%f414, %f664, %f61;
	sub.f32 	%f415, %f413, %f414;
	mul.f32 	%f416, %f76, %f415;
	setp.gt.f32 	%p132, %f416, 0f80000000;
	setp.ge.f32 	%p133, %f65, 0f00000000;
	and.pred  	%p134, %p133, %p132;
	setp.le.f32 	%p135, %f73, 0f00000000;
	and.pred  	%p136, %p135, %p134;
	mov.u16 	%rs127, 1;
	@%p136 bra 	$L__BB1_98;

	mul.f32 	%f417, %f74, %f67;
	mul.f32 	%f418, %f66, %f75;
	sub.f32 	%f419, %f417, %f418;
	mul.f32 	%f420, %f76, %f419;
	setp.lt.f32 	%p137, %f420, 0f00000000;
	sub.f32 	%f421, %f69, %f68;
	setp.ge.f32 	%p138, %f421, 0f00000000;
	and.pred  	%p139, %p138, %p137;
	sub.f32 	%f422, %f72, %f73;
	setp.ge.f32 	%p140, %f422, 0f00000000;
	and.pred  	%p141, %p140, %p139;
	selp.b16 	%rs127, 2, 3, %p141;

$L__BB1_98:
	mul.f32 	%f423, %f57, %f57;
	fma.rn.f32 	%f424, %f55, %f55, %f423;
	add.f32 	%f77, %f424, 0f00000000;
	mul.f32 	%f425, %f61, %f61;
	fma.rn.f32 	%f426, %f59, %f59, %f425;
	add.f32 	%f78, %f426, 0f00000000;
	mul.f32 	%f427, %f75, %f75;
	fma.rn.f32 	%f428, %f74, %f74, %f427;
	add.f32 	%f79, %f428, 0f00000000;
	setp.eq.s16 	%p142, %rs127, 1;
	@%p142 bra 	$L__BB1_113;

	setp.eq.s16 	%p143, %rs127, 2;
	@%p143 bra 	$L__BB1_109;

	setp.ne.s16 	%p144, %rs127, 3;
	@%p144 bra 	$L__BB1_117;

	cvt.u32.u64 	%r588, %rd221;
	mov.b32 	%f681, %r588;
	sub.f32 	%f680, %f49, %f681;
	shr.u64 	%rd1355, %rd221, 32;
	cvt.u32.u64 	%r567, %rd1355;
	mov.b32 	%f655, %r567;
	sub.f32 	%f654, %f50, %f655;
	sub.f32 	%f429, %f64, %f68;
	div.rn.f32 	%f80, %f64, %f429;
	sub.f32 	%f430, %f65, %f73;
	div.rn.f32 	%f81, %f65, %f430;
	sub.f32 	%f431, %f69, %f68;
	add.f32 	%f432, %f72, %f431;
	sub.f32 	%f433, %f432, %f73;
	div.rn.f32 	%f709, %f431, %f433;
	mul.f32 	%f434, %f654, %f654;
	fma.rn.f32 	%f435, %f680, %f680, %f434;
	add.f32 	%f436, %f435, 0f00000000;
	mul.f32 	%f437, %f77, %f80;
	mul.f32 	%f438, %f80, %f437;
	sub.f32 	%f83, %f436, %f438;
	mul.f32 	%f439, %f78, %f709;
	mul.f32 	%f440, %f709, %f439;
	sub.f32 	%f84, %f436, %f440;
	mul.f32 	%f441, %f67, %f67;
	fma.rn.f32 	%f442, %f66, %f66, %f441;
	add.f32 	%f443, %f442, 0f00000000;
	mul.f32 	%f444, %f79, %f81;
	mul.f32 	%f445, %f81, %f444;
	sub.f32 	%f85, %f443, %f445;
	setp.lt.f32 	%p145, %f83, %f84;
	@%p145 bra 	$L__BB1_105;
	bra.uni 	$L__BB1_102;

$L__BB1_105:
	setp.lt.f32 	%p147, %f83, %f85;
	@%p147 bra 	$L__BB1_107;
	bra.uni 	$L__BB1_106;

$L__BB1_107:
	cvt.u32.u64 	%r571, %rd221;
	mov.b32 	%f659, %r571;
	mul.f32 	%f708, %f57, %f80;
	fma.rn.f32 	%f706, %f55, %f80, %f659;
	mov.u32 	%r615, 0;
	mov.f32 	%f707, %f53;
	mov.f32 	%f709, %f80;
	bra.uni 	$L__BB1_108;

$L__BB1_113:
	cvt.u32.u64 	%r573, %rd221;
	mov.b32 	%f661, %r573;
	add.u64 	%rd1449, %SPL, 0;
	add.u64 	%rd1445, %SP, 728;
	add.u64 	%rd1451, %SP, 0;
	div.rn.f32 	%f710, %f65, %f78;
	fma.rn.f32 	%f454, %f59, %f710, %f661;
	mov.b32 	%r365, %f454;
	fma.rn.f32 	%f455, %f61, %f710, %f53;
	mov.b32 	%r366, %f455;
	cvt.u64.u32 	%rd910, %r366;
	cvt.u64.u32 	%rd911, %r365;
	bfi.b64 	%rd273, %rd910, %rd911, 32, 32;
	st.local.u64 	[%rd1449], %rd273;
	mov.u64 	%rd1456, 2;
	mov.u64 	%rd1442, %rd32;
	mov.u64 	%rd1443, %rd17;
	mov.u64 	%rd1444, %rd17;
	mov.u64 	%rd1446, %rd17;
	mov.u64 	%rd1447, %rd17;
	mov.u64 	%rd1448, %rd1445;
	mov.u64 	%rd1450, %rd1449;
	mov.u64 	%rd1452, %rd1449;
	mov.u64 	%rd1453, %rd1449;
	mov.u64 	%rd1454, %rd1451;
	mov.u64 	%rd1455, %rd30;

$L__BB1_114:
	setp.eq.s64 	%p153, %rd1456, 0;
	mov.u64 	%rd1475, 1;
	@%p153 bra 	$L__BB1_116;

	add.s64 	%rd1456, %rd1456, -1;
	add.s64 	%rd916, %rd1443, 8;
	setp.eq.s64 	%p154, %rd1446, %rd1442;
	selp.b64 	%rd917, %rd916, %rd1446, %p154;
	add.s64 	%rd918, %rd1444, 8;
	selp.b64 	%rd919, %rd918, %rd1447, %p154;
	add.s64 	%rd920, %rd1445, 8;
	selp.b64 	%rd921, %rd920, %rd1448, %p154;
	mov.u64 	%rd1475, 0;
	setp.eq.s64 	%p155, %rd1456, 0;
	add.s64 	%rd922, %rd917, 4;
	add.s64 	%rd923, %rd919, 4;
	add.s64 	%rd924, %rd921, 4;
	selp.b64 	%rd290, %rd917, %rd922, %p155;
	selp.b64 	%rd1447, %rd919, %rd923, %p155;
	selp.b64 	%rd1448, %rd921, %rd924, %p155;
	selp.b64 	%rd1443, %rd916, %rd1443, %p154;
	selp.b64 	%rd1444, %rd918, %rd1444, %p154;
	selp.b64 	%rd1445, %rd920, %rd1445, %p154;
	add.s64 	%rd925, %rd1446, 8;
	selp.b64 	%rd1442, %rd925, %rd1442, %p154;
	add.s64 	%rd926, %rd1452, 8;
	setp.eq.s64 	%p156, %rd1449, %rd1455;
	selp.b64 	%rd927, %rd926, %rd1449, %p156;
	add.s64 	%rd928, %rd1453, 8;
	selp.b64 	%rd929, %rd928, %rd1450, %p156;
	add.s64 	%rd930, %rd1454, 8;
	selp.b64 	%rd931, %rd930, %rd1451, %p156;
	selp.b64 	%rd1452, %rd926, %rd1452, %p156;
	selp.b64 	%rd1453, %rd928, %rd1453, %p156;
	selp.b64 	%rd1454, %rd930, %rd1454, %p156;
	add.s64 	%rd932, %rd1449, 8;
	selp.b64 	%rd1455, %rd932, %rd1455, %p156;
	add.s64 	%rd933, %rd927, 4;
	add.s64 	%rd934, %rd929, 4;
	add.s64 	%rd935, %rd931, 4;
	selp.b64 	%rd1449, %rd927, %rd933, %p155;
	selp.b64 	%rd1450, %rd929, %rd934, %p155;
	selp.b64 	%rd1451, %rd931, %rd935, %p155;
	ld.local.f32 	%f456, [%rd929];
	ld.local.f32 	%f457, [%rd919];
	setp.eq.f32 	%p157, %f457, %f456;
	mov.u64 	%rd1446, %rd290;
	@%p157 bra 	$L__BB1_114;

$L__BB1_116:
	mov.u64 	%rd1273, 0;
	or.b64  	%rd1474, %rd1273, %rd273;
	mov.u32 	%r615, 2;
	bra.uni 	$L__BB1_121;

$L__BB1_109:
	cvt.u32.u64 	%r572, %rd223;
	mov.b32 	%f660, %r572;
	add.u64 	%rd1433, %SPL, 0;
	add.u64 	%rd1429, %SP, 728;
	add.u64 	%rd1435, %SP, 0;
	mul.f32 	%f448, %f75, %f67;
	fma.rn.f32 	%f449, %f74, %f66, %f448;
	div.rn.f32 	%f710, %f449, %f79;
	fma.rn.f32 	%f450, %f74, %f710, %f660;
	mov.b32 	%r362, %f450;
	fma.rn.f32 	%f451, %f75, %f710, %f707;
	mov.b32 	%r363, %f451;
	cvt.u64.u32 	%rd883, %r363;
	cvt.u64.u32 	%rd884, %r362;
	bfi.b64 	%rd232, %rd883, %rd884, 32, 32;
	st.local.u64 	[%rd1433], %rd232;
	mov.u64 	%rd1440, 2;
	mov.u64 	%rd1426, %rd32;
	mov.u64 	%rd1427, %rd17;
	mov.u64 	%rd1428, %rd17;
	mov.u64 	%rd1430, %rd17;
	mov.u64 	%rd1431, %rd17;
	mov.u64 	%rd1432, %rd1429;
	mov.u64 	%rd1434, %rd1433;
	mov.u64 	%rd1436, %rd1433;
	mov.u64 	%rd1437, %rd1433;
	mov.u64 	%rd1438, %rd1435;
	mov.u64 	%rd1439, %rd31;

$L__BB1_110:
	setp.eq.s64 	%p148, %rd1440, 0;
	mov.u64 	%rd1475, 1;
	@%p148 bra 	$L__BB1_112;

	add.s64 	%rd1440, %rd1440, -1;
	add.s64 	%rd889, %rd1427, 8;
	setp.eq.s64 	%p149, %rd1430, %rd1426;
	selp.b64 	%rd890, %rd889, %rd1430, %p149;
	add.s64 	%rd891, %rd1428, 8;
	selp.b64 	%rd892, %rd891, %rd1431, %p149;
	add.s64 	%rd893, %rd1429, 8;
	selp.b64 	%rd894, %rd893, %rd1432, %p149;
	mov.u64 	%rd1475, 0;
	setp.eq.s64 	%p150, %rd1440, 0;
	add.s64 	%rd895, %rd890, 4;
	add.s64 	%rd896, %rd892, 4;
	add.s64 	%rd897, %rd894, 4;
	selp.b64 	%rd249, %rd890, %rd895, %p150;
	selp.b64 	%rd1431, %rd892, %rd896, %p150;
	selp.b64 	%rd1432, %rd894, %rd897, %p150;
	selp.b64 	%rd1427, %rd889, %rd1427, %p149;
	selp.b64 	%rd1428, %rd891, %rd1428, %p149;
	selp.b64 	%rd1429, %rd893, %rd1429, %p149;
	add.s64 	%rd898, %rd1430, 8;
	selp.b64 	%rd1426, %rd898, %rd1426, %p149;
	add.s64 	%rd899, %rd1436, 8;
	setp.eq.s64 	%p151, %rd1433, %rd1439;
	selp.b64 	%rd900, %rd899, %rd1433, %p151;
	add.s64 	%rd901, %rd1437, 8;
	selp.b64 	%rd902, %rd901, %rd1434, %p151;
	add.s64 	%rd903, %rd1438, 8;
	selp.b64 	%rd904, %rd903, %rd1435, %p151;
	selp.b64 	%rd1436, %rd899, %rd1436, %p151;
	selp.b64 	%rd1437, %rd901, %rd1437, %p151;
	selp.b64 	%rd1438, %rd903, %rd1438, %p151;
	add.s64 	%rd905, %rd1433, 8;
	selp.b64 	%rd1439, %rd905, %rd1439, %p151;
	add.s64 	%rd906, %rd900, 4;
	add.s64 	%rd907, %rd902, 4;
	add.s64 	%rd908, %rd904, 4;
	selp.b64 	%rd1433, %rd900, %rd906, %p150;
	selp.b64 	%rd1434, %rd902, %rd907, %p150;
	selp.b64 	%rd1435, %rd904, %rd908, %p150;
	ld.local.f32 	%f452, [%rd902];
	ld.local.f32 	%f453, [%rd892];
	setp.eq.f32 	%p152, %f453, %f452;
	mov.u64 	%rd1430, %rd249;
	@%p152 bra 	$L__BB1_110;

$L__BB1_112:
	mov.u64 	%rd1272, 0;
	or.b64  	%rd1474, %rd1272, %rd232;
	mov.u32 	%r615, 1;
	bra.uni 	$L__BB1_121;

$L__BB1_117:
	cvt.u32.u64 	%r551, %rd221;
	mov.b32 	%f652, %r551;
	add.u64 	%rd1307, %SP, 0;
	add.u64 	%rd1461, %SP, 728;
	add.u64 	%rd1467, %SP, 0;
	cvta.to.local.u64 	%rd1465, %rd1467;
	div.rn.f32 	%f710, %f64, %f77;
	fma.rn.f32 	%f458, %f55, %f710, %f652;
	mov.b32 	%r368, %f458;
	fma.rn.f32 	%f459, %f57, %f710, %f53;
	mov.b32 	%r369, %f459;
	cvt.u64.u32 	%rd937, %r369;
	cvt.u64.u32 	%rd938, %r368;
	bfi.b64 	%rd314, %rd937, %rd938, 32, 32;
	st.local.u64 	[%rd1465], %rd314;
	mov.u64 	%rd1472, 2;
	mov.u64 	%rd1458, %rd32;
	mov.u64 	%rd1459, %rd17;
	mov.u64 	%rd1460, %rd17;
	mov.u64 	%rd1462, %rd17;
	mov.u64 	%rd1463, %rd17;
	mov.u64 	%rd1464, %rd1461;
	mov.u64 	%rd1466, %rd1465;
	mov.u64 	%rd1468, %rd1465;
	mov.u64 	%rd1469, %rd1465;
	mov.u64 	%rd1470, %rd1467;
	mov.u64 	%rd1471, %rd29;

$L__BB1_118:
	setp.eq.s64 	%p158, %rd1472, 0;
	mov.u64 	%rd1475, 1;
	@%p158 bra 	$L__BB1_120;

	add.s64 	%rd1472, %rd1472, -1;
	add.s64 	%rd943, %rd1459, 8;
	setp.eq.s64 	%p159, %rd1462, %rd1458;
	selp.b64 	%rd944, %rd943, %rd1462, %p159;
	add.s64 	%rd945, %rd1460, 8;
	selp.b64 	%rd946, %rd945, %rd1463, %p159;
	add.s64 	%rd947, %rd1461, 8;
	selp.b64 	%rd948, %rd947, %rd1464, %p159;
	mov.u64 	%rd1475, 0;
	setp.eq.s64 	%p160, %rd1472, 0;
	add.s64 	%rd949, %rd944, 4;
	add.s64 	%rd950, %rd946, 4;
	add.s64 	%rd951, %rd948, 4;
	selp.b64 	%rd331, %rd944, %rd949, %p160;
	selp.b64 	%rd1463, %rd946, %rd950, %p160;
	selp.b64 	%rd1464, %rd948, %rd951, %p160;
	selp.b64 	%rd1459, %rd943, %rd1459, %p159;
	selp.b64 	%rd1460, %rd945, %rd1460, %p159;
	selp.b64 	%rd1461, %rd947, %rd1461, %p159;
	add.s64 	%rd952, %rd1462, 8;
	selp.b64 	%rd1458, %rd952, %rd1458, %p159;
	add.s64 	%rd953, %rd1468, 8;
	setp.eq.s64 	%p161, %rd1465, %rd1471;
	selp.b64 	%rd954, %rd953, %rd1465, %p161;
	add.s64 	%rd955, %rd1469, 8;
	selp.b64 	%rd956, %rd955, %rd1466, %p161;
	add.s64 	%rd957, %rd1470, 8;
	selp.b64 	%rd958, %rd957, %rd1467, %p161;
	selp.b64 	%rd1468, %rd953, %rd1468, %p161;
	selp.b64 	%rd1469, %rd955, %rd1469, %p161;
	selp.b64 	%rd1470, %rd957, %rd1470, %p161;
	add.s64 	%rd959, %rd1465, 8;
	selp.b64 	%rd1471, %rd959, %rd1471, %p161;
	add.s64 	%rd960, %rd954, 4;
	add.s64 	%rd961, %rd956, 4;
	add.s64 	%rd962, %rd958, 4;
	selp.b64 	%rd1465, %rd954, %rd960, %p160;
	selp.b64 	%rd1466, %rd956, %rd961, %p160;
	selp.b64 	%rd1467, %rd958, %rd962, %p160;
	ld.local.f32 	%f460, [%rd956];
	ld.local.f32 	%f461, [%rd946];
	setp.eq.f32 	%p162, %f461, %f460;
	mov.u64 	%rd1462, %rd331;
	@%p162 bra 	$L__BB1_118;

$L__BB1_120:
	mov.u32 	%r615, 0;
	mov.u64 	%rd1274, 0;
	or.b64  	%rd1474, %rd1274, %rd314;

$L__BB1_121:
	mov.f32 	%f462, 0f3F800000;
	sub.f32 	%f463, %f462, %f710;
	mov.b32 	%r372, %f463;
	mov.b32 	%r373, %f710;
	cvt.u64.u32 	%rd963, %r373;
	cvt.u64.u32 	%rd964, %r372;
	bfi.b64 	%rd1524, %rd963, %rd964, 32, 32;
	mov.b64 	{%r374, %r375}, %rd1475;
	mov.b64 	{%r376, %r377}, %rd1474;
	cvt.u32.u64 	%r613, %rd1474;
	mov.b32 	%f711, %r377;
	mov.u32 	%r614, 1;
	mov.b32 	{%rs128, %rs62}, %r374;
	bra.uni 	$L__BB1_134;

$L__BB1_102:
	setp.lt.f32 	%p146, %f84, %f85;
	@%p146 bra 	$L__BB1_104;
	bra.uni 	$L__BB1_103;

$L__BB1_104:
	cvt.u32.u64 	%r569, %rd221;
	mov.b32 	%f657, %r569;
	mul.f32 	%f708, %f61, %f81;
	fma.rn.f32 	%f706, %f59, %f81, %f657;
	mov.u32 	%r615, 2;
	mov.f32 	%f707, %f53;
	mov.f32 	%f709, %f81;
	bra.uni 	$L__BB1_108;

$L__BB1_106:
	cvt.u32.u64 	%r570, %rd223;
	mov.b32 	%f658, %r570;
	mul.f32 	%f708, %f75, %f709;
	fma.rn.f32 	%f706, %f74, %f709, %f658;
	mov.u32 	%r615, 1;
	bra.uni 	$L__BB1_108;

$L__BB1_103:
	cvt.u32.u64 	%r568, %rd223;
	mov.b32 	%f656, %r568;
	mul.f32 	%f708, %f75, %f709;
	fma.rn.f32 	%f706, %f74, %f709, %f656;
	mov.u32 	%r615, 1;

$L__BB1_108:
	add.f32 	%f711, %f707, %f708;
	mov.f32 	%f446, 0f3F800000;
	sub.f32 	%f447, %f446, %f709;
	mov.b32 	%r360, %f447;
	mov.b32 	%r361, %f709;
	cvt.u64.u32 	%rd880, %r361;
	cvt.u64.u32 	%rd881, %r360;
	bfi.b64 	%rd1524, %rd880, %rd881, 32, 32;
	mov.b32 	%r613, %f706;
	mov.u32 	%r614, 1;
	mov.u16 	%rs128, 1;

$L__BB1_134:
	mov.b32 	%f470, %r613;
	sub.f32 	%f471, %f470, %f49;
	sub.f32 	%f472, %f711, %f50;
	mul.f32 	%f473, %f472, %f472;
	fma.rn.f32 	%f474, %f471, %f471, %f473;
	add.f32 	%f475, %f474, 0f00000000;
	sqrt.rn.f32 	%f476, %f475;
	shl.b64 	%rd1046, %rd213, 2;
	add.s64 	%rd1047, %rd14, %rd1046;
	st.local.f32 	[%rd1047+-4], %f476;
	mul.lo.s64 	%rd1048, %rd213, 36;
	add.s64 	%rd1049, %rd13, %rd1048;
	st.local.u32 	[%rd1049+-36], %r613;
	st.local.f32 	[%rd1049+-32], %f711;
	mov.u16 	%rs75, 0;
	st.local.v4.u8 	[%rd1049+-28], {%rs128, %rs75, %rs75, %rs75};
	st.local.u32 	[%rd1049+-24], %r44;
	st.local.u32 	[%rd1049+-20], %r614;
	st.local.u32 	[%rd1049+-16], %r615;
	shr.u64 	%rd1050, %rd1524, 32;
	st.local.u32 	[%rd1049+-8], %rd1050;
	st.local.u32 	[%rd1049+-12], %rd1524;

$L__BB1_135:
	setp.lt.u64 	%p178, %rd213, 4;
	add.s64 	%rd213, %rd213, 1;
	@%p178 bra 	$L__BB1_82;

	ld.local.v2.u64 	{%rd1525, %rd1526}, [%rd14];
	ld.local.v4.u32 	{%r625, %r626, %r627, %r405}, [%rd13];
	ld.local.u32 	%r628, [%rd13+16];
	ld.local.u32 	%rd1053, [%rd13+36];
	ld.local.u32 	%rd1054, [%rd13+40];
	bfi.b64 	%rd1055, %rd1054, %rd1053, 32, 32;
	mov.b64 	{%r622, %r623}, %rd1055;
	ld.local.u32 	%r624, [%rd13+44];
	ld.local.u32 	%r629, [%rd13+52];
	ld.local.u32 	%r621, [%rd13+80];
	ld.local.u64 	%rd1056, [%rd13+72];
	mov.b64 	{%r619, %r620}, %rd1056;
	ld.local.u32 	%r630, [%rd13+88];
	ld.local.u32 	%rd1057, [%rd13+108];
	ld.local.u32 	%rd1058, [%rd13+112];
	bfi.b64 	%rd1059, %rd1058, %rd1057, 32, 32;
	mov.b64 	{%r616, %r617}, %rd1059;
	ld.local.u32 	%r618, [%rd13+116];
	ld.local.u32 	%r631, [%rd13+124];
	bra.uni 	$L__BB1_137;

$L__BB1_80:
	mov.u32 	%r628, 4;
	mov.u32 	%r629, %r628;
	mov.u32 	%r630, %r628;
	mov.u32 	%r631, %r628;

$L__BB1_137:
	and.b64  	%rd1060, %rd208, 1;
	setp.eq.b64 	%p179, %rd1060, 1;
	mov.pred 	%p180, 0;
	xor.pred  	%p181, %p179, %p180;
	not.pred 	%p182, %p181;
	mov.b64 	{%r87, %r88}, %rd1525;
	mov.b64 	{%r89, %r90}, %rd1526;
	@%p182 bra 	$L__BB1_146;
	bra.uni 	$L__BB1_138;

$L__BB1_146:
	and.b64  	%rd1076, %rd208, 2;
	setp.eq.s64 	%p196, %rd1076, 0;
	@%p196 bra 	$L__BB1_155;
	bra.uni 	$L__BB1_147;

$L__BB1_155:
	and.b64  	%rd1092, %rd208, 4;
	setp.eq.s64 	%p210, %rd1092, 0;
	@%p210 bra 	$L__BB1_164;
	bra.uni 	$L__BB1_156;

$L__BB1_164:
	and.b64  	%rd1108, %rd208, 8;
	setp.eq.s64 	%p224, %rd1108, 0;
	@%p224 bra 	$L__BB1_73;

	mov.pred 	%p344, 0;
	ld.u8 	%rs82, [%rd197+88];
	and.b16  	%rs83, %rs82, 1;
	setp.eq.b16 	%p225, %rs83, 1;
	xor.pred  	%p227, %p225, %p344;
	not.pred 	%p228, %p227;
	@%p228 bra 	$L__BB1_168;
	bra.uni 	$L__BB1_166;

$L__BB1_168:
	ld.u32 	%r138, [%rd197+76];
	cvt.u64.u32 	%rd1112, %r138;
	setp.le.u64 	%p235, %rd185, %rd1112;
	@%p235 bra 	$L__BB1_73;

	mov.b32 	%f689, %r90;
	neg.f32 	%f115, %f689;
	setp.lt.u32 	%p236, %r43, 64;
	@%p236 bra 	$L__BB1_171;
	bra.uni 	$L__BB1_170;

$L__BB1_171:
	mul.wide.u32 	%rd1122, %r43, 8;
	add.s64 	%rd1123, %rd16, %rd1122;
	mov.u64 	%rd1533, 0;
	st.local.u32 	[%rd1123], %r138;
	st.local.f32 	[%rd1123+4], %f115;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd16+512], %r43;
	mov.u64 	%rd1534, %rd1533;
	bra.uni 	$L__BB1_172;

$L__BB1_138:
	mov.pred 	%p341, 0;
	ld.u8 	%rs76, [%rd197+88];
	and.b16  	%rs77, %rs76, 1;
	setp.eq.b16 	%p183, %rs77, 1;
	xor.pred  	%p185, %p183, %p341;
	not.pred 	%p186, %p185;
	@%p186 bra 	$L__BB1_141;
	bra.uni 	$L__BB1_139;

$L__BB1_141:
	ld.u32 	%r96, [%rd197+64];
	cvt.u64.u32 	%rd1064, %r96;
	setp.le.u64 	%p193, %rd185, %rd1064;
	@%p193 bra 	$L__BB1_146;

	mov.b32 	%f683, %r87;
	neg.f32 	%f112, %f683;
	setp.lt.u32 	%p194, %r43, 64;
	@%p194 bra 	$L__BB1_144;
	bra.uni 	$L__BB1_143;

$L__BB1_144:
	add.s32 	%r408, %r42, -1;
	mul.wide.u32 	%rd1074, %r408, 8;
	add.s64 	%rd1075, %rd16, %rd1074;
	mov.u64 	%rd1527, 0;
	st.local.u32 	[%rd1075], %r96;
	st.local.f32 	[%rd1075+4], %f112;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd16+512], %r43;
	mov.u64 	%rd1528, %rd1527;
	bra.uni 	$L__BB1_145;

$L__BB1_147:
	mov.pred 	%p342, 0;
	ld.u8 	%rs78, [%rd197+88];
	and.b16  	%rs79, %rs78, 1;
	setp.eq.b16 	%p197, %rs79, 1;
	xor.pred  	%p199, %p197, %p342;
	not.pred 	%p200, %p199;
	@%p200 bra 	$L__BB1_150;
	bra.uni 	$L__BB1_148;

$L__BB1_150:
	ld.u32 	%r110, [%rd197+68];
	cvt.u64.u32 	%rd1080, %r110;
	setp.le.u64 	%p207, %rd185, %rd1080;
	@%p207 bra 	$L__BB1_155;

	mov.b32 	%f685, %r88;
	neg.f32 	%f113, %f685;
	setp.lt.u32 	%p208, %r43, 64;
	@%p208 bra 	$L__BB1_153;
	bra.uni 	$L__BB1_152;

$L__BB1_153:
	mul.wide.u32 	%rd1090, %r43, 8;
	add.s64 	%rd1091, %rd16, %rd1090;
	mov.u64 	%rd1529, 0;
	st.local.u32 	[%rd1091], %r110;
	st.local.f32 	[%rd1091+4], %f113;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd16+512], %r43;
	mov.u64 	%rd1530, %rd1529;
	bra.uni 	$L__BB1_154;

$L__BB1_156:
	mov.pred 	%p343, 0;
	ld.u8 	%rs80, [%rd197+88];
	and.b16  	%rs81, %rs80, 1;
	setp.eq.b16 	%p211, %rs81, 1;
	xor.pred  	%p213, %p211, %p343;
	not.pred 	%p214, %p213;
	@%p214 bra 	$L__BB1_159;
	bra.uni 	$L__BB1_157;

$L__BB1_159:
	ld.u32 	%r124, [%rd197+72];
	cvt.u64.u32 	%rd1096, %r124;
	setp.le.u64 	%p221, %rd185, %rd1096;
	@%p221 bra 	$L__BB1_164;

	mov.b32 	%f687, %r89;
	neg.f32 	%f114, %f687;
	setp.lt.u32 	%p222, %r43, 64;
	@%p222 bra 	$L__BB1_162;
	bra.uni 	$L__BB1_161;

$L__BB1_162:
	mul.wide.u32 	%rd1106, %r43, 8;
	add.s64 	%rd1107, %rd16, %rd1106;
	mov.u64 	%rd1531, 0;
	st.local.u32 	[%rd1107], %r124;
	st.local.f32 	[%rd1107+4], %f114;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd16+512], %r43;
	mov.u64 	%rd1532, %rd1531;
	bra.uni 	$L__BB1_163;

$L__BB1_139:
	mov.b32 	%f682, %r87;
	mov.b32 	%f639, %r41;
	setp.leu.f32 	%p187, %f639, %f682;
	setp.eq.s32 	%p188, %r628, 4;
	or.pred  	%p189, %p188, %p187;
	@%p189 bra 	$L__BB1_146;

	ld.u32 	%r406, [%rd197+64];
	cvt.u64.u32 	%rd1061, %r406;
	setp.le.u64 	%p190, %rd188, %rd1061;
	mul.wide.u32 	%rd1062, %r406, 12;
	add.s64 	%rd1063, %rd189, %rd1062;
	setp.eq.s64 	%p191, %rd1063, 0;
	or.pred  	%p192, %p190, %p191;
	selp.b32 	%r38, %r38, %r627, %p192;
	selp.b32 	%r37, %r37, %r626, %p192;
	selp.b32 	%r36, %r36, %r625, %p192;
	selp.b32 	%r40, %r40, %r628, %p192;
	selp.b32 	%r41, %r41, %r87, %p192;
	bra.uni 	$L__BB1_146;

$L__BB1_166:
	mov.b32 	%f688, %r90;
	mov.b32 	%f479, %r41;
	setp.leu.f32 	%p229, %f479, %f688;
	setp.eq.s32 	%p230, %r631, 4;
	or.pred  	%p231, %p230, %p229;
	@%p231 bra 	$L__BB1_73;
	bra.uni 	$L__BB1_167;

$L__BB1_148:
	mov.b32 	%f684, %r88;
	mov.b32 	%f477, %r41;
	setp.leu.f32 	%p201, %f477, %f684;
	setp.eq.s32 	%p202, %r629, 4;
	or.pred  	%p203, %p202, %p201;
	@%p203 bra 	$L__BB1_155;

	ld.u32 	%r414, [%rd197+68];
	cvt.u64.u32 	%rd1077, %r414;
	setp.le.u64 	%p204, %rd188, %rd1077;
	mul.wide.u32 	%rd1078, %r414, 12;
	add.s64 	%rd1079, %rd189, %rd1078;
	setp.eq.s64 	%p205, %rd1079, 0;
	or.pred  	%p206, %p204, %p205;
	selp.b32 	%r38, %r38, %r624, %p206;
	selp.b32 	%r37, %r37, %r623, %p206;
	selp.b32 	%r36, %r36, %r622, %p206;
	selp.b32 	%r40, %r40, %r629, %p206;
	selp.b32 	%r41, %r41, %r88, %p206;
	bra.uni 	$L__BB1_155;

$L__BB1_157:
	mov.b32 	%f686, %r89;
	mov.b32 	%f478, %r41;
	setp.leu.f32 	%p215, %f478, %f686;
	setp.eq.s32 	%p216, %r630, 4;
	or.pred  	%p217, %p216, %p215;
	@%p217 bra 	$L__BB1_164;

	ld.u32 	%r421, [%rd197+72];
	cvt.u64.u32 	%rd1093, %r421;
	setp.le.u64 	%p218, %rd188, %rd1093;
	mul.wide.u32 	%rd1094, %r421, 12;
	add.s64 	%rd1095, %rd189, %rd1094;
	setp.eq.s64 	%p219, %rd1095, 0;
	or.pred  	%p220, %p218, %p219;
	selp.b32 	%r38, %r38, %r621, %p220;
	selp.b32 	%r37, %r37, %r620, %p220;
	selp.b32 	%r36, %r36, %r619, %p220;
	selp.b32 	%r40, %r40, %r630, %p220;
	selp.b32 	%r41, %r41, %r89, %p220;
	bra.uni 	$L__BB1_164;

$L__BB1_170:
	mov.u64 	%rd1534, 1;
	shl.b64 	%rd1533, %rd1112, 32;

$L__BB1_172:
	mov.u64 	%rd1287, 0;
	cvt.u32.u64 	%r430, %rd1287;
	cvt.u32.u64 	%r431, %rd1533;
	or.b32  	%r432, %r431, %r430;
	cvt.u32.u64 	%r433, %rd1534;
	or.b32  	%r434, %r432, %r433;
	setp.eq.s32 	%p237, %r434, 0;
	@%p237 bra 	$L__BB1_73;
	bra.uni 	$L__BB1_173;

$L__BB1_143:
	cvt.u64.u32 	%rd1361, %r96;
	mov.u64 	%rd1528, 1;
	shl.b64 	%rd1527, %rd1361, 32;

$L__BB1_145:
	mov.u64 	%rd1278, 0;
	cvt.u32.u64 	%r409, %rd1278;
	cvt.u32.u64 	%r410, %rd1527;
	or.b32  	%r411, %r410, %r409;
	cvt.u32.u64 	%r412, %rd1528;
	or.b32  	%r413, %r411, %r412;
	setp.ne.s32 	%p195, %r413, 0;
	@%p195 bra 	$L__BB1_173;
	bra.uni 	$L__BB1_146;

$L__BB1_152:
	mov.u64 	%rd1530, 1;
	shl.b64 	%rd1529, %rd1080, 32;

$L__BB1_154:
	mov.u64 	%rd1281, 0;
	cvt.u32.u64 	%r416, %rd1281;
	cvt.u32.u64 	%r417, %rd1529;
	or.b32  	%r418, %r417, %r416;
	cvt.u32.u64 	%r419, %rd1530;
	or.b32  	%r420, %r418, %r419;
	setp.ne.s32 	%p209, %r420, 0;
	@%p209 bra 	$L__BB1_173;
	bra.uni 	$L__BB1_155;

$L__BB1_161:
	mov.u64 	%rd1532, 1;
	shl.b64 	%rd1531, %rd1096, 32;

$L__BB1_163:
	mov.u64 	%rd1284, 0;
	cvt.u32.u64 	%r423, %rd1284;
	cvt.u32.u64 	%r424, %rd1531;
	or.b32  	%r425, %r424, %r423;
	cvt.u32.u64 	%r426, %rd1532;
	or.b32  	%r427, %r425, %r426;
	setp.ne.s32 	%p223, %r427, 0;
	@%p223 bra 	$L__BB1_173;
	bra.uni 	$L__BB1_164;

$L__BB1_174:
	mov.u64 	%rd1535, 0;
	mov.u64 	%rd1536, 2;
	setp.eq.s32 	%p238, %r40, 4;
	mov.u64 	%rd1537, %rd1535;
	@%p238 bra 	$L__BB1_176;

	mov.b64 	%rd1537, {%r36, %r37};
	mov.b32 	{%rs84, %rs85}, %r38;
	mov.b64 	%rd1130, {%r38, %r435};
	and.b64  	%rd1535, %rd1130, 4294967040;
	cvt.u64.u16 	%rd1131, %rs84;
	and.b64  	%rd1536, %rd1131, 255;

$L__BB1_176:
	mov.u64 	%rd1539, 0;
	mov.u64 	%rd1538, 2;
	or.b64  	%rd1138, %rd1536, %rd1535;
	or.b64  	%rd1139, %rd1138, %rd1539;
	mov.b64 	{%r436, %r437}, %rd1139;
	mov.b32 	{%rs18, %rs86}, %r436;
	and.b16  	%rs87, %rs18, 255;
	setp.eq.s16 	%p239, %rs87, 2;
	@%p239 bra 	$L__BB1_178;

	cvt.u32.u64 	%r438, %rd1537;
	mov.b32 	%f480, %r438;
	shr.u64 	%rd1140, %rd1537, 32;
	cvt.u32.u64 	%r439, %rd1140;
	mov.b32 	%f481, %r439;
	ld.global.f32 	%f482, [%rd54+248];
	mul.f32 	%f483, %f482, %f480;
	ld.global.f32 	%f484, [%rd54+252];
	mul.f32 	%f485, %f484, %f481;
	sub.f32 	%f486, %f483, %f485;
	mul.f32 	%f487, %f484, %f480;
	fma.rn.f32 	%f488, %f482, %f481, %f487;
	ld.global.f32 	%f489, [%rd54+256];
	add.f32 	%f490, %f489, %f486;
	mov.b32 	%r440, %f490;
	ld.global.f32 	%f491, [%rd54+260];
	add.f32 	%f492, %f491, %f488;
	mov.b32 	%r441, %f492;
	cvt.u64.u32 	%rd1141, %r441;
	cvt.u64.u32 	%rd1142, %r440;
	cvt.u64.u16 	%rd1143, %rs18;
	bfi.b64 	%rd1539, %rd1141, %rd1142, 32, 32;
	and.b64  	%rd1144, %rd1143, 255;
	mov.b64 	{%r442, %r443}, %rd1144;
	mov.b32 	{%rs88, %rs89}, %r442;
	cvt.u64.u16 	%rd1538, %rs88;

$L__BB1_178:
	mov.u64 	%rd1556, 0;
	mov.u64 	%rd1540, 2;
	or.b64  	%rd1151, %rd1556, %rd1538;
	or.b64  	%rd537, %rd1151, %rd1556;
	mov.b64 	{%r444, %r445}, %rd537;
	mov.b32 	{%rs19, %rs90}, %r444;
	and.b16  	%rs91, %rs19, 255;
	setp.eq.s16 	%p240, %rs91, 2;
	mov.u64 	%rd1542, %rd1556;
	@%p240 bra 	$L__BB1_180;

	mov.u64 	%rd1349, 0;
	and.b64  	%rd1153, %rd537, 4294967040;
	cvt.u64.u16 	%rd1154, %rs19;
	and.b64  	%rd1155, %rd1154, 255;
	or.b64  	%rd1156, %rd1155, %rd1349;
	or.b64  	%rd1157, %rd1156, %rd1153;
	mov.b64 	{%r446, %r447}, %rd1157;
	mov.b32 	{%rs92, %rs93}, %r446;
	not.b16 	%rs94, %rs92;
	ld.global.u8 	%rs95, [%rd54+240];
	setp.eq.s16 	%p241, %rs95, 0;
	and.b16  	%rs96, %rs94, 1;
	selp.b16 	%rs97, %rs92, %rs96, %p241;
	and.b64  	%rd1158, %rd1157, 4294967040;
	cvt.u64.u16 	%rd1159, %rs97;
	and.b64  	%rd1160, %rd1159, 255;
	or.b64  	%rd1161, %rd1158, %rd1349;
	or.b64  	%rd1162, %rd1161, %rd1160;
	mov.b64 	{%r448, %r449}, %rd1162;
	mov.b32 	{%rs98, %rs99}, %r448;
	and.b64  	%rd1542, %rd1162, 4294967040;
	cvt.u64.u16 	%rd1163, %rs98;
	and.b64  	%rd1540, %rd1163, 255;
	mov.u64 	%rd1556, %rd1539;

$L__BB1_180:
	mov.u64 	%rd1350, 0;
	or.b64  	%rd1164, %rd1350, %rd1540;
	or.b64  	%rd1165, %rd1164, %rd1542;
	mov.b64 	{%r450, %r451}, %rd1165;
	mov.b32 	{%rs130, %rs100}, %r450;
	cvt.u32.u64 	%r452, %rd1540;
	cvt.u32.u64 	%r453, %rd1350;
	or.b32  	%r454, %r453, %r452;
	cvt.u32.u64 	%r455, %rd1542;
	or.b32  	%r456, %r454, %r455;
	shr.u32 	%r662, %r456, 8;
	bra.uni 	$L__BB1_237;

$L__BB1_40:
	cvt.u32.u64 	%r237, %rd64;
	cvt.u32.u64 	%r238, %rd83;
	rem.u32 	%r239, %r238, %r237;
	cvt.u64.u32 	%rd1382, %r239;

$L__BB1_41:
	shl.b64 	%rd703, %rd1382, 3;
	add.s64 	%rd87, %rd65, %rd703;
	ld.u32 	%rd704, [%rd87];
	ld.u32 	%rd705, [%rd87+4];
	bfi.b64 	%rd88, %rd705, %rd704, 32, 32;
	add.s64 	%rd89, %rd1382, 1;
	or.b64  	%rd706, %rd89, %rd64;
	and.b64  	%rd707, %rd706, -4294967296;
	setp.eq.s64 	%p58, %rd707, 0;
	@%p58 bra 	$L__BB1_43;

	rem.u64 	%rd1383, %rd89, %rd64;
	bra.uni 	$L__BB1_44;

$L__BB1_53:
	cvt.u32.u64 	%r247, %rd64;
	cvt.u32.u64 	%r248, %rd130;
	rem.u32 	%r249, %r248, %r247;
	cvt.u64.u32 	%rd1399, %r249;

$L__BB1_54:
	add.s64 	%rd1413, %rd3, 16;
	add.u64 	%rd1325, %SP, 16;
	or.b64  	%rd1409, %rd1325, 8;
	add.s64 	%rd1407, %rd3, 8;
	add.u64 	%rd1322, %SP, 208;
	add.s64 	%rd1403, %rd1322, 36;
	add.s64 	%rd1401, %rd4, 36;
	shl.b64 	%rd749, %rd1399, 3;
	add.s64 	%rd750, %rd65, %rd749;
	ld.u32 	%rd751, [%rd750];
	ld.u32 	%rd752, [%rd750+4];
	bfi.b64 	%rd141, %rd752, %rd751, 32, 32;
	st.local.v2.u64 	[%rd3], {%rd131, %rd141};
	mov.u64 	%rd1414, 2;
	mov.u64 	%rd1400, %rd37;
	mov.u64 	%rd1402, %rd1401;
	mov.u64 	%rd1404, %rd1401;
	mov.u64 	%rd1405, %rd1401;
	mov.u64 	%rd1406, %rd1403;
	mov.u64 	%rd1408, %rd1407;
	mov.u64 	%rd1410, %rd1407;
	mov.u64 	%rd1411, %rd1407;
	mov.u64 	%rd1412, %rd1409;

$L__BB1_55:
	setp.eq.s64 	%p67, %rd1414, 0;
	@%p67 bra 	$L__BB1_58;

	add.s64 	%rd1414, %rd1414, -1;
	add.s64 	%rd753, %rd1401, 8;
	setp.eq.s64 	%p68, %rd1404, %rd1400;
	selp.b64 	%rd754, %rd753, %rd1404, %p68;
	add.s64 	%rd755, %rd1402, 8;
	selp.b64 	%rd756, %rd755, %rd1405, %p68;
	add.s64 	%rd757, %rd1403, 8;
	selp.b64 	%rd758, %rd757, %rd1406, %p68;
	setp.eq.s64 	%p69, %rd1414, 0;
	add.s64 	%rd759, %rd754, 4;
	add.s64 	%rd760, %rd756, 4;
	add.s64 	%rd761, %rd758, 4;
	selp.b64 	%rd158, %rd754, %rd759, %p69;
	selp.b64 	%rd1405, %rd756, %rd760, %p69;
	selp.b64 	%rd1406, %rd758, %rd761, %p69;
	selp.b64 	%rd1401, %rd753, %rd1401, %p68;
	selp.b64 	%rd1402, %rd755, %rd1402, %p68;
	selp.b64 	%rd1403, %rd757, %rd1403, %p68;
	add.s64 	%rd762, %rd1404, 8;
	selp.b64 	%rd1400, %rd762, %rd1400, %p68;
	add.s64 	%rd763, %rd1410, 8;
	setp.eq.s64 	%p70, %rd1407, %rd1413;
	selp.b64 	%rd764, %rd763, %rd1407, %p70;
	add.s64 	%rd765, %rd1411, 8;
	selp.b64 	%rd766, %rd765, %rd1408, %p70;
	add.s64 	%rd767, %rd1412, 8;
	selp.b64 	%rd768, %rd767, %rd1409, %p70;
	selp.b64 	%rd1410, %rd763, %rd1410, %p70;
	selp.b64 	%rd1411, %rd765, %rd1411, %p70;
	selp.b64 	%rd1412, %rd767, %rd1412, %p70;
	add.s64 	%rd769, %rd1407, 8;
	selp.b64 	%rd1413, %rd769, %rd1413, %p70;
	add.s64 	%rd770, %rd764, 4;
	add.s64 	%rd771, %rd766, 4;
	add.s64 	%rd772, %rd768, 4;
	selp.b64 	%rd1407, %rd764, %rd770, %p69;
	selp.b64 	%rd1408, %rd766, %rd771, %p69;
	selp.b64 	%rd1409, %rd768, %rd772, %p69;
	ld.local.f32 	%f252, [%rd766];
	ld.local.f32 	%f253, [%rd756];
	setp.eq.f32 	%p71, %f253, %f252;
	mov.u64 	%rd1404, %rd158;
	@%p71 bra 	$L__BB1_55;
	bra.uni 	$L__BB1_57;

$L__BB1_58:
	cvt.u32.u64 	%r250, %rd131;
	mov.b32 	%f254, %r250;
	shr.u64 	%rd773, %rd131, 32;
	cvt.u32.u64 	%r251, %rd773;
	mov.b32 	%f255, %r251;
	shr.u64 	%rd774, %rd141, 32;
	cvt.u32.u64 	%r252, %rd774;
	cvt.u32.u64 	%r253, %rd141;
	mov.b32 	%f256, %r253;
	sub.f32 	%f257, %f256, %f254;
	mov.b32 	%f258, %r252;
	sub.f32 	%f259, %f258, %f255;
	neg.f32 	%f704, %f257;
	neg.f32 	%f705, %f259;
	bra.uni 	$L__BB1_59;

$L__BB1_43:
	cvt.u32.u64 	%r240, %rd64;
	cvt.u32.u64 	%r241, %rd89;
	rem.u32 	%r242, %r241, %r240;
	cvt.u64.u32 	%rd1383, %r242;

$L__BB1_44:
	add.u64 	%rd1319, %SP, 208;
	add.s64 	%rd1387, %rd1319, 44;
	add.s64 	%rd1384, %rd4, 52;
	add.u64 	%rd1316, %SP, 16;
	add.u64 	%rd1393, %SP, 16;
	cvta.to.local.u64 	%rd1391, %rd1393;
	shl.b64 	%rd709, %rd1383, 3;
	add.s64 	%rd99, %rd65, %rd709;
	ld.u32 	%rd710, [%rd99];
	ld.u32 	%rd711, [%rd99+4];
	bfi.b64 	%rd712, %rd711, %rd710, 32, 32;
	st.local.v2.u64 	[%rd1391], {%rd88, %rd712};
	mov.u64 	%rd1398, 2;
	mov.u64 	%rd1385, %rd37;
	mov.u64 	%rd1386, %rd37;
	mov.u64 	%rd1388, %rd37;
	mov.u64 	%rd1389, %rd37;
	mov.u64 	%rd1390, %rd1387;
	mov.u64 	%rd1392, %rd1391;
	mov.u64 	%rd1394, %rd1391;
	mov.u64 	%rd1395, %rd1391;
	mov.u64 	%rd1396, %rd1393;
	mov.u64 	%rd1397, %rd39;

$L__BB1_45:
	setp.eq.s64 	%p59, %rd1398, 0;
	@%p59 bra 	$L__BB1_48;

	add.s64 	%rd1398, %rd1398, -1;
	add.s64 	%rd713, %rd1385, 8;
	setp.eq.s64 	%p60, %rd1388, %rd1384;
	selp.b64 	%rd714, %rd713, %rd1388, %p60;
	add.s64 	%rd715, %rd1386, 8;
	selp.b64 	%rd716, %rd715, %rd1389, %p60;
	add.s64 	%rd717, %rd1387, 8;
	selp.b64 	%rd718, %rd717, %rd1390, %p60;
	setp.eq.s64 	%p61, %rd1398, 0;
	add.s64 	%rd719, %rd714, 4;
	add.s64 	%rd720, %rd716, 4;
	add.s64 	%rd721, %rd718, 4;
	selp.b64 	%rd116, %rd714, %rd719, %p61;
	selp.b64 	%rd1389, %rd716, %rd720, %p61;
	selp.b64 	%rd1390, %rd718, %rd721, %p61;
	selp.b64 	%rd1385, %rd713, %rd1385, %p60;
	selp.b64 	%rd1386, %rd715, %rd1386, %p60;
	selp.b64 	%rd1387, %rd717, %rd1387, %p60;
	add.s64 	%rd722, %rd1388, 8;
	selp.b64 	%rd1384, %rd722, %rd1384, %p60;
	add.s64 	%rd723, %rd1394, 8;
	setp.eq.s64 	%p62, %rd1391, %rd1397;
	selp.b64 	%rd724, %rd723, %rd1391, %p62;
	add.s64 	%rd725, %rd1395, 8;
	selp.b64 	%rd726, %rd725, %rd1392, %p62;
	add.s64 	%rd727, %rd1396, 8;
	selp.b64 	%rd728, %rd727, %rd1393, %p62;
	selp.b64 	%rd1394, %rd723, %rd1394, %p62;
	selp.b64 	%rd1395, %rd725, %rd1395, %p62;
	selp.b64 	%rd1396, %rd727, %rd1396, %p62;
	add.s64 	%rd729, %rd1391, 8;
	selp.b64 	%rd1397, %rd729, %rd1397, %p62;
	add.s64 	%rd730, %rd724, 4;
	add.s64 	%rd731, %rd726, 4;
	add.s64 	%rd732, %rd728, 4;
	selp.b64 	%rd1391, %rd724, %rd730, %p61;
	selp.b64 	%rd1392, %rd726, %rd731, %p61;
	selp.b64 	%rd1393, %rd728, %rd732, %p61;
	ld.local.f32 	%f246, [%rd726];
	ld.local.f32 	%f247, [%rd716];
	setp.eq.f32 	%p63, %f247, %f246;
	mov.u64 	%rd1388, %rd116;
	@%p63 bra 	$L__BB1_45;
	bra.uni 	$L__BB1_47;

$L__BB1_48:
	ld.u32 	%rd733, [%rd87];
	ld.u32 	%rd734, [%rd87+4];
	bfi.b64 	%rd735, %rd734, %rd733, 32, 32;
	cvt.u32.u64 	%r243, %rd735;
	mov.b32 	%f248, %r243;
	shr.u64 	%rd736, %rd735, 32;
	cvt.u32.u64 	%r244, %rd736;
	mov.b32 	%f249, %r244;
	ld.u32 	%rd737, [%rd99];
	ld.u32 	%rd738, [%rd99+4];
	bfi.b64 	%rd739, %rd738, %rd737, 32, 32;
	cvt.u32.u64 	%r245, %rd739;
	shr.u64 	%rd740, %rd739, 32;
	cvt.u32.u64 	%r246, %rd740;
	mov.b32 	%f250, %r245;
	sub.f32 	%f704, %f250, %f248;
	mov.b32 	%f251, %r246;
	sub.f32 	%f705, %f251, %f249;

$L__BB1_59:
	mul.f32 	%f260, %f41, %f705;
	fma.rn.f32 	%f48, %f40, %f704, %f260;
	mul.f32 	%f261, %f705, %f705;
	fma.rn.f32 	%f262, %f704, %f704, %f261;
	add.f32 	%f263, %f262, 0f00000000;
	sqrt.rn.f32 	%f264, %f263;
	mul.f32 	%f265, %f264, 0f3A83126F;
	abs.f32 	%f266, %f48;
	setp.gt.f32 	%p72, %f266, %f265;
	@%p72 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_60;

$L__BB1_61:
	setp.ge.f32 	%p346, %f48, 0f00000000;
	bra.uni 	$L__BB1_64;

$L__BB1_60:
	ld.local.u64 	%rd775, [%rd4+8];
	cvt.u32.u64 	%r254, %rd775;
	mov.b32 	%f267, %r254;
	shr.u64 	%rd776, %rd775, 32;
	cvt.u32.u64 	%r255, %rd776;
	mov.b32 	%f268, %r255;
	sub.f32 	%f269, %f2, %f267;
	sub.f32 	%f270, %f3, %f268;
	mul.f32 	%f271, %f41, %f270;
	fma.rn.f32 	%f272, %f40, %f269, %f271;
	setp.le.f32 	%p346, %f272, 0f00000000;

$L__BB1_64:
	selp.u16 	%rs34, 1, 0, %p346;
	st.local.u8 	[%rd4+16], %rs34;

$L__BB1_65:
	ld.local.v2.u32 	{%r600, %r601}, [%rd4+8];
	ld.local.u32 	%r602, [%rd4+16];

$L__BB1_67:
	setp.eq.s32 	%p73, %r23, 2;
	mov.u64 	%rd784, 0;
	mov.u64 	%rd1415, 2;
	mov.u64 	%rd1556, %rd784;
	@%p73 bra 	$L__BB1_69;

	setp.ne.s16 	%p74, %rs2, 0;
	cvt.u16.u32 	%rs36, %r602;
	selp.u16 	%rs37, 1, 0, %p74;
	xor.b16  	%rs38, %rs36, %rs37;
	mov.b32 	%f279, %r600;
	mov.b32 	%f280, %r601;
	mul.f32 	%f281, %f11, %f279;
	ld.global.f32 	%f282, [%rd54+252];
	mul.f32 	%f283, %f282, %f280;
	sub.f32 	%f284, %f281, %f283;
	mul.f32 	%f285, %f282, %f279;
	fma.rn.f32 	%f286, %f11, %f280, %f285;
	add.f32 	%f287, %f9, %f284;
	mov.b32 	%r260, %f287;
	add.f32 	%f288, %f10, %f286;
	mov.b32 	%r261, %f288;
	cvt.u64.u32 	%rd785, %r261;
	cvt.u64.u32 	%rd786, %r260;
	cvt.u64.u16 	%rd787, %rs38;
	bfi.b64 	%rd1556, %rd785, %rd786, 32, 32;
	and.b64  	%rd788, %rd787, 255;
	mov.b64 	{%r262, %r263}, %rd788;
	mov.b32 	{%rs39, %rs40}, %r262;
	cvt.u64.u16 	%rd1415, %rs39;

$L__BB1_69:
	or.b64  	%rd789, %rd1415, %rd784;
	or.b64  	%rd790, %rd789, %rd784;
	mov.b64 	{%r264, %r265}, %rd790;
	mov.b32 	{%rs130, %rs41}, %r264;
	cvt.u32.u64 	%r266, %rd784;
	cvt.u32.u64 	%r267, %rd1415;
	or.b32  	%r268, %r267, %r266;
	or.b32  	%r270, %r268, %r266;
	shr.u32 	%r662, %r270, 8;

$L__BB1_237:
	add.s64 	%rd1371, %rd57, 1;
	add.s64 	%rd1368, %rd54, 280;
	cvt.u64.u32 	%rd1235, %r662;
	cvt.u64.u16 	%rd1236, %rs130;
	and.b64  	%rd1237, %rd1236, 255;
	bfi.b64 	%rd1238, %rd1235, %rd1237, 8, 56;
	mov.b64 	{%r525, %r526}, %rd1238;
	mov.b32 	{%rs28, %rs113}, %r525;
	and.b16  	%rs114, %rs28, 255;
	setp.eq.s16 	%p319, %rs114, 2;
	@%p319 bra 	$L__BB1_5;

	add.s64 	%rd1371, %rd57, 1;
	add.s64 	%rd1368, %rd54, 280;
	cvt.u32.u64 	%r527, %rd1556;
	mov.b32 	%f593, %r527;
	shr.u64 	%rd1239, %rd1556, 32;
	cvt.u32.u64 	%r528, %rd1239;
	mov.b32 	%f594, %r528;
	sub.f32 	%f175, %f2, %f593;
	sub.f32 	%f176, %f3, %f594;
	mul.f32 	%f595, %f176, %f176;
	fma.rn.f32 	%f596, %f175, %f175, %f595;
	add.f32 	%f597, %f596, 0f00000000;
	sqrt.rn.f32 	%f699, %f597;
	setp.geu.f32 	%p320, %f699, %f8;
	@%p320 bra 	$L__BB1_5;
	bra.uni 	$L__BB1_239;

$L__BB1_240:
	and.b16  	%rs125, %rs1, 255;
	setp.eq.s16 	%p340, %rs125, 2;
	@%p340 bra 	$L__BB1_257;
	bra.uni 	$L__BB1_241;

$L__BB1_257:
	mov.b32 	%r664, %f4;
	mov.b32 	%r663, %f5;
	mov.u64 	%rd1266, 3;
	st.global.u64 	[%rd23+20], %rd1266;
	bra.uni 	$L__BB1_258;

$L__BB1_241:
	and.b16  	%rs116, %rs1, 1;
	setp.eq.b16 	%p322, %rs116, 1;
	selp.b64 	%rd1557, 1, 2, %p322;
	st.global.u64 	[%rd23+20], %rd1557;
	st.global.u64 	[%rd23+28], %rd48;
	st.global.u64 	[%rd23+36], %rd49;

$L__BB1_242:
	mov.b32 	%r664, %f4;
	mov.b32 	%r663, %f5;
	cvt.u16.u64 	%rs117, %rd1557;
	shl.b16 	%rs118, %rs117, 14;
	add.s16 	%rs119, %rs118, -16384;
	shr.s16 	%rs120, %rs119, 14;
	setp.lt.s16 	%p323, %rs120, 0;
	@%p323 bra 	$L__BB1_258;

	ld.param.u64 	%rd1329, [grid_update_param_3];
	ld.param.u64 	%rd1328, [grid_update_param_2];
	ld.global.u64 	%rd599, [%rd23+28];
	setp.ge.u64 	%p324, %rd599, %rd1329;
	mul.lo.s64 	%rd1242, %rd599, 280;
	add.s64 	%rd1243, %rd1328, %rd1242;
	setp.eq.s64 	%p325, %rd1243, 0;
	or.pred  	%p326, %p324, %p325;
	@%p326 bra 	$L__BB1_256;

	ld.param.u64 	%rd1331, [grid_update_param_2];
	cvta.to.global.u64 	%rd1330, %rd1331;
	add.s64 	%rd600, %rd1330, %rd1242;
	ld.global.u16 	%rs121, [%rd600+272];
	setp.eq.s16 	%p327, %rs121, 0;
	@%p327 bra 	$L__BB1_255;

	mov.b32 	%r664, %f4;
	mov.b32 	%r663, %f5;
	setp.eq.s16 	%p328, %rs121, 3;
	@%p328 bra 	$L__BB1_258;

	ld.global.u64 	%rd1251, [%rd23+36];
	mov.u64 	%rd1250, 0;
	cvt.u32.u64 	%r531, %rd1251;
	mov.b32 	%f178, %r531;
	shr.u64 	%rd1252, %rd1251, 32;
	cvt.u32.u64 	%r532, %rd1252;
	mov.b32 	%f179, %r532;
	mul.f32 	%f598, %f179, %f179;
	fma.rn.f32 	%f599, %f178, %f178, %f598;
	add.f32 	%f180, %f599, 0f00000000;
	setp.leu.f32 	%p329, %f180, 0f2EDBE6FE;
	mov.u64 	%rd1558, %rd1250;
	mov.u64 	%rd1559, %rd1250;
	mov.u64 	%rd1560, %rd1250;
	@%p329 bra 	$L__BB1_248;

	sqrt.rn.f32 	%f600, %f180;
	mov.b32 	%r533, %f600;
	div.rn.f32 	%f601, %f178, %f600;
	div.rn.f32 	%f602, %f179, %f600;
	mov.b32 	%r534, %f601;
	mov.b32 	%r535, %f602;
	cvt.u64.u32 	%rd1255, %r535;
	cvt.u64.u32 	%rd1256, %r534;
	cvt.u64.u32 	%rd1559, %r533;
	mov.u64 	%rd1560, 1;
	bfi.b64 	%rd1558, %rd1255, %rd1256, 32, 32;

$L__BB1_248:
	mov.b32 	%r664, %f4;
	mov.b32 	%r663, %f5;
	or.b64  	%rd1257, %rd1250, %rd1558;
	or.b64  	%rd1258, %rd1559, %rd1250;
	shr.u64 	%rd1259, %rd1257, 32;
	shl.b64 	%rd1260, %rd1258, 32;
	or.b64  	%rd1261, %rd1260, %rd1259;
	or.b64  	%rd612, %rd1261, %rd1250;
	xor.b64  	%rd1263, %rd1560, 1;
	or.b64  	%rd1264, %rd1263, %rd1250;
	setp.ne.s64 	%p330, %rd1264, 0;
	@%p330 bra 	$L__BB1_258;

	mov.b32 	%r664, %f4;
	mov.b32 	%r663, %f5;
	setp.eq.s64 	%p331, %rd1557, 1;
	cvt.u32.u64 	%r536, %rd1558;
	mov.b32 	%f603, %r536;
	shr.u64 	%rd1265, %rd1558, 32;
	cvt.u32.u64 	%r537, %rd1265;
	mov.b32 	%f604, %r537;
	neg.f32 	%f605, %f603;
	neg.f32 	%f606, %f604;
	mov.b32 	%r538, %f605;
	selp.b32 	%r167, %r538, %r536, %p331;
	selp.f32 	%f607, %f605, %f603, %p331;
	selp.f32 	%f181, %f606, %f604, %p331;
	mul.f32 	%f608, %f5, %f181;
	fma.rn.f32 	%f182, %f4, %f607, %f608;
	setp.geu.f32 	%p332, %f182, 0f00000000;
	@%p332 bra 	$L__BB1_258;

	ld.param.f32 	%f642, [grid_update_param_1];
	mov.b64 	{%r539, %r540}, %rd612;
	mov.b32 	%f609, %r540;
	sub.f32 	%f183, %f609, %f642;
	setp.le.f32 	%p334, %f183, 0f00000000;
	or.pred  	%p335, %p331, %p334;
	@%p335 bra 	$L__BB1_253;
	bra.uni 	$L__BB1_251;

$L__BB1_253:
	mov.b32 	%f619, %r167;
	mul.f32 	%f620, %f182, %f619;
	sub.f32 	%f184, %f4, %f620;
	mov.b32 	%r664, %f184;
	mul.f32 	%f621, %f181, %f182;
	sub.f32 	%f185, %f5, %f621;
	mov.b32 	%r663, %f185;
	mul.f32 	%f622, %f185, %f185;
	fma.rn.f32 	%f623, %f184, %f184, %f622;
	add.f32 	%f624, %f623, 0f00000000;
	sqrt.rn.f32 	%f186, %f624;
	setp.leu.f32 	%p337, %f186, 0f2EDBE6FF;
	@%p337 bra 	$L__BB1_258;

	ld.global.f32 	%f625, [%rd600+264];
	fma.rn.f32 	%f626, %f182, %f625, %f186;
	mov.f32 	%f627, 0f00000000;
	max.f32 	%f628, %f626, %f627;
	div.rn.f32 	%f629, %f184, %f186;
	mul.f32 	%f630, %f629, %f628;
	mov.b32 	%r664, %f630;
	div.rn.f32 	%f631, %f185, %f186;
	mul.f32 	%f632, %f631, %f628;
	mov.b32 	%r663, %f632;
	bra.uni 	$L__BB1_258;

$L__BB1_255:
	mov.b32 	%r563, %f4;
	mov.b32 	%r562, %f5;
	setp.eq.s64 	%p338, %rd1557, 1;
	selp.b32 	%r663, 0, %r562, %p338;
	selp.b32 	%r664, 0, %r563, %p338;

$L__BB1_258:
	st.global.u32 	[%rd23], %r664;
	st.global.u32 	[%rd23+4], %r663;
	ld.global.f32 	%f633, [%rd23+12];
	setp.eq.f32 	%p339, %f633, 0f00000000;
	rcp.rn.f32 	%f634, %f633;
	selp.f32 	%f635, 0f00000000, %f634, %p339;
	ld.global.f32 	%f636, [%rd23+8];
	mul.f32 	%f637, %f636, %f635;
	st.global.f32 	[%rd23+8], %f637;

$L__BB1_259:
	ret;

$L__BB1_251:
	mov.b32 	%r664, %f4;
	mov.b32 	%r663, %f5;
	ld.param.f32 	%f643, [grid_update_param_0];
	mul.f32 	%f610, %f182, %f643;
	neg.f32 	%f611, %f610;
	setp.geu.f32 	%p336, %f183, %f611;
	@%p336 bra 	$L__BB1_258;

	ld.param.f32 	%f644, [grid_update_param_0];
	div.rn.f32 	%f612, %f183, %f644;
	add.f32 	%f613, %f182, %f612;
	mov.b32 	%f614, %r167;
	mul.f32 	%f615, %f613, %f614;
	mul.f32 	%f616, %f181, %f613;
	sub.f32 	%f617, %f4, %f615;
	mov.b32 	%r664, %f617;
	sub.f32 	%f618, %f5, %f616;
	mov.b32 	%r663, %f618;
	bra.uni 	$L__BB1_258;

$L__BB1_256:
	trap;

$L__BB1_185:
	trap;

$L__BB1_188:
	trap;

$L__BB1_190:
	trap;

$L__BB1_210:
	trap;

$L__BB1_66:
	trap;

$L__BB1_62:
	trap;

$L__BB1_50:
	trap;

$L__BB1_76:
	trap;

$L__BB1_85:
	trap;

$L__BB1_87:
	trap;

$L__BB1_89:
	trap;

$L__BB1_91:
	trap;

$L__BB1_173:
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	call.uni 
	_ZN4core6result13unwrap_failed17h9fc261006b6f35c0E, 
	(
	);
	} // callseq 0

$L__BB1_57:
	trap;

$L__BB1_47:
	trap;

}
	// .globl	reset_hashmap
.visible .entry reset_hashmap(
	.param .align 8 .b8 reset_hashmap_param_0[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [reset_hashmap_param_0+8];
	ld.param.u64 	%rd1, [reset_hashmap_param_0];
	mov.u32 	%r3, %ntid.z;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ntid.x;
	mov.b64 	%rd2, {%r5, %r4};
	mov.u32 	%r6, %ctaid.z;
	mov.u32 	%r7, %nctaid.y;
	mov.u32 	%r8, %ctaid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	and.b64  	%rd3, %rd2, 4294967295;
	cvt.u64.u32 	%rd4, %r4;
	bfi.b64 	%rd5, %rd4, %rd3, 32, 32;
	cvt.u64.u32 	%rd6, %r3;
	mov.b64 	{%r13, %r14}, %rd5;
	mov.b64 	{%r15, %r16}, %rd6;
	mul.lo.s32 	%r17, %r13, %r12;
	mul.lo.s32 	%r18, %r17, %r14;
	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r19, %r4, %r20;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r23, %r21, %r5, %r22;
	mad.lo.s32 	%r1, %r18, %r15, %r23;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;

	cvta.to.global.u64 	%rd7, %rd1;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, -1;
	st.global.u64 	[%rd9], %rd10;
	mov.u32 	%r24, 0;
	st.global.u32 	[%rd9+8], %r24;

$L__BB2_2:
	ret;

}
	// .globl	add_data_grp
.visible .entry add_data_grp(
	.param .u64 add_data_grp_param_0,
	.param .u32 add_data_grp_param_1,
	.param .u64 add_data_grp_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [add_data_grp_param_0];
	ld.param.u32 	%r3, [add_data_grp_param_1];
	ld.param.u64 	%rd2, [add_data_grp_param_2];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r2, %r4, %r1, %r5;
	setp.ge.u32 	%p1, %r2, %r3;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd5];
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r6, %r7;
	st.global.u32 	[%rd5], %r8;

$L__BB3_2:
	ret;

}
	// .globl	prefix_sum_512
.visible .entry prefix_sum_512(
	.param .u64 prefix_sum_512_param_0,
	.param .u32 prefix_sum_512_param_1,
	.param .u64 prefix_sum_512_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<63>;
	// demoted variable
	.shared .align 4 .b8 _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E[2048];

	ld.param.u64 	%rd20, [prefix_sum_512_param_0];
	ld.param.u32 	%r5, [prefix_sum_512_param_1];
	ld.param.u64 	%rd21, [prefix_sum_512_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	setp.ge.u32 	%p1, %r2, %r5;
	@%p1 bra 	$L__BB4_17;

	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd23, %r1, 512;
	sub.s64 	%rd24, %rd22, %rd23;
	setp.lt.u64 	%p2, %rd24, 2;
	add.s64 	%rd25, %rd24, -1;
	mov.u64 	%rd26, -1;
	clz.b64 	%r8, %rd25;
	shr.u64 	%rd27, %rd26, %r8;
	add.s64 	%rd28, %rd27, 1;
	selp.b64 	%rd29, 1, %rd28, %p2;
	min.u64 	%rd2, %rd29, 512;
	max.u64 	%rd3, %rd2, 1;
	add.s32 	%r9, %r2, %r7;
	cvt.u64.u32 	%rd4, %r9;
	cvt.u64.u32 	%rd5, %r7;
	setp.ge.u32 	%p3, %r9, %r5;
	cvta.to.global.u64 	%rd30, %rd20;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd6, %rd30, %rd31;
	mov.u32 	%r21, 0;
	@%p3 bra 	$L__BB4_3;

	ld.global.u32 	%r21, [%rd6];

$L__BB4_3:
	shl.b64 	%rd32, %rd5, 2;
	mov.u64 	%rd33, _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E;
	add.s64 	%rd7, %rd33, %rd32;
	st.shared.u32 	[%rd7], %r21;
	shr.u64 	%rd62, %rd3, 1;
	setp.eq.s64 	%p4, %rd62, 0;
	@%p4 bra 	$L__BB4_8;

	shl.b64 	%rd9, %rd5, 1;
	mov.u64 	%rd60, 1;
	or.b64  	%rd10, %rd9, 1;
	mov.u64 	%rd59, %rd62;

$L__BB4_5:
	bar.sync 	0;
	setp.le.u64 	%p5, %rd59, %rd5;
	@%p5 bra 	$L__BB4_7;

	mul.lo.s64 	%rd35, %rd60, %rd10;
	add.s64 	%rd36, %rd35, %rd60;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd39, %rd33, %rd37;
	mul.lo.s64 	%rd40, %rd60, %rd9;
	add.s64 	%rd41, %rd40, %rd60;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd33, %rd42;
	ld.shared.u32 	%r10, [%rd39+-4];
	ld.shared.u32 	%r11, [%rd43+-4];
	add.s32 	%r12, %r10, %r11;
	st.shared.u32 	[%rd39+-4], %r12;

$L__BB4_7:
	shr.u64 	%rd59, %rd59, 1;
	shl.b64 	%rd60, %rd60, 1;
	setp.ne.s64 	%p6, %rd59, 0;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	setp.ne.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB4_10;

	shl.b64 	%rd44, %rd3, 2;
	add.s64 	%rd46, %rd33, %rd44;
	cvta.to.global.u64 	%rd47, %rd21;
	shl.b64 	%rd48, %rd1, 2;
	add.s64 	%rd49, %rd47, %rd48;
	ld.shared.u32 	%r14, [%rd46+-4];
	st.global.u32 	[%rd49], %r14;
	mov.u32 	%r15, 0;
	st.shared.u32 	[%rd46+-4], %r15;

$L__BB4_10:
	setp.lt.u64 	%p8, %rd2, 2;
	bar.sync 	0;
	@%p8 bra 	$L__BB4_15;

	shl.b64 	%rd15, %rd5, 1;
	mov.u64 	%rd61, 1;

$L__BB4_12:
	setp.le.u64 	%p9, %rd61, %rd5;
	@%p9 bra 	$L__BB4_14;

	mul.lo.s64 	%rd51, %rd62, %rd15;
	add.s64 	%rd52, %rd51, %rd62;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd55, %rd33, %rd53;
	add.s64 	%rd56, %rd55, -4;
	ld.shared.u32 	%r16, [%rd55+-4];
	shl.b64 	%rd57, %rd62, 2;
	add.s64 	%rd58, %rd56, %rd57;
	ld.shared.u32 	%r17, [%rd58];
	st.shared.u32 	[%rd55+-4], %r17;
	add.s32 	%r18, %r17, %r16;
	st.shared.u32 	[%rd58], %r18;

$L__BB4_14:
	shl.b64 	%rd61, %rd61, 1;
	shr.u64 	%rd62, %rd62, 1;
	setp.lt.u64 	%p10, %rd61, %rd3;
	bar.sync 	0;
	@%p10 bra 	$L__BB4_12;

$L__BB4_15:
	cvt.u32.u64 	%r19, %rd4;
	setp.ge.u32 	%p11, %r19, %r5;
	@%p11 bra 	$L__BB4_17;

	ld.shared.u32 	%r20, [%rd7];
	st.global.u32 	[%rd6], %r20;

$L__BB4_17:
	ret;

}
	// .globl	reset_grid
.visible .entry reset_grid(
	.param .align 8 .b8 reset_grid_param_0[72]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd8, [reset_grid_param_0+64];
	ld.param.u64 	%rd2, [reset_grid_param_0+8];
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd9, %r5, 16;
	cvt.u64.u32 	%rd10, %r4;
	add.s64 	%rd11, %rd10, %rd9;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.le.u64 	%p1, %rd8, %rd1;
	@%p1 bra 	$L__BB5_2;

	shl.b64 	%rd13, %rd1, 6;
	cvta.to.global.u64 	%rd14, %rd2;
	add.s64 	%rd15, %rd14, %rd13;
	mov.u32 	%r6, 0;
	mov.u64 	%rd16, 0;
	st.global.u32 	[%rd15+8], %rd16;
	st.global.u64 	[%rd15], %rd16;
	st.global.u32 	[%rd15+12], %r6;
	st.global.u64 	[%rd15+16], %rd16;
	st.global.u64 	[%rd15+24], %rd16;
	st.global.u64 	[%rd15+40], %rd16;
	st.global.u32 	[%rd15+56], %rd16;
	st.global.u64 	[%rd15+48], %rd16;

$L__BB5_2:
	ret;

}
	// .globl	copy_grid_projection_data
.visible .entry copy_grid_projection_data(
	.param .align 8 .b8 copy_grid_projection_data_param_0[72],
	.param .align 8 .b8 copy_grid_projection_data_param_1[72]
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd31, [copy_grid_projection_data_param_1+64];
	ld.param.u64 	%rd26, [copy_grid_projection_data_param_1+16];
	ld.param.u64 	%rd25, [copy_grid_projection_data_param_1+8];
	ld.param.u64 	%rd24, [copy_grid_projection_data_param_0+64];
	ld.param.u32 	%r2, [copy_grid_projection_data_param_0+40];
	ld.param.u64 	%rd21, [copy_grid_projection_data_param_0+32];
	ld.param.u64 	%rd18, [copy_grid_projection_data_param_0+8];
	cvta.to.global.u64 	%rd1, %rd21;
	cvta.to.global.u64 	%rd32, %rd26;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd33, %r5, 24;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.u64 	%rd2, [%rd34];
	shr.u64 	%rd35, %rd2, 16;
	xor.b64  	%rd36, %rd35, %rd2;
	mul.lo.s64 	%rd37, %rd36, 2246822507;
	shr.u64 	%rd38, %rd37, 13;
	xor.b64  	%rd39, %rd38, %rd37;
	mul.lo.s64 	%rd40, %rd39, 3266489909;
	shr.u64 	%rd41, %rd40, 16;
	xor.b64  	%rd42, %rd41, %rd40;
	cvt.u64.u32 	%rd43, %r2;
	add.s64 	%rd3, %rd43, -1;
	and.b64  	%rd67, %rd42, %rd3;
	shl.b64 	%rd44, %rd67, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u64 	%rd5, [%rd45];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB6_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB6_10;

$L__BB6_3:
	add.s64 	%rd46, %rd67, 1;
	and.b64  	%rd67, %rd46, %rd3;
	shl.b64 	%rd47, %rd67, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd8, [%rd48];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB6_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB6_10;
	bra.uni 	$L__BB6_3;

$L__BB6_5:
	shl.b64 	%rd51, %rd67, 4;
	add.s64 	%rd52, %rd1, %rd51;
	mul.wide.u32 	%rd53, %r5, 16;
	mov.u32 	%r7, %tid.y;
	mov.u32 	%r8, %tid.x;
	mov.u64 	%rd69, 0;
	cvt.u64.u32 	%rd54, %r8;
	mul.wide.u32 	%rd55, %r7, 4;
	add.s64 	%rd56, %rd55, %rd54;
	add.s64 	%rd10, %rd56, %rd53;
	ld.global.u32 	%r9, [%rd52+8];
	mul.wide.u32 	%rd57, %r9, 16;
	add.s64 	%rd58, %rd57, %rd56;
	setp.le.u64 	%p5, %rd24, %rd58;
	cvta.to.global.u64 	%rd59, %rd18;
	shl.b64 	%rd60, %rd58, 6;
	add.s64 	%rd11, %rd59, %rd60;
	add.s64 	%rd12, %rd18, %rd60;
	mov.u64 	%rd70, %rd69;
	@%p5 bra 	$L__BB6_7;

	mov.u64 	%rd69, %rd11;
	mov.u64 	%rd70, %rd12;

$L__BB6_7:
	setp.le.u64 	%p6, %rd31, %rd10;
	@%p6 bra 	$L__BB6_10;

	setp.eq.s64 	%p7, %rd70, 0;
	@%p7 bra 	$L__BB6_10;

	cvta.to.global.u64 	%rd61, %rd25;
	ld.global.u32 	%r10, [%rd69];
	shl.b64 	%rd62, %rd10, 6;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63+20], %r10;
	ld.global.u64 	%rd64, [%rd69+24];
	ld.global.u64 	%rd65, [%rd69+32];
	st.global.u64 	[%rd63+24], %rd64;
	st.global.u64 	[%rd63+32], %rd65;
	ld.global.u64 	%rd66, [%rd69+40];
	st.global.u64 	[%rd63+40], %rd66;

$L__BB6_10:
	ret;

}
	// .globl	touch_particle_blocks
.visible .entry touch_particle_blocks(
	.param .u64 touch_particle_blocks_param_0,
	.param .u32 touch_particle_blocks_param_1,
	.param .align 8 .b8 touch_particle_blocks_param_2[72]
)
{
	.local .align 8 .b8 	__local_depot7[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd14, [touch_particle_blocks_param_0];
	ld.param.u32 	%r8, [touch_particle_blocks_param_1];
	ld.param.u32 	%r7, [touch_particle_blocks_param_2+40];
	ld.param.u64 	%rd18, [touch_particle_blocks_param_2+32];
	ld.param.u64 	%rd17, [touch_particle_blocks_param_2+24];
	ld.param.u64 	%rd16, [touch_particle_blocks_param_2+16];
	ld.param.f32 	%f1, [touch_particle_blocks_param_2];
	mov.u32 	%r9, %ntid.z;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ntid.x;
	mov.b64 	%rd22, {%r11, %r10};
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %nctaid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	and.b64  	%rd23, %rd22, 4294967295;
	cvt.u64.u32 	%rd24, %r10;
	bfi.b64 	%rd25, %rd24, %rd23, 32, 32;
	cvt.u64.u32 	%rd26, %r9;
	mov.b64 	{%r19, %r20}, %rd25;
	mov.b64 	{%r21, %r22}, %rd26;
	mul.lo.s32 	%r23, %r19, %r18;
	mul.lo.s32 	%r24, %r23, %r20;
	mov.u32 	%r25, %tid.z;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r10, %r26;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r11, %r28;
	mad.lo.s32 	%r1, %r24, %r21, %r29;
	setp.ge.u32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB7_11;

	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.u32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%rd30, [%rd29];
	ld.global.u32 	%rd31, [%rd29+4];
	bfi.b64 	%rd32, %rd31, %rd30, 32, 32;
	mov.u64 	%rd82, 0;
	cvt.u32.u64 	%r30, %rd32;
	mov.b32 	%f2, %r30;
	div.rn.f32 	%f3, %f2, %f1;
	shr.u64 	%rd34, %rd32, 32;
	cvt.u32.u64 	%r31, %rd34;
	mov.b32 	%f4, %r31;
	div.rn.f32 	%f5, %f4, %f1;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f6, %r34;
	add.rz.f32 	%f7, %f3, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	setp.gt.f32 	%p2, %f8, 0f5EFFFFFF;
	max.f32 	%f9, %f8, 0fDF000000;
	cvt.rzi.s64.f32 	%rd35, %f9;
	setp.num.f32 	%p3, %f8, %f8;
	mov.b32 	%r35, %f5;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f10, %r37;
	add.rz.f32 	%f11, %f5, %f10;
	cvt.rzi.f32.f32 	%f12, %f11;
	setp.leu.f32 	%p4, %f12, 0f5EFFFFFF;
	max.f32 	%f13, %f12, 0fDF000000;
	cvt.rzi.s64.f32 	%rd36, %f13;
	setp.num.f32 	%p5, %f12, %f12;
	add.s64 	%rd37, %rd35, 8589934590;
	shr.u64 	%rd38, %rd37, 2;
	selp.b64 	%rd39, 2305843011361177599, %rd38, %p2;
	selp.b64 	%rd40, %rd39, 2147483647, %p3;
	shl.b64 	%rd41, %rd36, 30;
	and.b64  	%rd42, %rd40, 4294967295;
	add.s64 	%rd43, %rd41, 9223372034707292160;
	and.b64  	%rd44, %rd43, -4294967296;
	and.pred  	%p6, %p5, %p4;
	selp.b64 	%rd45, %rd44, 9223372032559808512, %p6;
	or.b64  	%rd46, %rd45, %rd42;
	add.s64 	%rd47, %rd45, 4294967296;
	or.b64  	%rd48, %rd47, %rd42;
	add.s64 	%rd49, %rd40, 1;
	and.b64  	%rd50, %rd49, 4294967295;
	or.b64  	%rd51, %rd50, %rd45;
	or.b64  	%rd52, %rd47, %rd50;
	add.u64 	%rd1, %SPL, 0;
	st.local.u64 	[%rd1], %rd46;
	st.local.u64 	[%rd1+8], %rd48;
	st.local.u64 	[%rd1+16], %rd51;
	st.local.u64 	[%rd1+24], %rd52;
	st.local.u64 	[%rd1+32], %rd82;
	mov.u64 	%rd54, 4;
	st.local.u64 	[%rd1+40], %rd54;
	add.s32 	%r3, %r7, -1;
	setp.eq.s32 	%p7, %r3, 0;
	@%p7 bra 	$L__BB7_9;

	cvt.u64.u32 	%rd56, %r7;
	add.s64 	%rd4, %rd56, -1;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r38, 1;

$L__BB7_3:
	shl.b64 	%rd59, %rd82, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd82, %rd82, 1;
	st.local.u64 	[%rd1+32], %rd82;
	ld.local.u64 	%rd8, [%rd60];
	shr.u64 	%rd61, %rd8, 16;
	xor.b64  	%rd62, %rd61, %rd8;
	mul.lo.s64 	%rd63, %rd62, 2246822507;
	shr.u64 	%rd64, %rd63, 13;
	xor.b64  	%rd65, %rd64, %rd63;
	mul.lo.s64 	%rd66, %rd65, 3266489909;
	shr.u64 	%rd67, %rd66, 16;
	xor.b64  	%rd83, %rd67, %rd66;
	mov.u32 	%r42, %r38;

$L__BB7_4:
	and.b64  	%rd11, %rd83, %rd4;
	shl.b64 	%rd73, %rd11, 4;
	add.s64 	%rd70, %rd18, %rd73;
	mov.u64 	%rd71, -1;
	// begin inline asm
	cvta.to.global.u64 %rd68, %rd70;atom.global.cas.b64 %rd69, [%rd68], %rd71, %rd8;
	// end inline asm
	setp.eq.s64 	%p8, %rd69, -1;
	@%p8 bra 	$L__BB7_7;

	setp.eq.s64 	%p9, %rd69, %rd8;
	@%p9 bra 	$L__BB7_8;

	add.s64 	%rd83, %rd11, 1;
	add.s32 	%r5, %r42, 1;
	setp.lt.u32 	%p10, %r42, %r3;
	mov.u32 	%r42, %r5;
	@%p10 bra 	$L__BB7_4;
	bra.uni 	$L__BB7_8;

$L__BB7_7:
	cvta.to.global.u64 	%rd76, %rd18;
	mov.u32 	%r40, 1;
	// begin inline asm
	cvta.to.global.u64 %rd74, %rd17;atom.global.add.u32 %r39, [%rd74], %r40;
	// end inline asm
	mul.wide.u32 	%rd77, %r39, 24;
	add.s64 	%rd78, %rd5, %rd77;
	st.global.u64 	[%rd78], %rd8;
	mov.u32 	%r41, 0;
	st.global.v2.u32 	[%rd78+8], {%r41, %r41};
	st.global.u32 	[%rd78+16], %r41;
	add.s64 	%rd80, %rd76, %rd73;
	st.global.u32 	[%rd80+8], %r39;

$L__BB7_8:
	setp.lt.u64 	%p11, %rd82, 4;
	@%p11 bra 	$L__BB7_3;
	bra.uni 	$L__BB7_11;

$L__BB7_9:
	st.local.u64 	[%rd1+32], %rd54;

$L__BB7_11:
	ret;

}
	// .globl	tag_halo_blocks
.visible .entry tag_halo_blocks(
	.param .align 8 .b8 tag_halo_blocks_param_0[72],
	.param .u64 tag_halo_blocks_param_1,
	.param .u32 tag_halo_blocks_param_2,
	.param .u64 tag_halo_blocks_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd17, [tag_halo_blocks_param_1];
	ld.param.u32 	%r4, [tag_halo_blocks_param_2];
	ld.param.u64 	%rd18, [tag_halo_blocks_param_3];
	ld.param.u32 	%r3, [tag_halo_blocks_param_0+40];
	ld.param.u64 	%rd13, [tag_halo_blocks_param_0+32];
	ld.param.u64 	%rd11, [tag_halo_blocks_param_0+16];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB8_8;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd1, %rd13;
	mul.wide.u32 	%rd25, %r1, 24;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd2, [%rd26];
	shr.u64 	%rd27, %rd2, 16;
	xor.b64  	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 2246822507;
	shr.u64 	%rd30, %rd29, 13;
	xor.b64  	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 3266489909;
	shr.u64 	%rd33, %rd32, 16;
	xor.b64  	%rd34, %rd33, %rd32;
	cvt.u64.u32 	%rd35, %r3;
	add.s64 	%rd3, %rd35, -1;
	and.b64  	%rd49, %rd34, %rd3;
	shl.b64 	%rd36, %rd49, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd5, [%rd37];
	setp.eq.s64 	%p2, %rd5, %rd2;
	@%p2 bra 	$L__BB8_6;

	setp.eq.s64 	%p3, %rd5, -1;
	@%p3 bra 	$L__BB8_8;

$L__BB8_4:
	add.s64 	%rd38, %rd49, 1;
	and.b64  	%rd49, %rd38, %rd3;
	shl.b64 	%rd39, %rd49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u64 	%rd8, [%rd40];
	setp.eq.s64 	%p4, %rd8, %rd2;
	@%p4 bra 	$L__BB8_6;

	setp.eq.s64 	%p5, %rd8, -1;
	@%p5 bra 	$L__BB8_8;
	bra.uni 	$L__BB8_4;

$L__BB8_6:
	shl.b64 	%rd43, %rd49, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r28, [%rd44+8];
	mul.wide.u32 	%rd45, %r28, 24;
	add.s64 	%rd46, %rd11, %rd45;
	add.s64 	%rd42, %rd46, 16;
	mov.u32 	%r27, 1;
	// begin inline asm
	cvta.to.global.u64 %rd41, %rd42;atom.global.exch.b32 %r26, [%rd41], %r27;
	// end inline asm
	setp.ne.s32 	%p6, %r26, 0;
	@%p6 bra 	$L__BB8_8;

	// begin inline asm
	cvta.to.global.u64 %rd47, %rd18;atom.global.add.u32 %r29, [%rd47], %r27;
	// end inline asm

$L__BB8_8:
	ret;

}
	// .globl	tag_halo_neighbors
.visible .entry tag_halo_neighbors(
	.param .align 8 .b8 tag_halo_neighbors_param_0[72],
	.param .u32 tag_halo_neighbors_param_1
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<104>;


	ld.param.u32 	%r4, [tag_halo_neighbors_param_1];
	ld.param.u32 	%r3, [tag_halo_neighbors_param_0+40];
	ld.param.u64 	%rd29, [tag_halo_neighbors_param_0+32];
	ld.param.u64 	%rd27, [tag_halo_neighbors_param_0+16];
	cvta.to.global.u64 	%rd1, %rd29;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd33, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd34, %rd33, 4294967295;
	cvt.u64.u32 	%rd35, %r6;
	bfi.b64 	%rd36, %rd35, %rd34, 32, 32;
	cvt.u64.u32 	%rd37, %r5;
	mov.b64 	{%r15, %r16}, %rd36;
	mov.b64 	{%r17, %r18}, %rd37;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB9_20;

	cvta.to.global.u64 	%rd2, %rd27;
	mul.wide.u32 	%rd38, %r1, 24;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd3, %rd39, 16;
	ld.global.u32 	%r26, [%rd39+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB9_20;

	ld.global.u64 	%rd40, [%rd3+-16];
	and.b64  	%rd41, %rd40, 4294967295;
	and.b64  	%rd42, %rd40, -4294967296;
	add.s64 	%rd43, %rd42, -4294967296;
	or.b64  	%rd4, %rd43, %rd41;
	add.s64 	%rd44, %rd40, -1;
	and.b64  	%rd45, %rd44, 4294967295;
	or.b64  	%rd5, %rd45, %rd42;
	or.b64  	%rd6, %rd45, %rd43;
	cvt.u64.u32 	%rd46, %r3;
	add.s64 	%rd7, %rd46, -1;
	shr.u64 	%rd47, %rd4, 16;
	xor.b64  	%rd48, %rd47, %rd4;
	mul.lo.s64 	%rd49, %rd48, 2246822507;
	shr.u64 	%rd50, %rd49, 13;
	xor.b64  	%rd51, %rd50, %rd49;
	mul.lo.s64 	%rd52, %rd51, 3266489909;
	shr.u64 	%rd53, %rd52, 16;
	xor.b64  	%rd54, %rd53, %rd52;
	and.b64  	%rd98, %rd54, %rd7;
	shl.b64 	%rd55, %rd98, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p6, %rd9, %rd4;
	@%p6 bra 	$L__BB9_7;

	setp.eq.s64 	%p7, %rd9, -1;
	@%p7 bra 	$L__BB9_8;

$L__BB9_5:
	add.s64 	%rd57, %rd98, 1;
	and.b64  	%rd98, %rd57, %rd7;
	shl.b64 	%rd58, %rd98, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u64 	%rd12, [%rd59];
	setp.eq.s64 	%p8, %rd12, %rd4;
	@%p8 bra 	$L__BB9_7;

	setp.eq.s64 	%p9, %rd12, -1;
	@%p9 bra 	$L__BB9_8;
	bra.uni 	$L__BB9_5;

$L__BB9_7:
	shl.b64 	%rd60, %rd98, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.u32 	%r28, [%rd61+8];
	mul.wide.u32 	%rd62, %r28, 24;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r29, [%rd63+16];
	or.b32  	%r30, %r29, 2;
	st.global.u32 	[%rd63+16], %r30;

$L__BB9_8:
	shr.u64 	%rd64, %rd5, 16;
	xor.b64  	%rd65, %rd64, %rd5;
	mul.lo.s64 	%rd66, %rd65, 2246822507;
	shr.u64 	%rd67, %rd66, 13;
	xor.b64  	%rd68, %rd67, %rd66;
	mul.lo.s64 	%rd69, %rd68, 3266489909;
	shr.u64 	%rd70, %rd69, 16;
	xor.b64  	%rd71, %rd70, %rd69;
	and.b64  	%rd100, %rd71, %rd7;
	shl.b64 	%rd72, %rd100, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.u64 	%rd15, [%rd73];
	setp.eq.s64 	%p10, %rd15, %rd5;
	@%p10 bra 	$L__BB9_13;

	setp.eq.s64 	%p11, %rd15, -1;
	@%p11 bra 	$L__BB9_14;

$L__BB9_11:
	add.s64 	%rd74, %rd100, 1;
	and.b64  	%rd100, %rd74, %rd7;
	shl.b64 	%rd75, %rd100, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u64 	%rd18, [%rd76];
	setp.eq.s64 	%p12, %rd18, %rd5;
	@%p12 bra 	$L__BB9_13;

	setp.eq.s64 	%p13, %rd18, -1;
	@%p13 bra 	$L__BB9_14;
	bra.uni 	$L__BB9_11;

$L__BB9_13:
	shl.b64 	%rd77, %rd100, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r31, [%rd78+8];
	mul.wide.u32 	%rd79, %r31, 24;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.u32 	%r32, [%rd80+16];
	or.b32  	%r33, %r32, 2;
	st.global.u32 	[%rd80+16], %r33;

$L__BB9_14:
	shr.u64 	%rd81, %rd6, 16;
	xor.b64  	%rd82, %rd81, %rd6;
	mul.lo.s64 	%rd83, %rd82, 2246822507;
	shr.u64 	%rd84, %rd83, 13;
	xor.b64  	%rd85, %rd84, %rd83;
	mul.lo.s64 	%rd86, %rd85, 3266489909;
	shr.u64 	%rd87, %rd86, 16;
	xor.b64  	%rd88, %rd87, %rd86;
	and.b64  	%rd102, %rd88, %rd7;
	shl.b64 	%rd89, %rd102, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u64 	%rd21, [%rd90];
	setp.eq.s64 	%p14, %rd21, %rd6;
	@%p14 bra 	$L__BB9_19;

	setp.eq.s64 	%p15, %rd21, -1;
	@%p15 bra 	$L__BB9_20;

$L__BB9_17:
	add.s64 	%rd91, %rd102, 1;
	and.b64  	%rd102, %rd91, %rd7;
	shl.b64 	%rd92, %rd102, 4;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.u64 	%rd24, [%rd93];
	setp.eq.s64 	%p16, %rd24, %rd6;
	@%p16 bra 	$L__BB9_19;

	setp.eq.s64 	%p17, %rd24, -1;
	@%p17 bra 	$L__BB9_20;
	bra.uni 	$L__BB9_17;

$L__BB9_19:
	shl.b64 	%rd94, %rd102, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u32 	%r34, [%rd95+8];
	mul.wide.u32 	%rd96, %r34, 24;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r35, [%rd97+16];
	or.b32  	%r36, %r35, 2;
	st.global.u32 	[%rd97+16], %r36;

$L__BB9_20:
	ret;

}
	// .globl	copy_halo_to_staging
.visible .entry copy_halo_to_staging(
	.param .align 8 .b8 copy_halo_to_staging_param_0[72],
	.param .u64 copy_halo_to_staging_param_1,
	.param .u64 copy_halo_to_staging_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<254>;
	.reg .b32 	%r<159>;
	.reg .b64 	%rd<63>;


	ld.param.u64 	%rd11, [copy_halo_to_staging_param_1];
	ld.param.u64 	%rd12, [copy_halo_to_staging_param_2];
	ld.param.u64 	%rd6, [copy_halo_to_staging_param_0+24];
	ld.param.u64 	%rd5, [copy_halo_to_staging_param_0+16];
	ld.param.u64 	%rd4, [copy_halo_to_staging_param_0+8];
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd13];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd19, %rd5;
	cvt.u64.u32 	%rd2, %r1;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd21, %rd19, %rd20;
	add.s64 	%rd3, %rd21, 16;
	ld.global.u32 	%r26, [%rd21+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB10_3;

	mov.u32 	%r29, -1;
	// begin inline asm
	cvta.to.global.u64 %rd22, %rd12;atom.global.dec.u32 %r28, [%rd22], %r29;
	// end inline asm
	add.s32 	%r30, %r28, -1;
	cvta.to.global.u64 	%rd24, %rd11;
	mul.wide.u32 	%rd25, %r30, 1032;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd27, [%rd3+-16];
	st.global.u64 	[%rd26], %rd27;
	shl.b64 	%rd28, %rd2, 10;
	cvta.to.global.u64 	%rd29, %rd4;
	add.s64 	%rd30, %rd29, %rd28;
	ld.global.v2.f32 	{%f2, %f3}, [%rd30];
	ld.global.v2.f32 	{%f6, %f7}, [%rd30+8];
	ld.global.v2.f32 	{%f10, %f11}, [%rd30+16];
	ld.global.u64 	%rd31, [%rd30+24];
	ld.global.u64 	%rd32, [%rd30+32];
	ld.global.v2.f32 	{%f14, %f15}, [%rd30+40];
	ld.global.v2.u32 	{%r31, %r32}, [%rd30+48];
	ld.global.v2.u32 	{%r35, %r36}, [%rd30+56];
	st.global.v2.f32 	[%rd26+8], {%f2, %f3};
	st.global.v2.f32 	[%rd26+16], {%f6, %f7};
	st.global.v2.f32 	[%rd26+24], {%f10, %f11};
	st.global.u64 	[%rd26+32], %rd31;
	st.global.u64 	[%rd26+40], %rd32;
	st.global.v2.f32 	[%rd26+48], {%f14, %f15};
	st.global.v2.u32 	[%rd26+56], {%r31, %r32};
	st.global.v2.u32 	[%rd26+64], {%r35, %r36};
	ld.global.v2.f32 	{%f18, %f19}, [%rd30+64];
	ld.global.v2.f32 	{%f22, %f23}, [%rd30+72];
	ld.global.v2.f32 	{%f26, %f27}, [%rd30+80];
	ld.global.u64 	%rd33, [%rd30+88];
	ld.global.u64 	%rd34, [%rd30+96];
	ld.global.v2.f32 	{%f30, %f31}, [%rd30+104];
	ld.global.v2.u32 	{%r39, %r40}, [%rd30+112];
	ld.global.v2.u32 	{%r43, %r44}, [%rd30+120];
	st.global.v2.f32 	[%rd26+72], {%f18, %f19};
	st.global.v2.f32 	[%rd26+80], {%f22, %f23};
	st.global.v2.f32 	[%rd26+88], {%f26, %f27};
	st.global.u64 	[%rd26+96], %rd33;
	st.global.u64 	[%rd26+104], %rd34;
	st.global.v2.f32 	[%rd26+112], {%f30, %f31};
	st.global.v2.u32 	[%rd26+120], {%r39, %r40};
	st.global.v2.u32 	[%rd26+128], {%r43, %r44};
	ld.global.v2.f32 	{%f34, %f35}, [%rd30+128];
	ld.global.v2.f32 	{%f38, %f39}, [%rd30+136];
	ld.global.v2.f32 	{%f42, %f43}, [%rd30+144];
	ld.global.u64 	%rd35, [%rd30+152];
	ld.global.u64 	%rd36, [%rd30+160];
	ld.global.v2.f32 	{%f46, %f47}, [%rd30+168];
	ld.global.v2.u32 	{%r47, %r48}, [%rd30+176];
	ld.global.v2.u32 	{%r51, %r52}, [%rd30+184];
	st.global.v2.f32 	[%rd26+136], {%f34, %f35};
	st.global.v2.f32 	[%rd26+144], {%f38, %f39};
	st.global.v2.f32 	[%rd26+152], {%f42, %f43};
	st.global.u64 	[%rd26+160], %rd35;
	st.global.u64 	[%rd26+168], %rd36;
	st.global.v2.f32 	[%rd26+176], {%f46, %f47};
	st.global.v2.u32 	[%rd26+184], {%r47, %r48};
	st.global.v2.u32 	[%rd26+192], {%r51, %r52};
	ld.global.v2.f32 	{%f50, %f51}, [%rd30+192];
	ld.global.v2.f32 	{%f54, %f55}, [%rd30+200];
	ld.global.v2.f32 	{%f58, %f59}, [%rd30+208];
	ld.global.u64 	%rd37, [%rd30+216];
	ld.global.u64 	%rd38, [%rd30+224];
	ld.global.v2.f32 	{%f62, %f63}, [%rd30+232];
	ld.global.v2.u32 	{%r55, %r56}, [%rd30+240];
	ld.global.v2.u32 	{%r59, %r60}, [%rd30+248];
	st.global.v2.f32 	[%rd26+200], {%f50, %f51};
	st.global.v2.f32 	[%rd26+208], {%f54, %f55};
	st.global.v2.f32 	[%rd26+216], {%f58, %f59};
	st.global.u64 	[%rd26+224], %rd37;
	st.global.u64 	[%rd26+232], %rd38;
	st.global.v2.f32 	[%rd26+240], {%f62, %f63};
	st.global.v2.u32 	[%rd26+248], {%r55, %r56};
	st.global.v2.u32 	[%rd26+256], {%r59, %r60};
	ld.global.v2.f32 	{%f66, %f67}, [%rd30+256];
	ld.global.v2.f32 	{%f70, %f71}, [%rd30+264];
	ld.global.v2.f32 	{%f74, %f75}, [%rd30+272];
	ld.global.u64 	%rd39, [%rd30+280];
	ld.global.u64 	%rd40, [%rd30+288];
	ld.global.v2.f32 	{%f78, %f79}, [%rd30+296];
	ld.global.v2.u32 	{%r63, %r64}, [%rd30+304];
	ld.global.v2.u32 	{%r67, %r68}, [%rd30+312];
	st.global.v2.f32 	[%rd26+264], {%f66, %f67};
	st.global.v2.f32 	[%rd26+272], {%f70, %f71};
	st.global.v2.f32 	[%rd26+280], {%f74, %f75};
	st.global.u64 	[%rd26+288], %rd39;
	st.global.u64 	[%rd26+296], %rd40;
	st.global.v2.f32 	[%rd26+304], {%f78, %f79};
	st.global.v2.u32 	[%rd26+312], {%r63, %r64};
	st.global.v2.u32 	[%rd26+320], {%r67, %r68};
	ld.global.v2.f32 	{%f82, %f83}, [%rd30+320];
	ld.global.v2.f32 	{%f86, %f87}, [%rd30+328];
	ld.global.v2.f32 	{%f90, %f91}, [%rd30+336];
	ld.global.u64 	%rd41, [%rd30+344];
	ld.global.u64 	%rd42, [%rd30+352];
	ld.global.v2.f32 	{%f94, %f95}, [%rd30+360];
	ld.global.v2.u32 	{%r71, %r72}, [%rd30+368];
	ld.global.v2.u32 	{%r75, %r76}, [%rd30+376];
	st.global.v2.f32 	[%rd26+328], {%f82, %f83};
	st.global.v2.f32 	[%rd26+336], {%f86, %f87};
	st.global.v2.f32 	[%rd26+344], {%f90, %f91};
	st.global.u64 	[%rd26+352], %rd41;
	st.global.u64 	[%rd26+360], %rd42;
	st.global.v2.f32 	[%rd26+368], {%f94, %f95};
	st.global.v2.u32 	[%rd26+376], {%r71, %r72};
	st.global.v2.u32 	[%rd26+384], {%r75, %r76};
	ld.global.v2.f32 	{%f98, %f99}, [%rd30+384];
	ld.global.v2.f32 	{%f102, %f103}, [%rd30+392];
	ld.global.v2.f32 	{%f106, %f107}, [%rd30+400];
	ld.global.u64 	%rd43, [%rd30+408];
	ld.global.u64 	%rd44, [%rd30+416];
	ld.global.v2.f32 	{%f110, %f111}, [%rd30+424];
	ld.global.v2.u32 	{%r79, %r80}, [%rd30+432];
	ld.global.v2.u32 	{%r83, %r84}, [%rd30+440];
	st.global.v2.f32 	[%rd26+392], {%f98, %f99};
	st.global.v2.f32 	[%rd26+400], {%f102, %f103};
	st.global.v2.f32 	[%rd26+408], {%f106, %f107};
	st.global.u64 	[%rd26+416], %rd43;
	st.global.u64 	[%rd26+424], %rd44;
	st.global.v2.f32 	[%rd26+432], {%f110, %f111};
	st.global.v2.u32 	[%rd26+440], {%r79, %r80};
	st.global.v2.u32 	[%rd26+448], {%r83, %r84};
	ld.global.v2.f32 	{%f114, %f115}, [%rd30+448];
	ld.global.v2.f32 	{%f118, %f119}, [%rd30+456];
	ld.global.v2.f32 	{%f122, %f123}, [%rd30+464];
	ld.global.u64 	%rd45, [%rd30+472];
	ld.global.u64 	%rd46, [%rd30+480];
	ld.global.v2.f32 	{%f126, %f127}, [%rd30+488];
	ld.global.v2.u32 	{%r87, %r88}, [%rd30+496];
	ld.global.v2.u32 	{%r91, %r92}, [%rd30+504];
	st.global.v2.f32 	[%rd26+456], {%f114, %f115};
	st.global.v2.f32 	[%rd26+464], {%f118, %f119};
	st.global.v2.f32 	[%rd26+472], {%f122, %f123};
	st.global.u64 	[%rd26+480], %rd45;
	st.global.u64 	[%rd26+488], %rd46;
	st.global.v2.f32 	[%rd26+496], {%f126, %f127};
	st.global.v2.u32 	[%rd26+504], {%r87, %r88};
	st.global.v2.u32 	[%rd26+512], {%r91, %r92};
	ld.global.v2.f32 	{%f130, %f131}, [%rd30+512];
	ld.global.v2.f32 	{%f134, %f135}, [%rd30+520];
	ld.global.v2.f32 	{%f138, %f139}, [%rd30+528];
	ld.global.u64 	%rd47, [%rd30+536];
	ld.global.u64 	%rd48, [%rd30+544];
	ld.global.v2.f32 	{%f142, %f143}, [%rd30+552];
	ld.global.v2.u32 	{%r95, %r96}, [%rd30+560];
	ld.global.v2.u32 	{%r99, %r100}, [%rd30+568];
	st.global.v2.f32 	[%rd26+520], {%f130, %f131};
	st.global.v2.f32 	[%rd26+528], {%f134, %f135};
	st.global.v2.f32 	[%rd26+536], {%f138, %f139};
	st.global.u64 	[%rd26+544], %rd47;
	st.global.u64 	[%rd26+552], %rd48;
	st.global.v2.f32 	[%rd26+560], {%f142, %f143};
	st.global.v2.u32 	[%rd26+568], {%r95, %r96};
	st.global.v2.u32 	[%rd26+576], {%r99, %r100};
	ld.global.v2.f32 	{%f146, %f147}, [%rd30+576];
	ld.global.f32 	%f150, [%rd30+584];
	ld.global.f32 	%f151, [%rd30+588];
	ld.global.u64 	%rd49, [%rd30+600];
	ld.global.u64 	%rd50, [%rd30+608];
	ld.global.v2.f32 	{%f152, %f153}, [%rd30+616];
	ld.global.v2.u32 	{%r103, %r104}, [%rd30+624];
	ld.global.v2.u32 	{%r107, %r108}, [%rd30+632];
	ld.global.f32 	%f156, [%rd30+596];
	ld.global.f32 	%f157, [%rd30+592];
	st.global.f32 	[%rd26+584], %f146;
	st.global.f32 	[%rd26+588], %f147;
	st.global.f32 	[%rd26+592], %f150;
	st.global.f32 	[%rd26+596], %f151;
	st.global.v2.f32 	[%rd26+600], {%f157, %f156};
	st.global.u64 	[%rd26+608], %rd49;
	st.global.u64 	[%rd26+616], %rd50;
	st.global.v2.f32 	[%rd26+624], {%f152, %f153};
	st.global.v2.u32 	[%rd26+632], {%r103, %r104};
	st.global.v2.u32 	[%rd26+640], {%r107, %r108};
	ld.global.v2.f32 	{%f158, %f159}, [%rd30+640];
	ld.global.v2.f32 	{%f162, %f163}, [%rd30+648];
	ld.global.v2.f32 	{%f166, %f167}, [%rd30+656];
	ld.global.u64 	%rd51, [%rd30+664];
	ld.global.u64 	%rd52, [%rd30+672];
	ld.global.v2.f32 	{%f170, %f171}, [%rd30+680];
	ld.global.v2.u32 	{%r111, %r112}, [%rd30+688];
	ld.global.v2.u32 	{%r115, %r116}, [%rd30+696];
	st.global.v2.f32 	[%rd26+648], {%f158, %f159};
	st.global.v2.f32 	[%rd26+656], {%f162, %f163};
	st.global.v2.f32 	[%rd26+664], {%f166, %f167};
	st.global.u64 	[%rd26+672], %rd51;
	st.global.u64 	[%rd26+680], %rd52;
	st.global.v2.f32 	[%rd26+688], {%f170, %f171};
	st.global.v2.u32 	[%rd26+696], {%r111, %r112};
	st.global.v2.u32 	[%rd26+704], {%r115, %r116};
	ld.global.v2.f32 	{%f174, %f175}, [%rd30+704];
	ld.global.v2.f32 	{%f178, %f179}, [%rd30+712];
	ld.global.v2.f32 	{%f182, %f183}, [%rd30+720];
	ld.global.u64 	%rd53, [%rd30+728];
	ld.global.u64 	%rd54, [%rd30+736];
	ld.global.v2.f32 	{%f186, %f187}, [%rd30+744];
	ld.global.v2.u32 	{%r119, %r120}, [%rd30+752];
	ld.global.v2.u32 	{%r123, %r124}, [%rd30+760];
	st.global.v2.f32 	[%rd26+712], {%f174, %f175};
	st.global.v2.f32 	[%rd26+720], {%f178, %f179};
	st.global.v2.f32 	[%rd26+728], {%f182, %f183};
	st.global.u64 	[%rd26+736], %rd53;
	st.global.u64 	[%rd26+744], %rd54;
	st.global.v2.f32 	[%rd26+752], {%f186, %f187};
	st.global.v2.u32 	[%rd26+760], {%r119, %r120};
	st.global.v2.u32 	[%rd26+768], {%r123, %r124};
	ld.global.v2.f32 	{%f190, %f191}, [%rd30+768];
	ld.global.v2.f32 	{%f194, %f195}, [%rd30+776];
	ld.global.v2.f32 	{%f198, %f199}, [%rd30+784];
	ld.global.u64 	%rd55, [%rd30+792];
	ld.global.u64 	%rd56, [%rd30+800];
	ld.global.v2.f32 	{%f202, %f203}, [%rd30+808];
	ld.global.v2.u32 	{%r127, %r128}, [%rd30+816];
	ld.global.v2.u32 	{%r131, %r132}, [%rd30+824];
	st.global.v2.f32 	[%rd26+776], {%f190, %f191};
	st.global.v2.f32 	[%rd26+784], {%f194, %f195};
	st.global.v2.f32 	[%rd26+792], {%f198, %f199};
	st.global.u64 	[%rd26+800], %rd55;
	st.global.u64 	[%rd26+808], %rd56;
	st.global.v2.f32 	[%rd26+816], {%f202, %f203};
	st.global.v2.u32 	[%rd26+824], {%r127, %r128};
	st.global.v2.u32 	[%rd26+832], {%r131, %r132};
	ld.global.v2.f32 	{%f206, %f207}, [%rd30+832];
	ld.global.v2.f32 	{%f210, %f211}, [%rd30+840];
	ld.global.v2.f32 	{%f214, %f215}, [%rd30+848];
	ld.global.u64 	%rd57, [%rd30+856];
	ld.global.u64 	%rd58, [%rd30+864];
	ld.global.v2.f32 	{%f218, %f219}, [%rd30+872];
	ld.global.v2.u32 	{%r135, %r136}, [%rd30+880];
	ld.global.v2.u32 	{%r139, %r140}, [%rd30+888];
	st.global.v2.f32 	[%rd26+840], {%f206, %f207};
	st.global.v2.f32 	[%rd26+848], {%f210, %f211};
	st.global.v2.f32 	[%rd26+856], {%f214, %f215};
	st.global.u64 	[%rd26+864], %rd57;
	st.global.u64 	[%rd26+872], %rd58;
	st.global.f32 	[%rd26+880], %f218;
	st.global.f32 	[%rd26+884], %f219;
	st.global.v2.u32 	[%rd26+888], {%r135, %r136};
	st.global.v2.u32 	[%rd26+896], {%r139, %r140};
	ld.global.v2.f32 	{%f222, %f223}, [%rd30+896];
	ld.global.v2.f32 	{%f226, %f227}, [%rd30+904];
	ld.global.v2.f32 	{%f230, %f231}, [%rd30+912];
	ld.global.u64 	%rd59, [%rd30+920];
	ld.global.u64 	%rd60, [%rd30+928];
	ld.global.v2.f32 	{%f234, %f235}, [%rd30+936];
	ld.global.v2.u32 	{%r143, %r144}, [%rd30+944];
	ld.global.v2.u32 	{%r147, %r148}, [%rd30+952];
	st.global.v2.f32 	[%rd26+904], {%f222, %f223};
	st.global.v2.f32 	[%rd26+912], {%f226, %f227};
	st.global.v2.f32 	[%rd26+920], {%f230, %f231};
	st.global.u64 	[%rd26+928], %rd59;
	st.global.u64 	[%rd26+936], %rd60;
	st.global.v2.f32 	[%rd26+944], {%f234, %f235};
	st.global.v2.u32 	[%rd26+952], {%r143, %r144};
	st.global.v2.u32 	[%rd26+960], {%r147, %r148};
	ld.global.v2.f32 	{%f238, %f239}, [%rd30+960];
	ld.global.v2.f32 	{%f242, %f243}, [%rd30+968];
	ld.global.v2.f32 	{%f246, %f247}, [%rd30+976];
	ld.global.u64 	%rd61, [%rd30+984];
	ld.global.u64 	%rd62, [%rd30+992];
	ld.global.v2.f32 	{%f250, %f251}, [%rd30+1000];
	ld.global.v2.u32 	{%r151, %r152}, [%rd30+1008];
	ld.global.v2.u32 	{%r155, %r156}, [%rd30+1016];
	st.global.v2.f32 	[%rd26+968], {%f238, %f239};
	st.global.v2.f32 	[%rd26+976], {%f242, %f243};
	st.global.v2.f32 	[%rd26+984], {%f246, %f247};
	st.global.u64 	[%rd26+992], %rd61;
	st.global.u64 	[%rd26+1000], %rd62;
	st.global.v2.f32 	[%rd26+1008], {%f250, %f251};
	st.global.v2.u32 	[%rd26+1016], {%r151, %r152};
	st.global.v2.u32 	[%rd26+1024], {%r155, %r156};

$L__BB10_3:
	ret;

}
	// .globl	merge_halo_blocks
.visible .entry merge_halo_blocks(
	.param .align 8 .b8 merge_halo_blocks_param_0[72],
	.param .u64 merge_halo_blocks_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd21, [merge_halo_blocks_param_1];
	ld.param.u64 	%rd20, [merge_halo_blocks_param_0+64];
	ld.param.u32 	%r2, [merge_halo_blocks_param_0+40];
	ld.param.u64 	%rd17, [merge_halo_blocks_param_0+32];
	ld.param.u64 	%rd14, [merge_halo_blocks_param_0+8];
	cvta.to.global.u64 	%rd22, %rd21;
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd23, %r3, 1032;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u64 	%rd2, [%rd24];
	shr.u64 	%rd25, %rd2, 16;
	xor.b64  	%rd26, %rd25, %rd2;
	mul.lo.s64 	%rd27, %rd26, 2246822507;
	shr.u64 	%rd28, %rd27, 13;
	xor.b64  	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 3266489909;
	shr.u64 	%rd31, %rd30, 16;
	xor.b64  	%rd32, %rd31, %rd30;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd3, %rd33, -1;
	and.b64  	%rd64, %rd32, %rd3;
	shl.b64 	%rd34, %rd64, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd5, [%rd35];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB11_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB11_10;

$L__BB11_3:
	add.s64 	%rd36, %rd64, 1;
	and.b64  	%rd64, %rd36, %rd3;
	shl.b64 	%rd37, %rd64, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u64 	%rd8, [%rd38];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB11_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB11_10;
	bra.uni 	$L__BB11_3;

$L__BB11_5:
	shl.b64 	%rd39, %rd64, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r4, [%rd40+8];
	mul.wide.u32 	%rd41, %r4, 16;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd10, %r5;
	add.s64 	%rd11, %rd41, %rd10;
	setp.gt.u64 	%p5, %rd20, %rd11;
	@%p5 bra 	$L__BB11_7;
	bra.uni 	$L__BB11_6;

$L__BB11_7:
	shl.b64 	%rd42, %rd11, 6;
	add.s64 	%rd13, %rd14, %rd42;
	setp.lt.u32 	%p6, %r5, 16;
	@%p6 bra 	$L__BB11_9;
	bra.uni 	$L__BB11_8;

$L__BB11_9:
	shl.b64 	%rd56, %rd10, 6;
	add.s64 	%rd57, %rd24, %rd56;
	ld.global.u32 	%r7, [%rd57+8];
	// begin inline asm
	cvta.to.global.u64 %rd43, %rd13;red.global.add.f32 [%rd43], %r7;
	// end inline asm
	add.s64 	%rd46, %rd13, 4;
	ld.global.u32 	%rd60, [%rd57+12];
	ld.global.u32 	%rd61, [%rd57+16];
	bfi.b64 	%rd62, %rd61, %rd60, 32, 32;
	cvt.u32.u64 	%r8, %rd62;
	shr.u64 	%rd63, %rd62, 32;
	cvt.u32.u64 	%r9, %rd63;
	// begin inline asm
	cvta.to.global.u64 %rd45, %rd46;red.global.add.f32 [%rd45], %r8;
	// end inline asm
	add.s64 	%rd48, %rd13, 8;
	// begin inline asm
	cvta.to.global.u64 %rd47, %rd48;red.global.add.f32 [%rd47], %r9;
	// end inline asm
	add.s64 	%rd50, %rd13, 16;
	ld.global.u32 	%r10, [%rd57+24];
	// begin inline asm
	cvta.to.global.u64 %rd49, %rd50;red.global.add.f32 [%rd49], %r10;
	// end inline asm
	add.s64 	%rd52, %rd13, 12;
	ld.global.u32 	%r11, [%rd57+20];
	// begin inline asm
	cvta.to.global.u64 %rd51, %rd52;red.global.add.f32 [%rd51], %r11;
	// end inline asm

$L__BB11_10:
	ret;

$L__BB11_6:
	trap;

$L__BB11_8:
	trap;

}
	// .globl	update_block_particle_count
.visible .entry update_block_particle_count(
	.param .u64 update_block_particle_count_param_0,
	.param .u32 update_block_particle_count_param_1,
	.param .align 8 .b8 update_block_particle_count_param_2[72]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd11, [update_block_particle_count_param_0];
	ld.param.u32 	%r4, [update_block_particle_count_param_1];
	ld.param.u32 	%r3, [update_block_particle_count_param_2+40];
	ld.param.u64 	%rd15, [update_block_particle_count_param_2+32];
	ld.param.u64 	%rd13, [update_block_particle_count_param_2+16];
	ld.param.f32 	%f2, [update_block_particle_count_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB12_8;

	cvta.to.global.u64 	%rd24, %rd11;
	cvta.to.global.u64 	%rd1, %rd15;
	mul.wide.u32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%rd27, [%rd26];
	ld.global.u32 	%rd28, [%rd26+4];
	bfi.b64 	%rd29, %rd28, %rd27, 32, 32;
	cvt.u32.u64 	%r26, %rd29;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r27, %rd30;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd31, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd33, %rd31, 8589934590;
	shr.u64 	%rd34, %rd33, 2;
	shl.b64 	%rd35, %rd32, 30;
	and.b64  	%rd36, %rd34, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd37, %rd36, 2147483647, %p6;
	add.s64 	%rd38, %rd35, 9223372034707292160;
	and.b64  	%rd39, %rd38, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd40, %rd39, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd40, %rd37;
	shr.u64 	%rd41, %rd2, 16;
	xor.b64  	%rd42, %rd41, %rd2;
	mul.lo.s64 	%rd43, %rd42, 2246822507;
	shr.u64 	%rd44, %rd43, 13;
	xor.b64  	%rd45, %rd44, %rd43;
	mul.lo.s64 	%rd46, %rd45, 3266489909;
	shr.u64 	%rd47, %rd46, 16;
	xor.b64  	%rd48, %rd47, %rd46;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd3, %rd49, -1;
	and.b64  	%rd60, %rd48, %rd3;
	shl.b64 	%rd50, %rd60, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u64 	%rd5, [%rd51];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB12_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB12_8;

$L__BB12_4:
	add.s64 	%rd52, %rd60, 1;
	and.b64  	%rd60, %rd52, %rd3;
	shl.b64 	%rd53, %rd60, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u64 	%rd8, [%rd54];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB12_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB12_8;
	bra.uni 	$L__BB12_4;

$L__BB12_6:
	shl.b64 	%rd55, %rd60, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r34, [%rd56+8];
	mul.wide.u32 	%rd57, %r34, 24;
	add.s64 	%rd10, %rd13, %rd57;
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB12_8;

	add.s64 	%rd59, %rd10, 12;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd58, %rd59;red.global.add.u32 [%rd58], %r35;
	// end inline asm

$L__BB12_8:
	ret;

}
	// .globl	copy_particles_len_to_scan_value
.visible .entry copy_particles_len_to_scan_value(
	.param .align 8 .b8 copy_particles_len_to_scan_value_param_0[72],
	.param .u64 copy_particles_len_to_scan_value_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_particles_len_to_scan_value_param_1];
	ld.param.u64 	%rd3, [copy_particles_len_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [copy_particles_len_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r26, [%rd20+12];
	st.global.u32 	[%rd17], %r26;

$L__BB13_2:
	ret;

}
	// .globl	copy_scan_values_to_first_particles
.visible .entry copy_scan_values_to_first_particles(
	.param .align 8 .b8 copy_scan_values_to_first_particles_param_0[72],
	.param .u64 copy_scan_values_to_first_particles_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_scan_values_to_first_particles_param_1];
	ld.param.u64 	%rd3, [copy_scan_values_to_first_particles_param_0+24];
	ld.param.u64 	%rd2, [copy_scan_values_to_first_particles_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB14_2;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r26, [%rd20];
	st.global.u32 	[%rd18+8], %r26;

$L__BB14_2:
	ret;

}
	// .globl	finalize_particles_sort
.visible .entry finalize_particles_sort(
	.param .u64 finalize_particles_sort_param_0,
	.param .u32 finalize_particles_sort_param_1,
	.param .align 8 .b8 finalize_particles_sort_param_2[72],
	.param .u64 finalize_particles_sort_param_3,
	.param .u64 finalize_particles_sort_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd10, [finalize_particles_sort_param_0];
	ld.param.u32 	%r4, [finalize_particles_sort_param_1];
	ld.param.u64 	%rd18, [finalize_particles_sort_param_3];
	ld.param.u64 	%rd19, [finalize_particles_sort_param_4];
	ld.param.u32 	%r3, [finalize_particles_sort_param_2+40];
	ld.param.u64 	%rd14, [finalize_particles_sort_param_2+32];
	ld.param.f32 	%f2, [finalize_particles_sort_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd20, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd21, %rd20, 4294967295;
	cvt.u64.u32 	%rd22, %r6;
	bfi.b64 	%rd23, %rd22, %rd21, 32, 32;
	cvt.u64.u32 	%rd24, %r5;
	mov.b64 	{%r15, %r16}, %rd23;
	mov.b64 	{%r17, %r18}, %rd24;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB15_7;

	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd1, %rd14;
	mul.wide.u32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%rd28, [%rd27];
	ld.global.u32 	%rd29, [%rd27+4];
	bfi.b64 	%rd30, %rd29, %rd28, 32, 32;
	cvt.u32.u64 	%r26, %rd30;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r27, %rd31;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd33, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd34, %rd32, 8589934590;
	shr.u64 	%rd35, %rd34, 2;
	shl.b64 	%rd36, %rd33, 30;
	and.b64  	%rd37, %rd35, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd38, %rd37, 2147483647, %p6;
	add.s64 	%rd39, %rd36, 9223372034707292160;
	and.b64  	%rd40, %rd39, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd41, %rd40, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd41, %rd38;
	shr.u64 	%rd42, %rd2, 16;
	xor.b64  	%rd43, %rd42, %rd2;
	mul.lo.s64 	%rd44, %rd43, 2246822507;
	shr.u64 	%rd45, %rd44, 13;
	xor.b64  	%rd46, %rd45, %rd44;
	mul.lo.s64 	%rd47, %rd46, 3266489909;
	shr.u64 	%rd48, %rd47, 16;
	xor.b64  	%rd49, %rd48, %rd47;
	cvt.u64.u32 	%rd50, %r3;
	add.s64 	%rd3, %rd50, -1;
	and.b64  	%rd69, %rd49, %rd3;
	shl.b64 	%rd51, %rd69, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u64 	%rd5, [%rd52];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB15_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB15_7;

$L__BB15_4:
	add.s64 	%rd53, %rd69, 1;
	and.b64  	%rd69, %rd53, %rd3;
	shl.b64 	%rd54, %rd69, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u64 	%rd8, [%rd55];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB15_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB15_7;
	bra.uni 	$L__BB15_4;

$L__BB15_6:
	shl.b64 	%rd58, %rd69, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u32 	%r36, [%rd59+8];
	mul.wide.u32 	%rd60, %r36, 4;
	add.s64 	%rd57, %rd18, %rd60;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd56, %rd57;atom.global.add.u32 %r34, [%rd56], %r35;
	// end inline asm
	cvta.to.global.u64 	%rd61, %rd19;
	mul.wide.u32 	%rd62, %r34, 4;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63], %r1;

$L__BB15_7:
	ret;

}
	// .globl	write_blocks_multiplicity_to_scan_value
.visible .entry write_blocks_multiplicity_to_scan_value(
	.param .align 8 .b8 write_blocks_multiplicity_to_scan_value_param_0[72],
	.param .u64 write_blocks_multiplicity_to_scan_value_param_1,
	.param .u64 write_blocks_multiplicity_to_scan_value_param_2,
	.param .u32 write_blocks_multiplicity_to_scan_value_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd8, [write_blocks_multiplicity_to_scan_value_param_1];
	ld.param.u64 	%rd9, [write_blocks_multiplicity_to_scan_value_param_2];
	ld.param.u32 	%r4, [write_blocks_multiplicity_to_scan_value_param_3];
	ld.param.u64 	%rd3, [write_blocks_multiplicity_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [write_blocks_multiplicity_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd10, %rd3;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd11, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd12, %rd11, 4294967295;
	cvt.u64.u32 	%rd13, %r6;
	bfi.b64 	%rd14, %rd13, %rd12, 32, 32;
	cvt.u64.u32 	%rd15, %r5;
	mov.b64 	{%r15, %r16}, %rd14;
	mov.b64 	{%r17, %r18}, %rd15;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	ld.global.u32 	%r26, [%rd10];
	setp.ge.u32 	%p1, %r1, %r26;
	@%p1 bra 	$L__BB16_3;

	setp.eq.s32 	%p2, %r4, 0;
	@%p2 bra 	$L__BB16_4;

	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r27, [%rd18+12];
	div.u32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r28, %r4;
	setp.ne.s32 	%p3, %r27, %r29;
	selp.u32 	%r30, 1, 0, %p3;
	add.s32 	%r31, %r28, %r30;
	ld.global.u32 	%r32, [%rd18+16];
	and.b32  	%r33, %r32, 3;
	setp.eq.s32 	%p4, %r33, 0;
	selp.b32 	%r34, %r31, 0, %p4;
	selp.b32 	%r35, 0, %r31, %p4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r34;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.u32 	[%rd23], %r35;

$L__BB16_3:
	ret;

$L__BB16_4:
	trap;

}
	// .globl	init_gpu_dispatch_blocks_mapping
.visible .entry init_gpu_dispatch_blocks_mapping(
	.param .align 8 .b8 init_gpu_dispatch_blocks_mapping_param_0[72],
	.param .u64 init_gpu_dispatch_blocks_mapping_param_1,
	.param .u64 init_gpu_dispatch_blocks_mapping_param_2,
	.param .u32 init_gpu_dispatch_blocks_mapping_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd11, [init_gpu_dispatch_blocks_mapping_param_1];
	ld.param.u64 	%rd12, [init_gpu_dispatch_blocks_mapping_param_2];
	ld.param.u32 	%r11, [init_gpu_dispatch_blocks_mapping_param_3];
	ld.param.u64 	%rd9, [init_gpu_dispatch_blocks_mapping_param_0+56];
	ld.param.u64 	%rd8, [init_gpu_dispatch_blocks_mapping_param_0+48];
	ld.param.u64 	%rd5, [init_gpu_dispatch_blocks_mapping_param_0+16];
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	setp.eq.s32 	%p1, %r11, 0;
	@%p1 bra 	$L__BB17_5;

	cvt.u64.u32 	%rd1, %r2;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r2, 24;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd2, %rd15, 16;
	ld.global.u32 	%r12, [%rd15+12];
	div.u32 	%r13, %r12, %r11;
	mul.lo.s32 	%r14, %r13, %r11;
	setp.ne.s32 	%p2, %r12, %r14;
	selp.u32 	%r15, 1, 0, %p2;
	add.s32 	%r3, %r13, %r15;
	setp.ge.u32 	%p3, %r18, %r3;
	@%p3 bra 	$L__BB17_4;

	ld.global.u32 	%r4, [%rd2+-8];
	ld.global.u8 	%rs1, [%rd2];
	and.b16  	%rs2, %rs1, 3;
	setp.ne.s16 	%p4, %rs2, 0;
	selp.b64 	%rd16, %rd12, %rd11, %p4;
	cvta.to.global.u64 	%rd17, %rd16;
	shl.b64 	%rd18, %rd1, 2;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r5, [%rd19];
	mov.u32 	%r6, %ntid.x;
	selp.b64 	%rd20, %rd9, %rd8, %p4;
	cvta.to.global.u64 	%rd3, %rd20;

$L__BB17_3:
	mad.lo.s32 	%r16, %r18, %r11, %r4;
	add.s32 	%r17, %r18, %r5;
	mul.wide.u32 	%rd21, %r17, 8;
	add.s64 	%rd22, %rd3, %rd21;
	st.global.u32 	[%rd22], %r2;
	st.global.u32 	[%rd22+4], %r16;
	add.s32 	%r18, %r18, %r6;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	$L__BB17_3;

$L__BB17_4:
	ret;

$L__BB17_5:
	trap;

}
	// .globl	estimate_timestep_length
.visible .entry estimate_timestep_length(
	.param .f32 estimate_timestep_length_param_0,
	.param .f32 estimate_timestep_length_param_1,
	.param .u64 estimate_timestep_length_param_2,
	.param .u64 estimate_timestep_length_param_3,
	.param .u64 estimate_timestep_length_param_4,
	.param .u64 estimate_timestep_length_param_5,
	.param .u64 estimate_timestep_length_param_6,
	.param .f32 estimate_timestep_length_param_7,
	.param .u64 estimate_timestep_length_param_8
)
{
	.reg .pred 	%p<38>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<233>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<38>;


	ld.param.f32 	%f33, [estimate_timestep_length_param_1];
	ld.param.u64 	%rd9, [estimate_timestep_length_param_2];
	ld.param.u64 	%rd10, [estimate_timestep_length_param_3];
	ld.param.u64 	%rd11, [estimate_timestep_length_param_4];
	ld.param.u64 	%rd12, [estimate_timestep_length_param_6];
	ld.param.f32 	%f34, [estimate_timestep_length_param_7];
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.param.u32 	%r25, [estimate_timestep_length_param_5];
	setp.ge.u32 	%p2, %r1, %r25;
	@%p2 bra 	$L__BB18_27;

	cvt.u64.u32 	%rd1, %r1;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd2, %rd19, %rd20;
	ld.global.u8 	%rs1, [%rd2];
	setp.ne.s16 	%p3, %rs1, 0;
	@%p3 bra 	$L__BB18_27;

	ld.global.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd21, %rd12;
	mul.lo.s64 	%rd22, %rd3, 96;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.u32 	%r2, [%rd4];
	setp.eq.s32 	%p4, %r2, 3;
	@%p4 bra 	$L__BB18_25;
	bra.uni 	$L__BB18_3;

$L__BB18_25:
	mov.f32 	%f200, 0f7F7FFFFF;
	min.f32 	%f232, %f33, %f200;
	bra.uni 	$L__BB18_26;

$L__BB18_3:
	shl.b64 	%rd23, %rd1, 5;
	shl.b64 	%rd24, %rd1, 3;
	cvt.u16.u32 	%rs2, %r2;
	cvta.to.global.u64 	%rd25, %rd11;
	add.s64 	%rd7, %rd25, %rd24;
	cvta.to.global.u64 	%rd26, %rd10;
	add.s64 	%rd8, %rd26, %rd23;
	setp.eq.s16 	%p5, %rs2, 1;
	@%p5 bra 	$L__BB18_22;

	setp.eq.s16 	%p6, %rs2, 2;
	@%p6 bra 	$L__BB18_7;

	setp.ne.s16 	%p7, %rs2, 3;
	@%p7 bra 	$L__BB18_23;

	ld.global.f32 	%f36, [%rd7];
	ld.global.f32 	%f37, [%rd7+4];
	mul.f32 	%f38, %f37, %f37;
	fma.rn.f32 	%f39, %f36, %f36, %f38;
	add.f32 	%f230, %f39, 0f00000000;
	mov.f32 	%f231, 0f00000000;
	bra.uni 	$L__BB18_24;

$L__BB18_22:
	ld.global.u64 	%rd27, [%rd4+24];
	shl.b64 	%rd28, %rd1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.f32 	%f153, [%rd29+8];
	ld.global.f32 	%f154, [%rd8+4];
	ld.global.f32 	%f155, [%rd8];
	div.rn.f32 	%f156, %f155, %f154;
	ld.global.f32 	%f157, [%rd4+16];
	add.f32 	%f158, %f157, %f157;
	div.rn.f32 	%f159, %f158, 0f40400000;
	ld.global.f32 	%f160, [%rd4+12];
	add.f32 	%f161, %f160, %f159;
	mul.f32 	%f162, %f161, %f34;
	mul.f32 	%f163, %f157, %f34;
	fma.rn.f32 	%f164, %f163, 0f3FAAAAAB, %f162;
	div.rn.f32 	%f165, %f164, %f156;
	sqrt.rn.f32 	%f166, %f165;
	ld.global.f32 	%f167, [%rd7];
	ld.global.f32 	%f168, [%rd7+4];
	mul.f32 	%f169, %f168, %f168;
	fma.rn.f32 	%f170, %f167, %f167, %f169;
	add.f32 	%f230, %f170, 0f00000000;
	sqrt.rn.f32 	%f171, %f230;
	max.f32 	%f172, %f171, %f166;
	ld.global.f32 	%f173, [%rd4+8];
	mul.f32 	%f174, %f153, %f173;
	div.rn.f32 	%f231, %f174, %f172;
	bra.uni 	$L__BB18_24;

$L__BB18_7:
	ld.global.f32 	%f43, [%rd8+4];
	ld.global.f32 	%f44, [%rd8];
	div.rn.f32 	%f2, %f44, %f43;
	ld.global.f32 	%f3, [%rd8+12];
	div.rn.f32 	%f45, %f2, %f3;
	ld.global.f32 	%f4, [%rd4+8];
	div.rn.f32 	%f5, %f45, %f2;
	ld.global.u32 	%r3, [%rd4+12];
	cvt.rn.f32.s32 	%f6, %r3;
	abs.f32 	%f8, %f5;
	setp.lt.f32 	%p8, %f8, 0f00800000;
	mul.f32 	%f50, %f8, 0f4B800000;
	selp.f32 	%f51, %f50, %f8, %p8;
	selp.f32 	%f52, 0fC3170000, 0fC2FE0000, %p8;
	mov.b32 	%r26, %f51;
	and.b32  	%r27, %r26, 8388607;
	or.b32  	%r28, %r27, 1065353216;
	mov.b32 	%f53, %r28;
	shr.u32 	%r29, %r26, 23;
	cvt.rn.f32.u32 	%f54, %r29;
	add.f32 	%f55, %f52, %f54;
	setp.gt.f32 	%p9, %f53, 0f3FB504F3;
	mul.f32 	%f56, %f53, 0f3F000000;
	add.f32 	%f57, %f55, 0f3F800000;
	selp.f32 	%f58, %f57, %f55, %p9;
	selp.f32 	%f59, %f56, %f53, %p9;
	add.f32 	%f60, %f59, 0fBF800000;
	add.f32 	%f41, %f59, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f40,%f41;
	// end inline asm
	add.f32 	%f61, %f60, %f60;
	mul.f32 	%f62, %f40, %f61;
	mul.f32 	%f63, %f62, %f62;
	mov.f32 	%f64, 0f3C4CAF63;
	mov.f32 	%f65, 0f3B18F0FE;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3DAAAABD;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mul.rn.f32 	%f69, %f68, %f63;
	mul.rn.f32 	%f70, %f69, %f62;
	sub.f32 	%f71, %f60, %f62;
	add.f32 	%f72, %f71, %f71;
	neg.f32 	%f73, %f62;
	fma.rn.f32 	%f74, %f73, %f60, %f72;
	mul.rn.f32 	%f75, %f40, %f74;
	add.f32 	%f76, %f70, %f62;
	sub.f32 	%f77, %f62, %f76;
	add.f32 	%f78, %f70, %f77;
	add.f32 	%f79, %f75, %f78;
	add.f32 	%f80, %f76, %f79;
	sub.f32 	%f81, %f76, %f80;
	add.f32 	%f82, %f79, %f81;
	mov.f32 	%f83, 0f3F317200;
	mul.rn.f32 	%f84, %f58, %f83;
	mov.f32 	%f85, 0f35BFBE8E;
	mul.rn.f32 	%f86, %f58, %f85;
	add.f32 	%f87, %f84, %f80;
	sub.f32 	%f88, %f84, %f87;
	add.f32 	%f89, %f80, %f88;
	add.f32 	%f90, %f82, %f89;
	add.f32 	%f91, %f86, %f90;
	add.f32 	%f92, %f87, %f91;
	sub.f32 	%f93, %f87, %f92;
	add.f32 	%f94, %f91, %f93;
	abs.f32 	%f9, %f6;
	setp.gt.f32 	%p10, %f9, 0f77F684DF;
	mul.f32 	%f95, %f6, 0f39000000;
	selp.f32 	%f96, %f95, %f6, %p10;
	mul.rn.f32 	%f97, %f96, %f92;
	neg.f32 	%f98, %f97;
	fma.rn.f32 	%f99, %f96, %f92, %f98;
	fma.rn.f32 	%f100, %f96, %f94, %f99;
	mov.f32 	%f101, 0f00000000;
	fma.rn.f32 	%f102, %f101, %f92, %f100;
	add.rn.f32 	%f103, %f97, %f102;
	neg.f32 	%f104, %f103;
	add.rn.f32 	%f105, %f97, %f104;
	add.rn.f32 	%f106, %f105, %f102;
	mov.b32 	%r30, %f103;
	setp.eq.s32 	%p11, %r30, 1118925336;
	add.s32 	%r31, %r30, -1;
	mov.b32 	%f107, %r31;
	add.f32 	%f108, %f106, 0f37000000;
	selp.f32 	%f10, %f108, %f106, %p11;
	selp.f32 	%f109, %f107, %f103, %p11;
	mov.f32 	%f110, 0f3FB8AA3B;
	mul.rn.f32 	%f111, %f109, %f110;
	cvt.rzi.f32.f32 	%f112, %f111;
	abs.f32 	%f113, %f112;
	setp.gt.f32 	%p12, %f113, 0f42FC0000;
	mov.b32 	%r32, %f112;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1123811328;
	mov.b32 	%f114, %r34;
	selp.f32 	%f115, %f114, %f112, %p12;
	mov.f32 	%f116, 0fBF317218;
	fma.rn.f32 	%f117, %f115, %f116, %f109;
	mov.f32 	%f118, 0f3102E308;
	fma.rn.f32 	%f119, %f115, %f118, %f117;
	mul.f32 	%f120, %f119, 0f3FB8AA3B;
	add.f32 	%f121, %f115, 0f4B40007F;
	mov.b32 	%r35, %f121;
	shl.b32 	%r36, %r35, 23;
	mov.b32 	%f122, %r36;
	ex2.approx.ftz.f32 	%f123, %f120;
	mul.f32 	%f11, %f123, %f122;
	setp.eq.f32 	%p13, %f11, 0f7F800000;
	mov.f32 	%f227, 0f7F800000;
	@%p13 bra 	$L__BB18_9;

	fma.rn.f32 	%f227, %f11, %f10, %f11;

$L__BB18_9:
	cvt.rn.f32.s32 	%f226, %r3;
	mul.f32 	%f225, %f226, 0f3F000000;
	cvt.rzi.f32.f32 	%f224, %f225;
	add.f32 	%f223, %f224, %f224;
	sub.f32 	%f222, %f226, %f223;
	abs.f32 	%f221, %f222;
	setp.lt.f32 	%p14, %f5, 0f00000000;
	setp.eq.f32 	%p15, %f221, 0f3F800000;
	and.pred  	%p1, %p14, %p15;
	setp.eq.f32 	%p16, %f5, 0f00000000;
	@%p16 bra 	$L__BB18_13;
	bra.uni 	$L__BB18_10;

$L__BB18_13:
	add.f32 	%f127, %f5, %f5;
	mov.b32 	%r39, %f127;
	selp.b32 	%r40, %r39, 0, %p15;
	or.b32  	%r41, %r40, 2139095040;
	setp.lt.s32 	%p20, %r3, 0;
	selp.b32 	%r42, %r41, %r40, %p20;
	mov.b32 	%f229, %r42;
	bra.uni 	$L__BB18_14;

$L__BB18_23:
	ld.global.u64 	%rd30, [%rd4+24];
	shl.b64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.f32 	%f175, [%rd32+8];
	ld.global.f32 	%f176, [%rd8+4];
	ld.global.f32 	%f177, [%rd8];
	div.rn.f32 	%f178, %f177, %f176;
	ld.global.f32 	%f179, [%rd4+20];
	add.f32 	%f180, %f179, %f179;
	div.rn.f32 	%f181, %f180, 0f40400000;
	ld.global.f32 	%f182, [%rd4+16];
	add.f32 	%f183, %f182, %f181;
	mul.f32 	%f184, %f175, %f183;
	mul.f32 	%f185, %f175, %f179;
	fma.rn.f32 	%f186, %f185, 0f3FAAAAAB, %f184;
	div.rn.f32 	%f187, %f186, %f178;
	sqrt.rn.f32 	%f188, %f187;
	ld.global.f32 	%f189, [%rd7];
	ld.global.f32 	%f190, [%rd7+4];
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	add.f32 	%f230, %f192, 0f00000000;
	sqrt.rn.f32 	%f193, %f230;
	max.f32 	%f194, %f193, %f188;
	ld.global.f32 	%f195, [%rd4+12];
	mul.f32 	%f196, %f195, %f34;
	div.rn.f32 	%f231, %f196, %f194;
	bra.uni 	$L__BB18_24;

$L__BB18_10:
	mov.b32 	%r37, %f227;
	xor.b32  	%r38, %r37, -2147483648;
	mov.b32 	%f124, %r38;
	selp.f32 	%f229, %f124, %f227, %p1;
	setp.geu.f32 	%p17, %f5, 0f00000000;
	@%p17 bra 	$L__BB18_14;

	cvt.rn.f32.s32 	%f220, %r3;
	cvt.rzi.f32.f32 	%f125, %f220;
	setp.eq.f32 	%p18, %f125, %f220;
	@%p18 bra 	$L__BB18_14;

	mov.f32 	%f229, 0f7FFFFFFF;

$L__BB18_14:
	cvt.rn.f32.s32 	%f206, %r3;
	abs.f32 	%f205, %f206;
	abs.f32 	%f204, %f5;
	add.f32 	%f128, %f204, %f205;
	mov.b32 	%r43, %f128;
	setp.lt.s32 	%p21, %r43, 2139095040;
	@%p21 bra 	$L__BB18_21;

	cvt.rn.f32.s32 	%f214, %r3;
	abs.f32 	%f213, %f214;
	abs.f32 	%f212, %f5;
	setp.gtu.f32 	%p22, %f212, 0f7F800000;
	setp.gtu.f32 	%p23, %f213, 0f7F800000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB18_20;
	bra.uni 	$L__BB18_16;

$L__BB18_20:
	cvt.rn.f32.s32 	%f219, %r3;
	add.f32 	%f229, %f5, %f219;
	bra.uni 	$L__BB18_21;

$L__BB18_16:
	cvt.rn.f32.s32 	%f216, %r3;
	abs.f32 	%f215, %f216;
	setp.eq.f32 	%p25, %f215, 0f7F800000;
	@%p25 bra 	$L__BB18_19;
	bra.uni 	$L__BB18_17;

$L__BB18_19:
	abs.f32 	%f218, %f5;
	setp.gt.f32 	%p28, %f218, 0f3F800000;
	selp.b32 	%r47, 2139095040, 0, %p28;
	xor.b32  	%r48, %r47, 2139095040;
	setp.lt.s32 	%p29, %r3, 0;
	selp.b32 	%r49, %r48, %r47, %p29;
	mov.b32 	%f129, %r49;
	setp.eq.f32 	%p30, %f5, 0fBF800000;
	selp.f32 	%f229, 0f3F800000, %f129, %p30;
	bra.uni 	$L__BB18_21;

$L__BB18_17:
	abs.f32 	%f217, %f5;
	setp.neu.f32 	%p26, %f217, 0f7F800000;
	@%p26 bra 	$L__BB18_21;

	setp.gt.s32 	%p27, %r3, -1;
	selp.b32 	%r44, 2139095040, 0, %p27;
	or.b32  	%r45, %r44, -2147483648;
	selp.b32 	%r46, %r45, %r44, %p1;
	mov.b32 	%f229, %r46;

$L__BB18_21:
	ld.param.f32 	%f207, [estimate_timestep_length_param_7];
	setp.eq.s32 	%p31, %r3, 0;
	setp.eq.f32 	%p32, %f5, 0f3F800000;
	mov.f32 	%f130, 0f3F800000;
	or.pred  	%p33, %p32, %p31;
	add.f32 	%f131, %f229, 0fBF800000;
	selp.f32 	%f132, 0f00000000, %f131, %p33;
	mul.f32 	%f133, %f4, %f132;
	ld.global.f32 	%f134, [%rd4+20];
	neg.f32 	%f135, %f134;
	max.f32 	%f136, %f133, %f135;
	add.f32 	%f137, %f3, 0fBF800000;
	mul.f32 	%f138, %f137, %f2;
	mul.f32 	%f139, %f136, 0fC0C00000;
	fma.rn.f32 	%f140, %f136, 0fC0C00000, %f139;
	div.rn.f32 	%f141, %f138, %f140;
	sqrt.rn.f32 	%f142, %f141;
	div.rn.f32 	%f143, %f207, %f3;
	mul.f32 	%f144, %f143, %f142;
	ld.global.f32 	%f145, [%rd7];
	ld.global.f32 	%f146, [%rd7+4];
	mul.f32 	%f147, %f146, %f146;
	fma.rn.f32 	%f148, %f145, %f145, %f147;
	add.f32 	%f230, %f148, 0f00000000;
	max.f32 	%f149, %f230, %f130;
	div.rn.f32 	%f150, %f149, 0f3DCCCCCD;
	sqrt.rn.f32 	%f151, %f150;
	div.rn.f32 	%f152, %f207, %f151;
	min.f32 	%f231, %f144, %f152;

$L__BB18_24:
	ld.param.f32 	%f209, [estimate_timestep_length_param_1];
	ld.param.f32 	%f208, [estimate_timestep_length_param_7];
	sqrt.rn.f32 	%f197, %f230;
	div.rn.f32 	%f198, %f208, %f197;
	min.f32 	%f199, %f209, %f231;
	min.f32 	%f232, %f199, %f198;

$L__BB18_26:
	ld.param.u64 	%rd37, [estimate_timestep_length_param_8];
	ld.param.f32 	%f211, [estimate_timestep_length_param_0];
	ld.param.f32 	%f210, [estimate_timestep_length_param_1];
	setp.gt.f32 	%p34, %f210, %f211;
	setp.lt.f32 	%p35, %f232, %f211;
	and.pred  	%p36, %p34, %p35;
	selp.f32 	%f201, %f211, %f232, %p36;
	mul.f32 	%f202, %f201, 0f5368D4A5;
	setp.gt.f32 	%p37, %f202, 0f5F7FFFFF;
	max.f32 	%f203, %f202, 0f00000000;
	cvt.rzi.u64.f32 	%rd36, %f203;
	selp.b64 	%rd35, -1, %rd36, %p37;
	// begin inline asm
	cvta.to.global.u64 %rd33, %rd37;red.global.min.u64 [%rd33], %rd35;
	// end inline asm

$L__BB18_27:
	ret;

}
	// .globl	update_cdf
.visible .entry update_cdf(
	.param .align 8 .b8 update_cdf_param_0[72],
	.param .align 8 .b8 update_cdf_param_1[32]
)
{



	trap;

}
.func _ZN4core6result13unwrap_failed17h9fc261006b6f35c0E()
.noreturn 
{



	trap;

}

