#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c5c6daa2100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c5c6da71680 .scope module, "testbench" "testbench" 3 153;
 .timescale 0 0;
v0x5c5c6dadf000_0 .var "address", 4 0;
v0x5c5c6dadf0e0_0 .var "clk", 0 0;
v0x5c5c6dadf180_0 .net "instruction_binary_line", 31 0, v0x5c5c6dadda10_0;  1 drivers
v0x5c5c6dadf220_0 .net "out_reg", 31 0, v0x5c5c6da9e700_0;  1 drivers
RS_0x751de20ad018 .resolv tri, v0x5c5c6dadd160_0, v0x5c5c6dadead0_0;
v0x5c5c6dadf2c0_0 .net8 "program_counter", 4 0, RS_0x751de20ad018;  2 drivers
v0x5c5c6dadf360_0 .net "res_reg", 31 0, v0x5c5c6dadd380_0;  1 drivers
v0x5c5c6dadf420_0 .var "reset", 0 0;
v0x5c5c6dadf4c0_0 .var "write_enable", 0 0;
S_0x5c5c6da71810 .scope module, "regfile" "general_purpose_register" 3 164, 3 1 0, S_0x5c5c6da71680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x5c5c6daa1020_0 .net8 "address", 4 0, RS_0x751de20ad018;  alias, 2 drivers
v0x5c5c6da9fdf0_0 .net "clk", 0 0, v0x5c5c6dadf0e0_0;  1 drivers
v0x5c5c6da9fef0_0 .net "data", 31 0, v0x5c5c6dadda10_0;  alias, 1 drivers
v0x5c5c6da9e700_0 .var "out_register", 31 0;
v0x5c5c6daa1a60_0 .var "register", 31 0;
v0x5c5c6daa1b00_0 .net "reset", 0 0, v0x5c5c6dadf420_0;  1 drivers
v0x5c5c6dadc130_0 .net "write_enable", 0 0, v0x5c5c6dadf4c0_0;  1 drivers
E_0x5c5c6dab6ad0 .event posedge, v0x5c5c6daa1b00_0, v0x5c5c6da9fdf0_0;
S_0x5c5c6dadc2b0 .scope module, "uurt" "decode" 3 172, 3 77 0, S_0x5c5c6da71680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_binary_line";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 5 "program_counter";
    .port_info 5 /OUTPUT 32 "res_reg";
v0x5c5c6dadcda0_0 .net "clk", 0 0, v0x5c5c6dadf0e0_0;  alias, 1 drivers
v0x5c5c6dadceb0_0 .var "ins_mem", 31 0;
v0x5c5c6dadcf90_0 .var "ins_value", 4 0;
v0x5c5c6dadd050_0 .net "instruction_binary_line", 31 0, v0x5c5c6dadda10_0;  alias, 1 drivers
v0x5c5c6dadd160_0 .var "program_counter", 4 0;
v0x5c5c6dadd2c0_0 .net "reg_out", 31 0, v0x5c5c6dadca30_0;  1 drivers
v0x5c5c6dadd380_0 .var "res_reg", 31 0;
v0x5c5c6dadd440_0 .net "reset", 0 0, v0x5c5c6dadf420_0;  alias, 1 drivers
v0x5c5c6dadd530_0 .var "temp_out_reg", 31 0;
v0x5c5c6dadd610_0 .net "write_enable", 0 0, v0x5c5c6dadf4c0_0;  alias, 1 drivers
E_0x5c5c6dab5590 .event posedge, v0x5c5c6da9fdf0_0;
S_0x5c5c6dadc570 .scope module, "regfile" "general_purpose_register" 3 88, 3 1 0, S_0x5c5c6dadc2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x5c5c6dadc810_0 .net8 "address", 4 0, RS_0x751de20ad018;  alias, 2 drivers
v0x5c5c6dadc8f0_0 .net "clk", 0 0, v0x5c5c6dadf0e0_0;  alias, 1 drivers
v0x5c5c6dadc990_0 .net "data", 31 0, v0x5c5c6dadda10_0;  alias, 1 drivers
v0x5c5c6dadca30_0 .var "out_register", 31 0;
v0x5c5c6dadcad0_0 .var "register", 31 0;
v0x5c5c6dadcbe0_0 .net "reset", 0 0, v0x5c5c6dadf420_0;  alias, 1 drivers
v0x5c5c6dadcc80_0 .net "write_enable", 0 0, v0x5c5c6dadf4c0_0;  alias, 1 drivers
S_0x5c5c6dadd770 .scope module, "uut" "read_instructions" 3 163, 3 23 0, S_0x5c5c6da71680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction_binary";
v0x5c5c6dadd950_0 .net "clk", 0 0, v0x5c5c6dadf0e0_0;  alias, 1 drivers
v0x5c5c6dadda10_0 .var "instruction_binary", 31 0;
v0x5c5c6daddad0 .array "instructions", 4 0, 31 0;
v0x5c5c6daddb70_0 .var/i "scanned", 31 0;
S_0x5c5c6daddcb0 .scope module, "uuto" "shift_to_general" 3 168, 3 42 0, S_0x5c5c6da71680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_binary_line";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 5 "program_counter";
    .port_info 6 /OUTPUT 32 "out_reg";
v0x5c5c6dade7b0_0 .net "address", 4 0, v0x5c5c6dadf000_0;  1 drivers
v0x5c5c6dade8b0_0 .net "clk", 0 0, v0x5c5c6dadf0e0_0;  alias, 1 drivers
v0x5c5c6dade970_0 .net "instruction_binary_line", 31 0, v0x5c5c6dadda10_0;  alias, 1 drivers
v0x5c5c6dadea10_0 .var "out_reg", 31 0;
v0x5c5c6dadead0_0 .var "program_counter", 4 0;
v0x5c5c6dadec20_0 .net "reg_out", 31 0, v0x5c5c6dade3d0_0;  1 drivers
v0x5c5c6dadece0_0 .net "reset", 0 0, v0x5c5c6dadf420_0;  alias, 1 drivers
v0x5c5c6dadee10_0 .net "write_enable", 0 0, v0x5c5c6dadf4c0_0;  alias, 1 drivers
S_0x5c5c6dadded0 .scope module, "regfile" "general_purpose_register" 3 52, 3 1 0, S_0x5c5c6daddcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x5c5c6dade190_0 .net8 "address", 4 0, RS_0x751de20ad018;  alias, 2 drivers
v0x5c5c6dade270_0 .net "clk", 0 0, v0x5c5c6dadf0e0_0;  alias, 1 drivers
v0x5c5c6dade330_0 .net "data", 31 0, v0x5c5c6dadda10_0;  alias, 1 drivers
v0x5c5c6dade3d0_0 .var "out_register", 31 0;
v0x5c5c6dade490_0 .var "register", 31 0;
v0x5c5c6dade570_0 .net "reset", 0 0, v0x5c5c6dadf420_0;  alias, 1 drivers
v0x5c5c6dade610_0 .net "write_enable", 0 0, v0x5c5c6dadf4c0_0;  alias, 1 drivers
    .scope S_0x5c5c6dadd770;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c5c6daddb70_0, 0, 32;
    %vpi_call/w 3 31 "$readmemb", "/home/chiranjeet/instructions.txt", v0x5c5c6daddad0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5c5c6dadd770;
T_1 ;
    %wait E_0x5c5c6dab5590;
    %load/vec4 v0x5c5c6daddb70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %ix/getv/s 4, v0x5c5c6daddb70_0;
    %load/vec4a v0x5c5c6daddad0, 4;
    %assign/vec4 v0x5c5c6dadda10_0, 0;
    %load/vec4 v0x5c5c6daddb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c5c6daddb70_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c5c6da71810;
T_2 ;
    %wait E_0x5c5c6dab6ad0;
    %load/vec4 v0x5c5c6daa1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6daa1a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6da9e700_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c5c6dadc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5c5c6da9fef0_0;
    %assign/vec4 v0x5c5c6daa1a60_0, 0;
    %load/vec4 v0x5c5c6daa1a60_0;
    %assign/vec4 v0x5c5c6da9e700_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c5c6dadded0;
T_3 ;
    %wait E_0x5c5c6dab6ad0;
    %load/vec4 v0x5c5c6dade570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6dade490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6dade3d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c5c6dade610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5c5c6dade330_0;
    %assign/vec4 v0x5c5c6dade490_0, 0;
    %load/vec4 v0x5c5c6dade490_0;
    %assign/vec4 v0x5c5c6dade3d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c5c6daddcb0;
T_4 ;
    %wait E_0x5c5c6dab6ad0;
    %load/vec4 v0x5c5c6dadece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c5c6dadead0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c5c6dade7b0_0;
    %assign/vec4 v0x5c5c6dadead0_0, 0;
    %load/vec4 v0x5c5c6dadead0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c5c6dadead0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c5c6daddcb0;
T_5 ;
    %wait E_0x5c5c6dab6ad0;
    %load/vec4 v0x5c5c6dadece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6dadea10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c5c6dadec20_0;
    %assign/vec4 v0x5c5c6dadea10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c5c6dadc570;
T_6 ;
    %wait E_0x5c5c6dab6ad0;
    %load/vec4 v0x5c5c6dadcbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6dadcad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6dadca30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c5c6dadcc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5c5c6dadc990_0;
    %assign/vec4 v0x5c5c6dadcad0_0, 0;
    %load/vec4 v0x5c5c6dadcad0_0;
    %assign/vec4 v0x5c5c6dadca30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c5c6dadc2b0;
T_7 ;
    %wait E_0x5c5c6dab5590;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c5c6dadd530_0, 0;
    %load/vec4 v0x5c5c6dadd2c0_0;
    %assign/vec4 v0x5c5c6dadceb0_0, 0;
    %vpi_call/w 3 105 "$display", "ins_mem = %b", v0x5c5c6dadceb0_0 {0 0 0};
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 17, 15, 5;
    %dup/vec4;
    %pushi/vec4 65706, 0, 17;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 66389, 0, 17;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 66779, 0, 17;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 67583, 0, 17;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 67949, 0, 17;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 68476, 0, 17;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 71338, 0, 17;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %load/vec4 v0x5c5c6dadd2c0_0;
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadcf90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadcf90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadcf90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadcf90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadcf90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 22, 6;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 17, 6;
    %add;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadcf90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x5c5c6dadceb0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x5c5c6dadcf90_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5c5c6dadd2c0_0;
    %load/vec4 v0x5c5c6dadcf90_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5c5c6dadd530_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5c5c6dadd530_0;
    %assign/vec4 v0x5c5c6dadd380_0, 0;
    %vpi_call/w 3 148 "$display", "result_reg" {0 0 0};
    %vpi_call/w 3 149 "$display", "%b", v0x5c5c6dadd380_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x5c5c6da71680;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x5c5c6dadf0e0_0;
    %inv;
    %store/vec4 v0x5c5c6dadf0e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5c5c6da71680;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c5c6dadf0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c5c6dadf420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c5c6dadf4c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c5c6dadf420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c5c6dadf4c0_0, 0, 1;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5c5c6dadf000_0, 0, 5;
    %delay 100, 0;
    %vpi_call/w 3 188 "$stop" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "fetch,shift,decode,execute.sv";
