$date
	Fri Nov 24 01:07:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! zero $end
$var wire 6 " Opcode [5:0] $end
$var reg 3 # ALUOp [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & s_inc $end
$var reg 1 ' s_inm $end
$var reg 1 ( we $end
$var reg 1 ) wez $end
$scope module micro $end
$var wire 3 * ALUOp [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & s_inc $end
$var wire 1 ' s_inm $end
$var wire 1 ( we $end
$var wire 1 ) wez $end
$var wire 1 ! zero $end
$var wire 1 + zALU $end
$var wire 10 , sum_aux [9:0] $end
$var wire 10 - nuevo_PC [9:0] $end
$var wire 8 . mux_3_out [7:0] $end
$var wire 4 / mux_2_out [3:0] $end
$var wire 8 0 WD3 [7:0] $end
$var wire 4 1 WA3 [3:0] $end
$var wire 16 2 Salida_mem [15:0] $end
$var wire 8 3 RD2 [7:0] $end
$var wire 8 4 RD1 [7:0] $end
$var wire 4 5 RA2 [3:0] $end
$var wire 4 6 RA1 [3:0] $end
$var wire 10 7 PC_actual [9:0] $end
$var wire 6 8 Opcode [5:0] $end
$var wire 8 9 Inm [7:0] $end
$var wire 10 : Dir_salto [9:0] $end
$scope module PC $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 10 ; D [9:0] $end
$var reg 10 < Q [9:0] $end
$upscope $end
$scope module alu_ $end
$var wire 3 = Op [2:0] $end
$var wire 8 > B [7:0] $end
$var wire 8 ? A [7:0] $end
$var reg 8 @ S [7:0] $end
$var reg 1 + zero $end
$upscope $end
$scope module banco $end
$var wire 4 A RA1 [3:0] $end
$var wire 4 B RA2 [3:0] $end
$var wire 4 C WA3 [3:0] $end
$var wire 8 D WD3 [7:0] $end
$var wire 1 $ clk $end
$var wire 1 ( we3 $end
$var wire 8 E RD2 [7:0] $end
$var wire 8 F RD1 [7:0] $end
$upscope $end
$scope module biestable $end
$var wire 1 + carga $end
$var wire 1 $ clk $end
$var wire 1 ) d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$scope module memoria $end
$var wire 10 G Address [9:0] $end
$var wire 16 H Datum [15:0] $end
$var wire 1 $ clk $end
$upscope $end
$scope module mux_1 $end
$var wire 10 I D0 [9:0] $end
$var wire 1 & s $end
$var wire 10 J Y [9:0] $end
$var wire 10 K D1 [9:0] $end
$upscope $end
$scope module mux_2 $end
$var wire 4 L D0 [3:0] $end
$var wire 4 M D1 [3:0] $end
$var wire 1 ' s $end
$var wire 4 N Y [3:0] $end
$upscope $end
$scope module mux_3 $end
$var wire 8 O D0 [7:0] $end
$var wire 8 P D1 [7:0] $end
$var wire 1 ' s $end
$var wire 8 Q Y [7:0] $end
$upscope $end
$scope module sumador $end
$var wire 10 R A [9:0] $end
$var wire 10 S B [9:0] $end
$var wire 10 T Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 T
b1 S
b0 R
b0x0000xx Q
b1000011 P
b0 O
b0x0x N
b1 M
b100 L
b1 K
b0xx0001 J
b110001 I
b1010010000110001 H
b0 G
b0 F
b0 E
bx D
b1 C
b11 B
b100 A
bx @
b0 ?
b0x0000xx >
bx =
b0 <
b0xx0001 ;
b110001 :
b1000011 9
b101001 8
b0 7
b100 6
b11 5
b0 4
b0 3
b1010010000110001 2
b1 1
bx 0
b0x0x /
b0x0000xx .
b0xx0001 -
b1 ,
x+
bx *
x)
x(
x'
x&
1%
1$
bx #
b101001 "
0!
$end
#3000
b1 -
b1 ;
b1 J
0+
b1000011 0
b1000011 @
b1000011 D
b1 /
b1 N
b1000011 .
b1000011 >
b1000011 Q
1)
1&
b0 #
b0 *
b0 =
1(
1'
0%
0$
#6000
1+
b0 0
b0 @
b0 D
b0 /
b0 N
b0 .
b0 >
b0 Q
b0 6
b0 A
b0 L
b0 1
b0 C
b0 M
b0 5
b0 B
b0 9
b0 P
b100 "
b100 8
b0 :
b0 I
b10 -
b10 ;
b10 J
b1000000000000 2
b1000000000000 H
b10 ,
b10 K
b10 T
b1 7
b1 <
b1 G
b1 R
1$
#9000
0$
#12000
b0 "
b0 8
b11 -
b11 ;
b11 J
b0 2
b0 H
b11 ,
b11 K
b11 T
b10 7
b10 <
b10 G
b10 R
1!
1$
#15000
0$
#18000
b100 "
b100 8
b100 -
b100 ;
b100 J
b1000000000000 2
b1000000000000 H
b100 ,
b100 K
b100 T
b11 7
b11 <
b11 G
b11 R
1$
#21000
0$
#24000
b0 "
b0 8
b101 -
b101 ;
b101 J
b0 2
b0 H
b101 ,
b101 K
b101 T
b100 7
b100 <
b100 G
b100 R
1$
#27000
0$
b10 #
b10 *
b10 =
0'
#30000
b100 "
b100 8
b110 -
b110 ;
b110 J
b1000000000000 2
b1000000000000 H
b110 ,
b110 K
b110 T
b101 7
b101 <
b101 G
b101 R
1$
#33000
b0 -
b0 ;
b0 J
0$
0)
0&
b0 #
b0 *
b0 =
0(
#36000
b100 /
b100 N
b110001 -
b110001 ;
b110001 J
b100 6
b100 A
b100 L
b1 1
b1 C
b1 M
b11 5
b11 B
b1000011 9
b1000011 P
b101001 "
b101001 8
b110001 :
b110001 I
b1010010000110001 2
b1010010000110001 H
b1 ,
b1 K
b1 T
b0 7
b0 <
b0 G
b0 R
0!
1$
#39000
b1 -
b1 ;
b1 J
0$
1)
1&
b10 #
b10 *
b10 =
1(
#42000
b0 /
b0 N
b0 6
b0 A
b0 L
b0 1
b0 C
b0 M
b0 5
b0 B
b0 9
b0 P
b100 "
b100 8
b0 :
b0 I
b10 -
b10 ;
b10 J
1!
b1000000000000 2
b1000000000000 H
b10 ,
b10 K
b10 T
b1 7
b1 <
b1 G
b1 R
1$
#45000
0$
b11 #
b11 *
b11 =
1'
#48000
b0 "
b0 8
b11 -
b11 ;
b11 J
b0 2
b0 H
b11 ,
b11 K
b11 T
b10 7
b10 <
b10 G
b10 R
1$
#51000
b0 -
b0 ;
b0 J
0$
0)
0&
b0 #
b0 *
b0 =
0(
0'
#54000
b100 /
b100 N
b110001 -
b110001 ;
b110001 J
b100 6
b100 A
b100 L
b1 1
b1 C
b1 M
b11 5
b11 B
b1000011 9
b1000011 P
b101001 "
b101001 8
b110001 :
b110001 I
0!
b1010010000110001 2
b1010010000110001 H
b1 ,
b1 K
b1 T
b0 7
b0 <
b0 G
b0 R
1$
#57000
b1 -
b1 ;
b1 J
0$
1)
1&
b100 #
b100 *
b100 =
1(
#60000
b0 /
b0 N
b0 6
b0 A
b0 L
b0 1
b0 C
b0 M
b0 5
b0 B
b0 9
b0 P
b100 "
b100 8
b0 :
b0 I
b10 -
b10 ;
b10 J
b1000000000000 2
b1000000000000 H
b10 ,
b10 K
b10 T
b1 7
b1 <
b1 G
b1 R
1!
1$
#63000
0$
0)
b0 #
b0 *
b0 =
0(
#66000
b0 "
b0 8
b11 -
b11 ;
b11 J
0!
b0 2
b0 H
b11 ,
b11 K
b11 T
b10 7
b10 <
b10 G
b10 R
1$
#69000
0$
1)
b10 #
b10 *
b10 =
1(
1'
#72000
b100 "
b100 8
b100 -
b100 ;
b100 J
b1000000000000 2
b1000000000000 H
b100 ,
b100 K
b100 T
b11 7
b11 <
b11 G
b11 R
1!
1$
#75000
0$
0'
#78000
b0 "
b0 8
b101 -
b101 ;
b101 J
b0 2
b0 H
b101 ,
b101 K
b101 T
b100 7
b100 <
b100 G
b100 R
1$
#81000
0$
b11 #
b11 *
b11 =
1'
#84000
b100 "
b100 8
b110 -
b110 ;
b110 J
b1000000000000 2
b1000000000000 H
b110 ,
b110 K
b110 T
b101 7
b101 <
b101 G
b101 R
1$
#87000
0$
0)
b0 #
b0 *
b0 =
0(
0'
#90000
b0 "
b0 8
b111 -
b111 ;
b111 J
0!
b0 2
b0 H
b111 ,
b111 K
b111 T
b110 7
b110 <
b110 G
b110 R
1$
#93000
0+
b11111111 0
b11111111 @
b11111111 D
0$
1)
b110 #
b110 *
b110 =
1(
#96000
b100 "
b100 8
b1000 -
b1000 ;
b1000 J
b1000000000000 2
b1000000000000 H
b1000 ,
b1000 K
b1000 T
b111 7
b111 <
b111 G
b111 R
1$
#99000
b0 -
b0 ;
b0 J
1+
b0 0
b0 @
b0 D
0$
0)
0&
b0 #
b0 *
b0 =
0(
