multiple wafer types; multiple similar wafer types; single wafer type processing; concurrent processing; process chamber; wafer delay constraints; wafer delay analysis; optimal wafer release sequence; quality control; semiconductor manufacturing industry; fab operational problem; TEG; timed event graph model
