# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../test_es6.srcs/sim_1/new/insieme_cose_tb.vhd" \

# Do not sort compile order
nosort
