read -sv run_verilog_mid/adder_32b_12_83_4f91b2478e5d12d449aaaf80ac67edad.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_83_4f91b2478e5d12d449aaaf80ac67edad_yosys.v
