// Seed: 4293280231
module module_0;
  initial id_1 = 1;
  assign module_2.type_36 = 0;
  assign module_1.type_0 = 0;
  assign id_2 = (id_2) - 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11#(
        .id_12(id_13 <-> -1),
        .id_14(id_15),
        .id_16(id_2)
    ),
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_22, id_23;
  id_24(
      1
  );
  bit id_25;
  final id_19 = id_20;
  wire id_26, id_27;
  always id_25 <= id_18;
  assign id_1 = id_5;
  integer id_28;
  wire id_29;
  wire id_30, id_31;
  integer
      id_32 (
          -1,
          (id_20)
      ),
      id_33;
  module_0 modCall_1 ();
endmodule
