Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  1 23:03:05 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bipolar_stepper_motor_top_timing_summary_routed.rpt -pb bipolar_stepper_motor_top_timing_summary_routed.pb -rpx bipolar_stepper_motor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bipolar_stepper_motor_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: exp_p_io[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: exp_p_io[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: exp_p_io[4] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: speed_ctrl_i/new_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.212        0.000                      0                   23        0.237        0.000                      0                   23        9.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.212        0.000                      0                   23        0.237        0.000                      0                   23        9.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.527ns (50.584%)  route 2.469ns (49.416%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.969     8.047    speed_ctrl_i/clear
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y55         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.527ns (50.584%)  route 2.469ns (49.416%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.969     8.047    speed_ctrl_i/clear
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[2]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y55         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.527ns (50.584%)  route 2.469ns (49.416%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.969     8.047    speed_ctrl_i/clear
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y55         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.527ns (50.584%)  route 2.469ns (49.416%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.969     8.047    speed_ctrl_i/clear
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[4]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y55         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.527ns (50.584%)  route 2.469ns (49.416%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.969     8.047    speed_ctrl_i/clear
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[5]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y55         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.527ns (52.052%)  route 2.328ns (47.948%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.829     7.906    speed_ctrl_i/clear
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.527ns (52.052%)  route 2.328ns (47.948%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.829     7.906    speed_ctrl_i/clear
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.527ns (52.052%)  route 2.328ns (47.948%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.829     7.906    speed_ctrl_i/clear
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.527ns (52.052%)  route 2.328ns (47.948%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.829     7.906    speed_ctrl_i/clear
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.527ns (52.052%)  route 2.328ns (47.948%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X41Y55         FDRE                                         r  speed_ctrl_i/time_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  speed_ctrl_i/time_divider_reg[6]/Q
                         net (fo=4, routed)           0.695     4.202    speed_ctrl_i/time_divider[6]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.326 r  speed_ctrl_i/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.326    speed_ctrl_i/counter1_carry_i_4_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.858 r  speed_ctrl_i/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.858    speed_ctrl_i/counter1_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.192 f  speed_ctrl_i/counter1_carry__0/O[1]
                         net (fo=2, routed)           0.805     5.996    speed_ctrl_i/counter1[11]
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.303     6.299 r  speed_ctrl_i/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.299    speed_ctrl_i/counter0_carry__0_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.849 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.829     7.906    speed_ctrl_i/clear
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.426    22.259    speed_ctrl_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 14.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[5]/Q
                         net (fo=6, routed)           0.149     1.242    speed_ctrl_i/counter_reg__0[5]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  speed_ctrl_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.287    speed_ctrl_i/p_0_in[5]
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[5]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.121     1.050    speed_ctrl_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.148     1.077 r  speed_ctrl_i/counter_reg[9]/Q
                         net (fo=6, routed)           0.115     1.191    speed_ctrl_i/counter_reg__0[9]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.099     1.290 r  speed_ctrl_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.290    speed_ctrl_i/p_0_in[10]
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.121     1.050    speed_ctrl_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[8]/Q
                         net (fo=7, routed)           0.186     1.279    speed_ctrl_i/counter_reg__0[8]
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.048     1.327 r  speed_ctrl_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.327    speed_ctrl_i/p_0_in[9]
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.131     1.060    speed_ctrl_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[8]/Q
                         net (fo=7, routed)           0.186     1.279    speed_ctrl_i/counter_reg__0[8]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.324 r  speed_ctrl_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.324    speed_ctrl_i/p_0_in[8]
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.121     1.050    speed_ctrl_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.760%)  route 0.198ns (48.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[3]/Q
                         net (fo=7, routed)           0.198     1.290    speed_ctrl_i/counter_reg__0[3]
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.048     1.338 r  speed_ctrl_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.338    speed_ctrl_i/p_0_in[4]
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[4]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.131     1.060    speed_ctrl_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.404%)  route 0.198ns (48.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[3]/Q
                         net (fo=7, routed)           0.198     1.290    speed_ctrl_i/counter_reg__0[3]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.335 r  speed_ctrl_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.335    speed_ctrl_i/p_0_in[3]
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y55         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.121     1.050    speed_ctrl_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.552%)  route 0.211ns (50.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[6]/Q
                         net (fo=9, routed)           0.211     1.303    speed_ctrl_i/counter_reg__0[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.043     1.346 r  speed_ctrl_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.346    speed_ctrl_i/p_0_in[7]
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.131     1.060    speed_ctrl_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.793%)  route 0.211ns (50.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  speed_ctrl_i/counter_reg[6]/Q
                         net (fo=9, routed)           0.211     1.303    speed_ctrl_i/counter_reg__0[6]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.348 r  speed_ctrl_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.348    speed_ctrl_i/p_0_in[6]
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.120     1.049    speed_ctrl_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 speed_ctrl_i/time_divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/new_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.277ns (62.866%)  route 0.164ns (37.134%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.590     0.931    speed_ctrl_i/CLK
    SLICE_X41Y56         FDRE                                         r  speed_ctrl_i/time_divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  speed_ctrl_i/time_divider_reg[11]/Q
                         net (fo=4, routed)           0.164     1.235    speed_ctrl_i/time_divider[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.048     1.283 r  speed_ctrl_i/new_clock0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.283    speed_ctrl_i/new_clock0_carry__0_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.371 r  speed_ctrl_i/new_clock0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.371    speed_ctrl_i/new_clock0_carry__0_n_3
    SLICE_X39Y56         FDRE                                         r  speed_ctrl_i/new_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X39Y56         FDRE                                         r  speed_ctrl_i/new_clock_reg/C
                         clock pessimism             -0.263     0.965    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.100     1.065    speed_ctrl_i/new_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.093 f  speed_ctrl_i/counter_reg[0]/Q
                         net (fo=8, routed)           0.245     1.338    speed_ctrl_i/counter_reg__0[0]
    SLICE_X38Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  speed_ctrl_i/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.383    speed_ctrl_i/p_0_in[0]
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X38Y56         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.121     1.050    speed_ctrl_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y56   speed_ctrl_i/new_clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y56   speed_ctrl_i/time_divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y56   speed_ctrl_i/time_divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y55   speed_ctrl_i/time_divider_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y55   speed_ctrl_i/time_divider_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y55   speed_ctrl_i/time_divider_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y55   speed_ctrl_i/time_divider_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y55   speed_ctrl_i/time_divider_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56   speed_ctrl_i/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y56   speed_ctrl_i/new_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y56   speed_ctrl_i/new_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y56   speed_ctrl_i/new_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y56   speed_ctrl_i/new_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y56   speed_ctrl_i/time_divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y55   speed_ctrl_i/time_divider_reg[6]/C



