.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CW0 */
.set CW0__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set CW0__0__MASK, 0x01
.set CW0__0__PC, CYREG_PRT5_PC0
.set CW0__0__PORT, 5
.set CW0__0__SHIFT, 0
.set CW0__AG, CYREG_PRT5_AG
.set CW0__AMUX, CYREG_PRT5_AMUX
.set CW0__BIE, CYREG_PRT5_BIE
.set CW0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CW0__BYP, CYREG_PRT5_BYP
.set CW0__CTL, CYREG_PRT5_CTL
.set CW0__DM0, CYREG_PRT5_DM0
.set CW0__DM1, CYREG_PRT5_DM1
.set CW0__DM2, CYREG_PRT5_DM2
.set CW0__DR, CYREG_PRT5_DR
.set CW0__INP_DIS, CYREG_PRT5_INP_DIS
.set CW0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CW0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CW0__LCD_EN, CYREG_PRT5_LCD_EN
.set CW0__MASK, 0x01
.set CW0__PORT, 5
.set CW0__PRT, CYREG_PRT5_PRT
.set CW0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CW0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CW0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CW0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CW0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CW0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CW0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CW0__PS, CYREG_PRT5_PS
.set CW0__SHIFT, 0
.set CW0__SLW, CYREG_PRT5_SLW

/* CW1 */
.set CW1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set CW1__0__MASK, 0x01
.set CW1__0__PC, CYREG_PRT6_PC0
.set CW1__0__PORT, 6
.set CW1__0__SHIFT, 0
.set CW1__AG, CYREG_PRT6_AG
.set CW1__AMUX, CYREG_PRT6_AMUX
.set CW1__BIE, CYREG_PRT6_BIE
.set CW1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CW1__BYP, CYREG_PRT6_BYP
.set CW1__CTL, CYREG_PRT6_CTL
.set CW1__DM0, CYREG_PRT6_DM0
.set CW1__DM1, CYREG_PRT6_DM1
.set CW1__DM2, CYREG_PRT6_DM2
.set CW1__DR, CYREG_PRT6_DR
.set CW1__INP_DIS, CYREG_PRT6_INP_DIS
.set CW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CW1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CW1__LCD_EN, CYREG_PRT6_LCD_EN
.set CW1__MASK, 0x01
.set CW1__PORT, 6
.set CW1__PRT, CYREG_PRT6_PRT
.set CW1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CW1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CW1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CW1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CW1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CW1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CW1__PS, CYREG_PRT6_PS
.set CW1__SHIFT, 0
.set CW1__SLW, CYREG_PRT6_SLW

/* SS0 */
.set SS0__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set SS0__0__MASK, 0x80
.set SS0__0__PC, CYREG_PRT3_PC7
.set SS0__0__PORT, 3
.set SS0__0__SHIFT, 7
.set SS0__AG, CYREG_PRT3_AG
.set SS0__AMUX, CYREG_PRT3_AMUX
.set SS0__BIE, CYREG_PRT3_BIE
.set SS0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS0__BYP, CYREG_PRT3_BYP
.set SS0__CTL, CYREG_PRT3_CTL
.set SS0__DM0, CYREG_PRT3_DM0
.set SS0__DM1, CYREG_PRT3_DM1
.set SS0__DM2, CYREG_PRT3_DM2
.set SS0__DR, CYREG_PRT3_DR
.set SS0__INP_DIS, CYREG_PRT3_INP_DIS
.set SS0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS0__LCD_EN, CYREG_PRT3_LCD_EN
.set SS0__MASK, 0x80
.set SS0__PORT, 3
.set SS0__PRT, CYREG_PRT3_PRT
.set SS0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS0__PS, CYREG_PRT3_PS
.set SS0__SHIFT, 7
.set SS0__SLW, CYREG_PRT3_SLW

/* SS0_B */
.set SS0_B_Sync_ctrl_reg__0__MASK, 0x01
.set SS0_B_Sync_ctrl_reg__0__POS, 0
.set SS0_B_Sync_ctrl_reg__1__MASK, 0x02
.set SS0_B_Sync_ctrl_reg__1__POS, 1
.set SS0_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SS0_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SS0_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SS0_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SS0_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SS0_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SS0_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SS0_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SS0_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SS0_B_Sync_ctrl_reg__4__MASK, 0x10
.set SS0_B_Sync_ctrl_reg__4__POS, 4
.set SS0_B_Sync_ctrl_reg__5__MASK, 0x20
.set SS0_B_Sync_ctrl_reg__5__POS, 5
.set SS0_B_Sync_ctrl_reg__6__MASK, 0x40
.set SS0_B_Sync_ctrl_reg__6__POS, 6
.set SS0_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SS0_B_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set SS0_B_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SS0_B_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set SS0_B_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SS0_B_Sync_ctrl_reg__MASK, 0x73
.set SS0_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SS0_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SS0_B_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* SS1 */
.set SS1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SS1__0__MASK, 0x01
.set SS1__0__PC, CYREG_PRT0_PC0
.set SS1__0__PORT, 0
.set SS1__0__SHIFT, 0
.set SS1__AG, CYREG_PRT0_AG
.set SS1__AMUX, CYREG_PRT0_AMUX
.set SS1__BIE, CYREG_PRT0_BIE
.set SS1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS1__BYP, CYREG_PRT0_BYP
.set SS1__CTL, CYREG_PRT0_CTL
.set SS1__DM0, CYREG_PRT0_DM0
.set SS1__DM1, CYREG_PRT0_DM1
.set SS1__DM2, CYREG_PRT0_DM2
.set SS1__DR, CYREG_PRT0_DR
.set SS1__INP_DIS, CYREG_PRT0_INP_DIS
.set SS1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SS1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS1__LCD_EN, CYREG_PRT0_LCD_EN
.set SS1__MASK, 0x01
.set SS1__PORT, 0
.set SS1__PRT, CYREG_PRT0_PRT
.set SS1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS1__PS, CYREG_PRT0_PS
.set SS1__SHIFT, 0
.set SS1__SLW, CYREG_PRT0_SLW

/* hu0 */
.set hu0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set hu0__0__MASK, 0x20
.set hu0__0__PC, CYREG_PRT3_PC5
.set hu0__0__PORT, 3
.set hu0__0__SHIFT, 5
.set hu0__AG, CYREG_PRT3_AG
.set hu0__AMUX, CYREG_PRT3_AMUX
.set hu0__BIE, CYREG_PRT3_BIE
.set hu0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set hu0__BYP, CYREG_PRT3_BYP
.set hu0__CTL, CYREG_PRT3_CTL
.set hu0__DM0, CYREG_PRT3_DM0
.set hu0__DM1, CYREG_PRT3_DM1
.set hu0__DM2, CYREG_PRT3_DM2
.set hu0__DR, CYREG_PRT3_DR
.set hu0__INP_DIS, CYREG_PRT3_INP_DIS
.set hu0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set hu0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set hu0__LCD_EN, CYREG_PRT3_LCD_EN
.set hu0__MASK, 0x20
.set hu0__PORT, 3
.set hu0__PRT, CYREG_PRT3_PRT
.set hu0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set hu0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set hu0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set hu0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set hu0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set hu0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set hu0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set hu0__PS, CYREG_PRT3_PS
.set hu0__SHIFT, 5
.set hu0__SLW, CYREG_PRT3_SLW

/* hu1 */
.set hu1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set hu1__0__MASK, 0x80
.set hu1__0__PC, CYREG_PRT12_PC7
.set hu1__0__PORT, 12
.set hu1__0__SHIFT, 7
.set hu1__AG, CYREG_PRT12_AG
.set hu1__BIE, CYREG_PRT12_BIE
.set hu1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set hu1__BYP, CYREG_PRT12_BYP
.set hu1__DM0, CYREG_PRT12_DM0
.set hu1__DM1, CYREG_PRT12_DM1
.set hu1__DM2, CYREG_PRT12_DM2
.set hu1__DR, CYREG_PRT12_DR
.set hu1__INP_DIS, CYREG_PRT12_INP_DIS
.set hu1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set hu1__MASK, 0x80
.set hu1__PORT, 12
.set hu1__PRT, CYREG_PRT12_PRT
.set hu1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set hu1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set hu1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set hu1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set hu1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set hu1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set hu1__PS, CYREG_PRT12_PS
.set hu1__SHIFT, 7
.set hu1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set hu1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set hu1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set hu1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set hu1__SLW, CYREG_PRT12_SLW

/* hv0 */
.set hv0__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set hv0__0__MASK, 0x04
.set hv0__0__PC, CYREG_PRT3_PC2
.set hv0__0__PORT, 3
.set hv0__0__SHIFT, 2
.set hv0__AG, CYREG_PRT3_AG
.set hv0__AMUX, CYREG_PRT3_AMUX
.set hv0__BIE, CYREG_PRT3_BIE
.set hv0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set hv0__BYP, CYREG_PRT3_BYP
.set hv0__CTL, CYREG_PRT3_CTL
.set hv0__DM0, CYREG_PRT3_DM0
.set hv0__DM1, CYREG_PRT3_DM1
.set hv0__DM2, CYREG_PRT3_DM2
.set hv0__DR, CYREG_PRT3_DR
.set hv0__INP_DIS, CYREG_PRT3_INP_DIS
.set hv0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set hv0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set hv0__LCD_EN, CYREG_PRT3_LCD_EN
.set hv0__MASK, 0x04
.set hv0__PORT, 3
.set hv0__PRT, CYREG_PRT3_PRT
.set hv0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set hv0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set hv0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set hv0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set hv0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set hv0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set hv0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set hv0__PS, CYREG_PRT3_PS
.set hv0__SHIFT, 2
.set hv0__SLW, CYREG_PRT3_SLW

/* hv1 */
.set hv1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set hv1__0__MASK, 0x04
.set hv1__0__PC, CYREG_PRT1_PC2
.set hv1__0__PORT, 1
.set hv1__0__SHIFT, 2
.set hv1__AG, CYREG_PRT1_AG
.set hv1__AMUX, CYREG_PRT1_AMUX
.set hv1__BIE, CYREG_PRT1_BIE
.set hv1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set hv1__BYP, CYREG_PRT1_BYP
.set hv1__CTL, CYREG_PRT1_CTL
.set hv1__DM0, CYREG_PRT1_DM0
.set hv1__DM1, CYREG_PRT1_DM1
.set hv1__DM2, CYREG_PRT1_DM2
.set hv1__DR, CYREG_PRT1_DR
.set hv1__INP_DIS, CYREG_PRT1_INP_DIS
.set hv1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set hv1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set hv1__LCD_EN, CYREG_PRT1_LCD_EN
.set hv1__MASK, 0x04
.set hv1__PORT, 1
.set hv1__PRT, CYREG_PRT1_PRT
.set hv1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set hv1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set hv1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set hv1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set hv1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set hv1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set hv1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set hv1__PS, CYREG_PRT1_PS
.set hv1__SHIFT, 2
.set hv1__SLW, CYREG_PRT1_SLW

/* hw0 */
.set hw0__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set hw0__0__MASK, 0x02
.set hw0__0__PC, CYREG_PRT3_PC1
.set hw0__0__PORT, 3
.set hw0__0__SHIFT, 1
.set hw0__AG, CYREG_PRT3_AG
.set hw0__AMUX, CYREG_PRT3_AMUX
.set hw0__BIE, CYREG_PRT3_BIE
.set hw0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set hw0__BYP, CYREG_PRT3_BYP
.set hw0__CTL, CYREG_PRT3_CTL
.set hw0__DM0, CYREG_PRT3_DM0
.set hw0__DM1, CYREG_PRT3_DM1
.set hw0__DM2, CYREG_PRT3_DM2
.set hw0__DR, CYREG_PRT3_DR
.set hw0__INP_DIS, CYREG_PRT3_INP_DIS
.set hw0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set hw0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set hw0__LCD_EN, CYREG_PRT3_LCD_EN
.set hw0__MASK, 0x02
.set hw0__PORT, 3
.set hw0__PRT, CYREG_PRT3_PRT
.set hw0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set hw0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set hw0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set hw0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set hw0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set hw0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set hw0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set hw0__PS, CYREG_PRT3_PS
.set hw0__SHIFT, 1
.set hw0__SLW, CYREG_PRT3_SLW

/* hw1 */
.set hw1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set hw1__0__MASK, 0x20
.set hw1__0__PC, CYREG_PRT1_PC5
.set hw1__0__PORT, 1
.set hw1__0__SHIFT, 5
.set hw1__AG, CYREG_PRT1_AG
.set hw1__AMUX, CYREG_PRT1_AMUX
.set hw1__BIE, CYREG_PRT1_BIE
.set hw1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set hw1__BYP, CYREG_PRT1_BYP
.set hw1__CTL, CYREG_PRT1_CTL
.set hw1__DM0, CYREG_PRT1_DM0
.set hw1__DM1, CYREG_PRT1_DM1
.set hw1__DM2, CYREG_PRT1_DM2
.set hw1__DR, CYREG_PRT1_DR
.set hw1__INP_DIS, CYREG_PRT1_INP_DIS
.set hw1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set hw1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set hw1__LCD_EN, CYREG_PRT1_LCD_EN
.set hw1__MASK, 0x20
.set hw1__PORT, 1
.set hw1__PRT, CYREG_PRT1_PRT
.set hw1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set hw1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set hw1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set hw1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set hw1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set hw1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set hw1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set hw1__PS, CYREG_PRT1_PS
.set hw1__SHIFT, 5
.set hw1__SLW, CYREG_PRT1_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set MISO__0__MASK, 0x01
.set MISO__0__PC, CYREG_PRT12_PC0
.set MISO__0__PORT, 12
.set MISO__0__SHIFT, 0
.set MISO__AG, CYREG_PRT12_AG
.set MISO__BIE, CYREG_PRT12_BIE
.set MISO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MISO__BYP, CYREG_PRT12_BYP
.set MISO__DM0, CYREG_PRT12_DM0
.set MISO__DM1, CYREG_PRT12_DM1
.set MISO__DM2, CYREG_PRT12_DM2
.set MISO__DR, CYREG_PRT12_DR
.set MISO__INP_DIS, CYREG_PRT12_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MISO__MASK, 0x01
.set MISO__PORT, 12
.set MISO__PRT, CYREG_PRT12_PRT
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MISO__PS, CYREG_PRT12_PS
.set MISO__SHIFT, 0
.set MISO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MISO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MISO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MISO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MISO__SLW, CYREG_PRT12_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set MOSI__0__MASK, 0x02
.set MOSI__0__PC, CYREG_PRT12_PC1
.set MOSI__0__PORT, 12
.set MOSI__0__SHIFT, 1
.set MOSI__AG, CYREG_PRT12_AG
.set MOSI__BIE, CYREG_PRT12_BIE
.set MOSI__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI__BYP, CYREG_PRT12_BYP
.set MOSI__DM0, CYREG_PRT12_DM0
.set MOSI__DM1, CYREG_PRT12_DM1
.set MOSI__DM2, CYREG_PRT12_DM2
.set MOSI__DR, CYREG_PRT12_DR
.set MOSI__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI__MASK, 0x02
.set MOSI__PORT, 12
.set MOSI__PRT, CYREG_PRT12_PRT
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI__PS, CYREG_PRT12_PS
.set MOSI__SHIFT, 1
.set MOSI__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI__SLW, CYREG_PRT12_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Rx_1__0__MASK, 0x04
.set Rx_1__0__PC, CYREG_PRT12_PC2
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 2
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x04
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 2
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SCLK__0__MASK, 0x04
.set SCLK__0__PC, CYREG_PRT0_PC2
.set SCLK__0__PORT, 0
.set SCLK__0__SHIFT, 2
.set SCLK__AG, CYREG_PRT0_AG
.set SCLK__AMUX, CYREG_PRT0_AMUX
.set SCLK__BIE, CYREG_PRT0_BIE
.set SCLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCLK__BYP, CYREG_PRT0_BYP
.set SCLK__CTL, CYREG_PRT0_CTL
.set SCLK__DM0, CYREG_PRT0_DM0
.set SCLK__DM1, CYREG_PRT0_DM1
.set SCLK__DM2, CYREG_PRT0_DM2
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INP_DIS, CYREG_PRT0_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT0_LCD_EN
.set SCLK__MASK, 0x04
.set SCLK__PORT, 0
.set SCLK__PRT, CYREG_PRT0_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 2
.set SCLK__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Tx_1__0__MASK, 0x08
.set Tx_1__0__PC, CYREG_PRT12_PC3
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 3
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x08
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 3
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* P_out */
.set P_out__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set P_out__0__MASK, 0x10
.set P_out__0__PC, CYREG_PRT2_PC4
.set P_out__0__PORT, 2
.set P_out__0__SHIFT, 4
.set P_out__1__INTTYPE, CYREG_PICU2_INTTYPE5
.set P_out__1__MASK, 0x20
.set P_out__1__PC, CYREG_PRT2_PC5
.set P_out__1__PORT, 2
.set P_out__1__SHIFT, 5
.set P_out__2__INTTYPE, CYREG_PICU2_INTTYPE6
.set P_out__2__MASK, 0x40
.set P_out__2__PC, CYREG_PRT2_PC6
.set P_out__2__PORT, 2
.set P_out__2__SHIFT, 6
.set P_out__3__INTTYPE, CYREG_PICU2_INTTYPE7
.set P_out__3__MASK, 0x80
.set P_out__3__PC, CYREG_PRT2_PC7
.set P_out__3__PORT, 2
.set P_out__3__SHIFT, 7
.set P_out__AG, CYREG_PRT2_AG
.set P_out__AMUX, CYREG_PRT2_AMUX
.set P_out__BIE, CYREG_PRT2_BIE
.set P_out__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P_out__BYP, CYREG_PRT2_BYP
.set P_out__CTL, CYREG_PRT2_CTL
.set P_out__DM0, CYREG_PRT2_DM0
.set P_out__DM1, CYREG_PRT2_DM1
.set P_out__DM2, CYREG_PRT2_DM2
.set P_out__DR, CYREG_PRT2_DR
.set P_out__INP_DIS, CYREG_PRT2_INP_DIS
.set P_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P_out__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P_out__LCD_EN, CYREG_PRT2_LCD_EN
.set P_out__MASK, 0xF0
.set P_out__PORT, 2
.set P_out__PRT, CYREG_PRT2_PRT
.set P_out__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P_out__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P_out__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P_out__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P_out__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P_out__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P_out__PS, CYREG_PRT2_PS
.set P_out__SHIFT, 4
.set P_out__SLW, CYREG_PRT2_SLW

/* P_out_1 */
.set P_out_1__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set P_out_1__0__MASK, 0x10
.set P_out_1__0__PC, CYREG_PRT6_PC4
.set P_out_1__0__PORT, 6
.set P_out_1__0__SHIFT, 4
.set P_out_1__1__INTTYPE, CYREG_PICU6_INTTYPE5
.set P_out_1__1__MASK, 0x20
.set P_out_1__1__PC, CYREG_PRT6_PC5
.set P_out_1__1__PORT, 6
.set P_out_1__1__SHIFT, 5
.set P_out_1__AG, CYREG_PRT6_AG
.set P_out_1__AMUX, CYREG_PRT6_AMUX
.set P_out_1__BIE, CYREG_PRT6_BIE
.set P_out_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set P_out_1__BYP, CYREG_PRT6_BYP
.set P_out_1__CTL, CYREG_PRT6_CTL
.set P_out_1__DM0, CYREG_PRT6_DM0
.set P_out_1__DM1, CYREG_PRT6_DM1
.set P_out_1__DM2, CYREG_PRT6_DM2
.set P_out_1__DR, CYREG_PRT6_DR
.set P_out_1__INP_DIS, CYREG_PRT6_INP_DIS
.set P_out_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set P_out_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set P_out_1__LCD_EN, CYREG_PRT6_LCD_EN
.set P_out_1__MASK, 0x30
.set P_out_1__PORT, 6
.set P_out_1__PRT, CYREG_PRT6_PRT
.set P_out_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set P_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set P_out_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set P_out_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set P_out_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set P_out_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set P_out_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set P_out_1__PS, CYREG_PRT6_PS
.set P_out_1__SHIFT, 4
.set P_out_1__SLW, CYREG_PRT6_SLW

/* P_out_2 */
.set P_out_2__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set P_out_2__0__MASK, 0x40
.set P_out_2__0__PC, CYREG_PRT6_PC6
.set P_out_2__0__PORT, 6
.set P_out_2__0__SHIFT, 6
.set P_out_2__1__INTTYPE, CYREG_PICU6_INTTYPE7
.set P_out_2__1__MASK, 0x80
.set P_out_2__1__PC, CYREG_PRT6_PC7
.set P_out_2__1__PORT, 6
.set P_out_2__1__SHIFT, 7
.set P_out_2__AG, CYREG_PRT6_AG
.set P_out_2__AMUX, CYREG_PRT6_AMUX
.set P_out_2__BIE, CYREG_PRT6_BIE
.set P_out_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set P_out_2__BYP, CYREG_PRT6_BYP
.set P_out_2__CTL, CYREG_PRT6_CTL
.set P_out_2__DM0, CYREG_PRT6_DM0
.set P_out_2__DM1, CYREG_PRT6_DM1
.set P_out_2__DM2, CYREG_PRT6_DM2
.set P_out_2__DR, CYREG_PRT6_DR
.set P_out_2__INP_DIS, CYREG_PRT6_INP_DIS
.set P_out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set P_out_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set P_out_2__LCD_EN, CYREG_PRT6_LCD_EN
.set P_out_2__MASK, 0xC0
.set P_out_2__PORT, 6
.set P_out_2__PRT, CYREG_PRT6_PRT
.set P_out_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set P_out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set P_out_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set P_out_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set P_out_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set P_out_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set P_out_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set P_out_2__PS, CYREG_PRT6_PS
.set P_out_2__SHIFT, 6
.set P_out_2__SLW, CYREG_PRT6_SLW

/* RTC_1_isr */
.set RTC_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RTC_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RTC_1_isr__INTC_MASK, 0x04
.set RTC_1_isr__INTC_NUMBER, 2
.set RTC_1_isr__INTC_PRIOR_NUM, 7
.set RTC_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set RTC_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RTC_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BMP_SW */
.set BMP_SW_sts_sts_reg__0__MASK, 0x01
.set BMP_SW_sts_sts_reg__0__POS, 0
.set BMP_SW_sts_sts_reg__1__MASK, 0x02
.set BMP_SW_sts_sts_reg__1__POS, 1
.set BMP_SW_sts_sts_reg__2__MASK, 0x04
.set BMP_SW_sts_sts_reg__2__POS, 2
.set BMP_SW_sts_sts_reg__3__MASK, 0x08
.set BMP_SW_sts_sts_reg__3__POS, 3
.set BMP_SW_sts_sts_reg__4__MASK, 0x10
.set BMP_SW_sts_sts_reg__4__POS, 4
.set BMP_SW_sts_sts_reg__5__MASK, 0x20
.set BMP_SW_sts_sts_reg__5__POS, 5
.set BMP_SW_sts_sts_reg__6__MASK, 0x40
.set BMP_SW_sts_sts_reg__6__POS, 6
.set BMP_SW_sts_sts_reg__7__MASK, 0x80
.set BMP_SW_sts_sts_reg__7__POS, 7
.set BMP_SW_sts_sts_reg__MASK, 0xFF
.set BMP_SW_sts_sts_reg__MASK_REG, CYREG_B1_UDB11_MSK
.set BMP_SW_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set BMP_SW_sts_sts_reg__STATUS_REG, CYREG_B1_UDB11_ST

/* BREAK0 */
.set BREAK0__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set BREAK0__0__MASK, 0x08
.set BREAK0__0__PC, CYREG_PRT5_PC3
.set BREAK0__0__PORT, 5
.set BREAK0__0__SHIFT, 3
.set BREAK0__AG, CYREG_PRT5_AG
.set BREAK0__AMUX, CYREG_PRT5_AMUX
.set BREAK0__BIE, CYREG_PRT5_BIE
.set BREAK0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BREAK0__BYP, CYREG_PRT5_BYP
.set BREAK0__CTL, CYREG_PRT5_CTL
.set BREAK0__DM0, CYREG_PRT5_DM0
.set BREAK0__DM1, CYREG_PRT5_DM1
.set BREAK0__DM2, CYREG_PRT5_DM2
.set BREAK0__DR, CYREG_PRT5_DR
.set BREAK0__INP_DIS, CYREG_PRT5_INP_DIS
.set BREAK0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BREAK0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BREAK0__LCD_EN, CYREG_PRT5_LCD_EN
.set BREAK0__MASK, 0x08
.set BREAK0__PORT, 5
.set BREAK0__PRT, CYREG_PRT5_PRT
.set BREAK0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BREAK0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BREAK0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BREAK0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BREAK0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BREAK0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BREAK0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BREAK0__PS, CYREG_PRT5_PS
.set BREAK0__SHIFT, 3
.set BREAK0__SLW, CYREG_PRT5_SLW

/* BREAK1 */
.set BREAK1__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set BREAK1__0__MASK, 0x08
.set BREAK1__0__PC, CYREG_PRT6_PC3
.set BREAK1__0__PORT, 6
.set BREAK1__0__SHIFT, 3
.set BREAK1__AG, CYREG_PRT6_AG
.set BREAK1__AMUX, CYREG_PRT6_AMUX
.set BREAK1__BIE, CYREG_PRT6_BIE
.set BREAK1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BREAK1__BYP, CYREG_PRT6_BYP
.set BREAK1__CTL, CYREG_PRT6_CTL
.set BREAK1__DM0, CYREG_PRT6_DM0
.set BREAK1__DM1, CYREG_PRT6_DM1
.set BREAK1__DM2, CYREG_PRT6_DM2
.set BREAK1__DR, CYREG_PRT6_DR
.set BREAK1__INP_DIS, CYREG_PRT6_INP_DIS
.set BREAK1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BREAK1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BREAK1__LCD_EN, CYREG_PRT6_LCD_EN
.set BREAK1__MASK, 0x08
.set BREAK1__PORT, 6
.set BREAK1__PRT, CYREG_PRT6_PRT
.set BREAK1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BREAK1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BREAK1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BREAK1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BREAK1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BREAK1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BREAK1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BREAK1__PS, CYREG_PRT6_PS
.set BREAK1__SHIFT, 3
.set BREAK1__SLW, CYREG_PRT6_SLW

/* PIC_CS */
.set PIC_CS__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set PIC_CS__0__MASK, 0x20
.set PIC_CS__0__PC, CYREG_PRT5_PC5
.set PIC_CS__0__PORT, 5
.set PIC_CS__0__SHIFT, 5
.set PIC_CS__AG, CYREG_PRT5_AG
.set PIC_CS__AMUX, CYREG_PRT5_AMUX
.set PIC_CS__BIE, CYREG_PRT5_BIE
.set PIC_CS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PIC_CS__BYP, CYREG_PRT5_BYP
.set PIC_CS__CTL, CYREG_PRT5_CTL
.set PIC_CS__DM0, CYREG_PRT5_DM0
.set PIC_CS__DM1, CYREG_PRT5_DM1
.set PIC_CS__DM2, CYREG_PRT5_DM2
.set PIC_CS__DR, CYREG_PRT5_DR
.set PIC_CS__INP_DIS, CYREG_PRT5_INP_DIS
.set PIC_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PIC_CS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PIC_CS__LCD_EN, CYREG_PRT5_LCD_EN
.set PIC_CS__MASK, 0x20
.set PIC_CS__PORT, 5
.set PIC_CS__PRT, CYREG_PRT5_PRT
.set PIC_CS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PIC_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PIC_CS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PIC_CS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PIC_CS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PIC_CS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PIC_CS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PIC_CS__PS, CYREG_PRT5_PS
.set PIC_CS__SHIFT, 5
.set PIC_CS__SLW, CYREG_PRT5_SLW

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB06_A0
.set SPIM_1_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB06_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB06_D0
.set SPIM_1_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB06_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB06_F0
.set SPIM_1_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB06_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB07_A0
.set SPIM_1_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB07_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB07_D0
.set SPIM_1_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB07_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPIM_1_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB07_F0
.set SPIM_1_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB07_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB07_ST

/* SPIM_1_IntClock */
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x01
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x02
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x02

/* SPIM_2_BSPIM */
.set SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIM_2_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_RxStsReg__4__POS, 4
.set SPIM_2_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_2_BSPIM_RxStsReg__5__POS, 5
.set SPIM_2_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_2_BSPIM_RxStsReg__6__POS, 6
.set SPIM_2_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_2_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB15_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB15_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB15_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB15_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB15_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB15_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_2_BSPIM_TxStsReg__0__POS, 0
.set SPIM_2_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_2_BSPIM_TxStsReg__1__POS, 1
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SPIM_2_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_2_BSPIM_TxStsReg__2__POS, 2
.set SPIM_2_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_2_BSPIM_TxStsReg__3__POS, 3
.set SPIM_2_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_TxStsReg__4__POS, 4
.set SPIM_2_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_2_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPIM_2_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB14_ST

/* SPIM_2_IntClock */
.set SPIM_2_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIM_2_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIM_2_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIM_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_2_IntClock__INDEX, 0x02
.set SPIM_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_2_IntClock__PM_ACT_MSK, 0x04
.set SPIM_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_2_IntClock__PM_STBY_MSK, 0x04

/* DOF9_CS */
.set DOF9_CS__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set DOF9_CS__0__MASK, 0x10
.set DOF9_CS__0__PC, CYREG_PRT5_PC4
.set DOF9_CS__0__PORT, 5
.set DOF9_CS__0__SHIFT, 4
.set DOF9_CS__AG, CYREG_PRT5_AG
.set DOF9_CS__AMUX, CYREG_PRT5_AMUX
.set DOF9_CS__BIE, CYREG_PRT5_BIE
.set DOF9_CS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DOF9_CS__BYP, CYREG_PRT5_BYP
.set DOF9_CS__CTL, CYREG_PRT5_CTL
.set DOF9_CS__DM0, CYREG_PRT5_DM0
.set DOF9_CS__DM1, CYREG_PRT5_DM1
.set DOF9_CS__DM2, CYREG_PRT5_DM2
.set DOF9_CS__DR, CYREG_PRT5_DR
.set DOF9_CS__INP_DIS, CYREG_PRT5_INP_DIS
.set DOF9_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set DOF9_CS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DOF9_CS__LCD_EN, CYREG_PRT5_LCD_EN
.set DOF9_CS__MASK, 0x10
.set DOF9_CS__PORT, 5
.set DOF9_CS__PRT, CYREG_PRT5_PRT
.set DOF9_CS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DOF9_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DOF9_CS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DOF9_CS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DOF9_CS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DOF9_CS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DOF9_CS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DOF9_CS__PS, CYREG_PRT5_PS
.set DOF9_CS__SHIFT, 4
.set DOF9_CS__SLW, CYREG_PRT5_SLW

/* DRV_ENA */
.set DRV_ENA__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set DRV_ENA__0__MASK, 0x02
.set DRV_ENA__0__PC, CYREG_PRT4_PC1
.set DRV_ENA__0__PORT, 4
.set DRV_ENA__0__SHIFT, 1
.set DRV_ENA__AG, CYREG_PRT4_AG
.set DRV_ENA__AMUX, CYREG_PRT4_AMUX
.set DRV_ENA__BIE, CYREG_PRT4_BIE
.set DRV_ENA__BIT_MASK, CYREG_PRT4_BIT_MASK
.set DRV_ENA__BYP, CYREG_PRT4_BYP
.set DRV_ENA__CTL, CYREG_PRT4_CTL
.set DRV_ENA__DM0, CYREG_PRT4_DM0
.set DRV_ENA__DM1, CYREG_PRT4_DM1
.set DRV_ENA__DM2, CYREG_PRT4_DM2
.set DRV_ENA__DR, CYREG_PRT4_DR
.set DRV_ENA__INP_DIS, CYREG_PRT4_INP_DIS
.set DRV_ENA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set DRV_ENA__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set DRV_ENA__LCD_EN, CYREG_PRT4_LCD_EN
.set DRV_ENA__MASK, 0x02
.set DRV_ENA__PORT, 4
.set DRV_ENA__PRT, CYREG_PRT4_PRT
.set DRV_ENA__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set DRV_ENA__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set DRV_ENA__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set DRV_ENA__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set DRV_ENA__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set DRV_ENA__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set DRV_ENA__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set DRV_ENA__PS, CYREG_PRT4_PS
.set DRV_ENA__SHIFT, 1
.set DRV_ENA__SLW, CYREG_PRT4_SLW

/* EM_STOP */
.set EM_STOP__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set EM_STOP__0__MASK, 0x80
.set EM_STOP__0__PC, CYREG_PRT0_PC7
.set EM_STOP__0__PORT, 0
.set EM_STOP__0__SHIFT, 7
.set EM_STOP__AG, CYREG_PRT0_AG
.set EM_STOP__AMUX, CYREG_PRT0_AMUX
.set EM_STOP__BIE, CYREG_PRT0_BIE
.set EM_STOP__BIT_MASK, CYREG_PRT0_BIT_MASK
.set EM_STOP__BYP, CYREG_PRT0_BYP
.set EM_STOP__CTL, CYREG_PRT0_CTL
.set EM_STOP__DM0, CYREG_PRT0_DM0
.set EM_STOP__DM1, CYREG_PRT0_DM1
.set EM_STOP__DM2, CYREG_PRT0_DM2
.set EM_STOP__DR, CYREG_PRT0_DR
.set EM_STOP__INP_DIS, CYREG_PRT0_INP_DIS
.set EM_STOP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set EM_STOP__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set EM_STOP__LCD_EN, CYREG_PRT0_LCD_EN
.set EM_STOP__MASK, 0x80
.set EM_STOP__PORT, 0
.set EM_STOP__PRT, CYREG_PRT0_PRT
.set EM_STOP__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set EM_STOP__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set EM_STOP__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set EM_STOP__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set EM_STOP__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set EM_STOP__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set EM_STOP__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set EM_STOP__PS, CYREG_PRT0_PS
.set EM_STOP__SHIFT, 7
.set EM_STOP__SLW, CYREG_PRT0_SLW

/* PWMOUT0 */
.set PWMOUT0__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set PWMOUT0__0__MASK, 0x04
.set PWMOUT0__0__PC, CYREG_PRT5_PC2
.set PWMOUT0__0__PORT, 5
.set PWMOUT0__0__SHIFT, 2
.set PWMOUT0__AG, CYREG_PRT5_AG
.set PWMOUT0__AMUX, CYREG_PRT5_AMUX
.set PWMOUT0__BIE, CYREG_PRT5_BIE
.set PWMOUT0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PWMOUT0__BYP, CYREG_PRT5_BYP
.set PWMOUT0__CTL, CYREG_PRT5_CTL
.set PWMOUT0__DM0, CYREG_PRT5_DM0
.set PWMOUT0__DM1, CYREG_PRT5_DM1
.set PWMOUT0__DM2, CYREG_PRT5_DM2
.set PWMOUT0__DR, CYREG_PRT5_DR
.set PWMOUT0__INP_DIS, CYREG_PRT5_INP_DIS
.set PWMOUT0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PWMOUT0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PWMOUT0__LCD_EN, CYREG_PRT5_LCD_EN
.set PWMOUT0__MASK, 0x04
.set PWMOUT0__PORT, 5
.set PWMOUT0__PRT, CYREG_PRT5_PRT
.set PWMOUT0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PWMOUT0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PWMOUT0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PWMOUT0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PWMOUT0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PWMOUT0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PWMOUT0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PWMOUT0__PS, CYREG_PRT5_PS
.set PWMOUT0__SHIFT, 2
.set PWMOUT0__SLW, CYREG_PRT5_SLW

/* PWMOUT1 */
.set PWMOUT1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set PWMOUT1__0__MASK, 0x04
.set PWMOUT1__0__PC, CYREG_PRT6_PC2
.set PWMOUT1__0__PORT, 6
.set PWMOUT1__0__SHIFT, 2
.set PWMOUT1__AG, CYREG_PRT6_AG
.set PWMOUT1__AMUX, CYREG_PRT6_AMUX
.set PWMOUT1__BIE, CYREG_PRT6_BIE
.set PWMOUT1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWMOUT1__BYP, CYREG_PRT6_BYP
.set PWMOUT1__CTL, CYREG_PRT6_CTL
.set PWMOUT1__DM0, CYREG_PRT6_DM0
.set PWMOUT1__DM1, CYREG_PRT6_DM1
.set PWMOUT1__DM2, CYREG_PRT6_DM2
.set PWMOUT1__DR, CYREG_PRT6_DR
.set PWMOUT1__INP_DIS, CYREG_PRT6_INP_DIS
.set PWMOUT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PWMOUT1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWMOUT1__LCD_EN, CYREG_PRT6_LCD_EN
.set PWMOUT1__MASK, 0x04
.set PWMOUT1__PORT, 6
.set PWMOUT1__PRT, CYREG_PRT6_PRT
.set PWMOUT1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWMOUT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWMOUT1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWMOUT1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWMOUT1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWMOUT1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWMOUT1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWMOUT1__PS, CYREG_PRT6_PS
.set PWMOUT1__SHIFT, 2
.set PWMOUT1__SLW, CYREG_PRT6_SLW

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC1_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC1_TST

/* WDT_int */
.set WDT_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WDT_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WDT_int__INTC_MASK, 0x01
.set WDT_int__INTC_NUMBER, 0
.set WDT_int__INTC_PRIOR_NUM, 7
.set WDT_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set WDT_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WDT_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DEB_UART_BUART */
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set DEB_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set DEB_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set DEB_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set DEB_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set DEB_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set DEB_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set DEB_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set DEB_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set DEB_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set DEB_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set DEB_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set DEB_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set DEB_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set DEB_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set DEB_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set DEB_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set DEB_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set DEB_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set DEB_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set DEB_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set DEB_UART_BUART_sRX_RxSts__3__POS, 3
.set DEB_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set DEB_UART_BUART_sRX_RxSts__4__POS, 4
.set DEB_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set DEB_UART_BUART_sRX_RxSts__5__POS, 5
.set DEB_UART_BUART_sRX_RxSts__MASK, 0x38
.set DEB_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set DEB_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set DEB_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DEB_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set DEB_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set DEB_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set DEB_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set DEB_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set DEB_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set DEB_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set DEB_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set DEB_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set DEB_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set DEB_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set DEB_UART_BUART_sTX_TxSts__0__POS, 0
.set DEB_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set DEB_UART_BUART_sTX_TxSts__1__POS, 1
.set DEB_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set DEB_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set DEB_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set DEB_UART_BUART_sTX_TxSts__2__POS, 2
.set DEB_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set DEB_UART_BUART_sTX_TxSts__3__POS, 3
.set DEB_UART_BUART_sTX_TxSts__MASK, 0x0F
.set DEB_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set DEB_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set DEB_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set DEB_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set DEB_UART_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set DEB_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set DEB_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* DEB_UART_IntClock */
.set DEB_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set DEB_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set DEB_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set DEB_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set DEB_UART_IntClock__INDEX, 0x04
.set DEB_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DEB_UART_IntClock__PM_ACT_MSK, 0x10
.set DEB_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DEB_UART_IntClock__PM_STBY_MSK, 0x10

/* Dist0_FR */
.set Dist0_FR__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Dist0_FR__0__MASK, 0x02
.set Dist0_FR__0__PC, CYREG_PRT2_PC1
.set Dist0_FR__0__PORT, 2
.set Dist0_FR__0__SHIFT, 1
.set Dist0_FR__AG, CYREG_PRT2_AG
.set Dist0_FR__AMUX, CYREG_PRT2_AMUX
.set Dist0_FR__BIE, CYREG_PRT2_BIE
.set Dist0_FR__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Dist0_FR__BYP, CYREG_PRT2_BYP
.set Dist0_FR__CTL, CYREG_PRT2_CTL
.set Dist0_FR__DM0, CYREG_PRT2_DM0
.set Dist0_FR__DM1, CYREG_PRT2_DM1
.set Dist0_FR__DM2, CYREG_PRT2_DM2
.set Dist0_FR__DR, CYREG_PRT2_DR
.set Dist0_FR__INP_DIS, CYREG_PRT2_INP_DIS
.set Dist0_FR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Dist0_FR__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Dist0_FR__LCD_EN, CYREG_PRT2_LCD_EN
.set Dist0_FR__MASK, 0x02
.set Dist0_FR__PORT, 2
.set Dist0_FR__PRT, CYREG_PRT2_PRT
.set Dist0_FR__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Dist0_FR__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Dist0_FR__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Dist0_FR__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Dist0_FR__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Dist0_FR__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Dist0_FR__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Dist0_FR__PS, CYREG_PRT2_PS
.set Dist0_FR__SHIFT, 1
.set Dist0_FR__SLW, CYREG_PRT2_SLW

/* Dist2_FL */
.set Dist2_FL__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set Dist2_FL__0__MASK, 0x10
.set Dist2_FL__0__PC, CYREG_PRT4_PC4
.set Dist2_FL__0__PORT, 4
.set Dist2_FL__0__SHIFT, 4
.set Dist2_FL__AG, CYREG_PRT4_AG
.set Dist2_FL__AMUX, CYREG_PRT4_AMUX
.set Dist2_FL__BIE, CYREG_PRT4_BIE
.set Dist2_FL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Dist2_FL__BYP, CYREG_PRT4_BYP
.set Dist2_FL__CTL, CYREG_PRT4_CTL
.set Dist2_FL__DM0, CYREG_PRT4_DM0
.set Dist2_FL__DM1, CYREG_PRT4_DM1
.set Dist2_FL__DM2, CYREG_PRT4_DM2
.set Dist2_FL__DR, CYREG_PRT4_DR
.set Dist2_FL__INP_DIS, CYREG_PRT4_INP_DIS
.set Dist2_FL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Dist2_FL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Dist2_FL__LCD_EN, CYREG_PRT4_LCD_EN
.set Dist2_FL__MASK, 0x10
.set Dist2_FL__PORT, 4
.set Dist2_FL__PRT, CYREG_PRT4_PRT
.set Dist2_FL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Dist2_FL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Dist2_FL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Dist2_FL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Dist2_FL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Dist2_FL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Dist2_FL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Dist2_FL__PS, CYREG_PRT4_PS
.set Dist2_FL__SHIFT, 4
.set Dist2_FL__SLW, CYREG_PRT4_SLW

/* MOTOR_EN */
.set MOTOR_EN__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set MOTOR_EN__0__MASK, 0x20
.set MOTOR_EN__0__PC, CYREG_IO_PC_PRT15_PC5
.set MOTOR_EN__0__PORT, 15
.set MOTOR_EN__0__SHIFT, 5
.set MOTOR_EN__AG, CYREG_PRT15_AG
.set MOTOR_EN__AMUX, CYREG_PRT15_AMUX
.set MOTOR_EN__BIE, CYREG_PRT15_BIE
.set MOTOR_EN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MOTOR_EN__BYP, CYREG_PRT15_BYP
.set MOTOR_EN__CTL, CYREG_PRT15_CTL
.set MOTOR_EN__DM0, CYREG_PRT15_DM0
.set MOTOR_EN__DM1, CYREG_PRT15_DM1
.set MOTOR_EN__DM2, CYREG_PRT15_DM2
.set MOTOR_EN__DR, CYREG_PRT15_DR
.set MOTOR_EN__INP_DIS, CYREG_PRT15_INP_DIS
.set MOTOR_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MOTOR_EN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MOTOR_EN__LCD_EN, CYREG_PRT15_LCD_EN
.set MOTOR_EN__MASK, 0x20
.set MOTOR_EN__PORT, 15
.set MOTOR_EN__PRT, CYREG_PRT15_PRT
.set MOTOR_EN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MOTOR_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MOTOR_EN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MOTOR_EN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MOTOR_EN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MOTOR_EN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MOTOR_EN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MOTOR_EN__PS, CYREG_PRT15_PS
.set MOTOR_EN__SHIFT, 5
.set MOTOR_EN__SLW, CYREG_PRT15_SLW

/* motor0_a */
.set motor0_a__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set motor0_a__0__MASK, 0x02
.set motor0_a__0__PC, CYREG_PRT5_PC1
.set motor0_a__0__PORT, 5
.set motor0_a__0__SHIFT, 1
.set motor0_a__AG, CYREG_PRT5_AG
.set motor0_a__AMUX, CYREG_PRT5_AMUX
.set motor0_a__BIE, CYREG_PRT5_BIE
.set motor0_a__BIT_MASK, CYREG_PRT5_BIT_MASK
.set motor0_a__BYP, CYREG_PRT5_BYP
.set motor0_a__CTL, CYREG_PRT5_CTL
.set motor0_a__DM0, CYREG_PRT5_DM0
.set motor0_a__DM1, CYREG_PRT5_DM1
.set motor0_a__DM2, CYREG_PRT5_DM2
.set motor0_a__DR, CYREG_PRT5_DR
.set motor0_a__INP_DIS, CYREG_PRT5_INP_DIS
.set motor0_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set motor0_a__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set motor0_a__LCD_EN, CYREG_PRT5_LCD_EN
.set motor0_a__MASK, 0x02
.set motor0_a__PORT, 5
.set motor0_a__PRT, CYREG_PRT5_PRT
.set motor0_a__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set motor0_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set motor0_a__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set motor0_a__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set motor0_a__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set motor0_a__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set motor0_a__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set motor0_a__PS, CYREG_PRT5_PS
.set motor0_a__SHIFT, 1
.set motor0_a__SLW, CYREG_PRT5_SLW

/* motor0_b */
.set motor0_b__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set motor0_b__0__MASK, 0x40
.set motor0_b__0__PC, CYREG_PRT1_PC6
.set motor0_b__0__PORT, 1
.set motor0_b__0__SHIFT, 6
.set motor0_b__AG, CYREG_PRT1_AG
.set motor0_b__AMUX, CYREG_PRT1_AMUX
.set motor0_b__BIE, CYREG_PRT1_BIE
.set motor0_b__BIT_MASK, CYREG_PRT1_BIT_MASK
.set motor0_b__BYP, CYREG_PRT1_BYP
.set motor0_b__CTL, CYREG_PRT1_CTL
.set motor0_b__DM0, CYREG_PRT1_DM0
.set motor0_b__DM1, CYREG_PRT1_DM1
.set motor0_b__DM2, CYREG_PRT1_DM2
.set motor0_b__DR, CYREG_PRT1_DR
.set motor0_b__INP_DIS, CYREG_PRT1_INP_DIS
.set motor0_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set motor0_b__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set motor0_b__LCD_EN, CYREG_PRT1_LCD_EN
.set motor0_b__MASK, 0x40
.set motor0_b__PORT, 1
.set motor0_b__PRT, CYREG_PRT1_PRT
.set motor0_b__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set motor0_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set motor0_b__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set motor0_b__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set motor0_b__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set motor0_b__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set motor0_b__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set motor0_b__PS, CYREG_PRT1_PS
.set motor0_b__SHIFT, 6
.set motor0_b__SLW, CYREG_PRT1_SLW

/* motor1_a */
.set motor1_a__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set motor1_a__0__MASK, 0x02
.set motor1_a__0__PC, CYREG_PRT6_PC1
.set motor1_a__0__PORT, 6
.set motor1_a__0__SHIFT, 1
.set motor1_a__AG, CYREG_PRT6_AG
.set motor1_a__AMUX, CYREG_PRT6_AMUX
.set motor1_a__BIE, CYREG_PRT6_BIE
.set motor1_a__BIT_MASK, CYREG_PRT6_BIT_MASK
.set motor1_a__BYP, CYREG_PRT6_BYP
.set motor1_a__CTL, CYREG_PRT6_CTL
.set motor1_a__DM0, CYREG_PRT6_DM0
.set motor1_a__DM1, CYREG_PRT6_DM1
.set motor1_a__DM2, CYREG_PRT6_DM2
.set motor1_a__DR, CYREG_PRT6_DR
.set motor1_a__INP_DIS, CYREG_PRT6_INP_DIS
.set motor1_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set motor1_a__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set motor1_a__LCD_EN, CYREG_PRT6_LCD_EN
.set motor1_a__MASK, 0x02
.set motor1_a__PORT, 6
.set motor1_a__PRT, CYREG_PRT6_PRT
.set motor1_a__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set motor1_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set motor1_a__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set motor1_a__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set motor1_a__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set motor1_a__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set motor1_a__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set motor1_a__PS, CYREG_PRT6_PS
.set motor1_a__SHIFT, 1
.set motor1_a__SLW, CYREG_PRT6_SLW

/* motor1_b */
.set motor1_b__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set motor1_b__0__MASK, 0x10
.set motor1_b__0__PC, CYREG_IO_PC_PRT15_PC4
.set motor1_b__0__PORT, 15
.set motor1_b__0__SHIFT, 4
.set motor1_b__AG, CYREG_PRT15_AG
.set motor1_b__AMUX, CYREG_PRT15_AMUX
.set motor1_b__BIE, CYREG_PRT15_BIE
.set motor1_b__BIT_MASK, CYREG_PRT15_BIT_MASK
.set motor1_b__BYP, CYREG_PRT15_BYP
.set motor1_b__CTL, CYREG_PRT15_CTL
.set motor1_b__DM0, CYREG_PRT15_DM0
.set motor1_b__DM1, CYREG_PRT15_DM1
.set motor1_b__DM2, CYREG_PRT15_DM2
.set motor1_b__DR, CYREG_PRT15_DR
.set motor1_b__INP_DIS, CYREG_PRT15_INP_DIS
.set motor1_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set motor1_b__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set motor1_b__LCD_EN, CYREG_PRT15_LCD_EN
.set motor1_b__MASK, 0x10
.set motor1_b__PORT, 15
.set motor1_b__PRT, CYREG_PRT15_PRT
.set motor1_b__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set motor1_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set motor1_b__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set motor1_b__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set motor1_b__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set motor1_b__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set motor1_b__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set motor1_b__PS, CYREG_PRT15_PS
.set motor1_b__SHIFT, 4
.set motor1_b__SLW, CYREG_PRT15_SLW

/* psoc_nop */
.set psoc_nop__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set psoc_nop__0__MASK, 0x01
.set psoc_nop__0__PC, CYREG_PRT3_PC0
.set psoc_nop__0__PORT, 3
.set psoc_nop__0__SHIFT, 0
.set psoc_nop__AG, CYREG_PRT3_AG
.set psoc_nop__AMUX, CYREG_PRT3_AMUX
.set psoc_nop__BIE, CYREG_PRT3_BIE
.set psoc_nop__BIT_MASK, CYREG_PRT3_BIT_MASK
.set psoc_nop__BYP, CYREG_PRT3_BYP
.set psoc_nop__CTL, CYREG_PRT3_CTL
.set psoc_nop__DM0, CYREG_PRT3_DM0
.set psoc_nop__DM1, CYREG_PRT3_DM1
.set psoc_nop__DM2, CYREG_PRT3_DM2
.set psoc_nop__DR, CYREG_PRT3_DR
.set psoc_nop__INP_DIS, CYREG_PRT3_INP_DIS
.set psoc_nop__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set psoc_nop__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set psoc_nop__LCD_EN, CYREG_PRT3_LCD_EN
.set psoc_nop__MASK, 0x01
.set psoc_nop__PORT, 3
.set psoc_nop__PRT, CYREG_PRT3_PRT
.set psoc_nop__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set psoc_nop__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set psoc_nop__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set psoc_nop__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set psoc_nop__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set psoc_nop__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set psoc_nop__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set psoc_nop__PS, CYREG_PRT3_PS
.set psoc_nop__SHIFT, 0
.set psoc_nop__SLW, CYREG_PRT3_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x03
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x08
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x08

/* FirstLine */
.set FirstLine__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set FirstLine__0__MASK, 0x10
.set FirstLine__0__PC, CYREG_PRT0_PC4
.set FirstLine__0__PORT, 0
.set FirstLine__0__SHIFT, 4
.set FirstLine__AG, CYREG_PRT0_AG
.set FirstLine__AMUX, CYREG_PRT0_AMUX
.set FirstLine__BIE, CYREG_PRT0_BIE
.set FirstLine__BIT_MASK, CYREG_PRT0_BIT_MASK
.set FirstLine__BYP, CYREG_PRT0_BYP
.set FirstLine__CTL, CYREG_PRT0_CTL
.set FirstLine__DM0, CYREG_PRT0_DM0
.set FirstLine__DM1, CYREG_PRT0_DM1
.set FirstLine__DM2, CYREG_PRT0_DM2
.set FirstLine__DR, CYREG_PRT0_DR
.set FirstLine__INP_DIS, CYREG_PRT0_INP_DIS
.set FirstLine__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set FirstLine__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set FirstLine__LCD_EN, CYREG_PRT0_LCD_EN
.set FirstLine__MASK, 0x10
.set FirstLine__PORT, 0
.set FirstLine__PRT, CYREG_PRT0_PRT
.set FirstLine__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set FirstLine__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set FirstLine__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set FirstLine__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set FirstLine__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set FirstLine__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set FirstLine__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set FirstLine__PS, CYREG_PRT0_PS
.set FirstLine__SHIFT, 4
.set FirstLine__SLW, CYREG_PRT0_SLW

/* Timer_PWM_TimerUDB */
.set Timer_PWM_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_PWM_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_PWM_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_PWM_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Timer_PWM_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_PWM_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_PWM_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_PWM_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_PWM_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_PWM_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set Timer_PWM_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB13_F1

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x08
.set USBUART_1_ep_1__INTC_NUMBER, 3
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x10
.set USBUART_1_ep_2__INTC_NUMBER, 4
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x20
.set USBUART_1_ep_3__INTC_NUMBER, 5
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* V_battery */
.set V_battery__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set V_battery__0__MASK, 0x08
.set V_battery__0__PC, CYREG_PRT0_PC3
.set V_battery__0__PORT, 0
.set V_battery__0__SHIFT, 3
.set V_battery__AG, CYREG_PRT0_AG
.set V_battery__AMUX, CYREG_PRT0_AMUX
.set V_battery__BIE, CYREG_PRT0_BIE
.set V_battery__BIT_MASK, CYREG_PRT0_BIT_MASK
.set V_battery__BYP, CYREG_PRT0_BYP
.set V_battery__CTL, CYREG_PRT0_CTL
.set V_battery__DM0, CYREG_PRT0_DM0
.set V_battery__DM1, CYREG_PRT0_DM1
.set V_battery__DM2, CYREG_PRT0_DM2
.set V_battery__DR, CYREG_PRT0_DR
.set V_battery__INP_DIS, CYREG_PRT0_INP_DIS
.set V_battery__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set V_battery__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set V_battery__LCD_EN, CYREG_PRT0_LCD_EN
.set V_battery__MASK, 0x08
.set V_battery__PORT, 0
.set V_battery__PRT, CYREG_PRT0_PRT
.set V_battery__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set V_battery__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set V_battery__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set V_battery__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set V_battery__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set V_battery__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set V_battery__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set V_battery__PS, CYREG_PRT0_PS
.set V_battery__SHIFT, 3
.set V_battery__SLW, CYREG_PRT0_SLW

/* BMP_SW0_RF */
.set BMP_SW0_RF__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set BMP_SW0_RF__0__MASK, 0x04
.set BMP_SW0_RF__0__PC, CYREG_PRT2_PC2
.set BMP_SW0_RF__0__PORT, 2
.set BMP_SW0_RF__0__SHIFT, 2
.set BMP_SW0_RF__AG, CYREG_PRT2_AG
.set BMP_SW0_RF__AMUX, CYREG_PRT2_AMUX
.set BMP_SW0_RF__BIE, CYREG_PRT2_BIE
.set BMP_SW0_RF__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BMP_SW0_RF__BYP, CYREG_PRT2_BYP
.set BMP_SW0_RF__CTL, CYREG_PRT2_CTL
.set BMP_SW0_RF__DM0, CYREG_PRT2_DM0
.set BMP_SW0_RF__DM1, CYREG_PRT2_DM1
.set BMP_SW0_RF__DM2, CYREG_PRT2_DM2
.set BMP_SW0_RF__DR, CYREG_PRT2_DR
.set BMP_SW0_RF__INP_DIS, CYREG_PRT2_INP_DIS
.set BMP_SW0_RF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set BMP_SW0_RF__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BMP_SW0_RF__LCD_EN, CYREG_PRT2_LCD_EN
.set BMP_SW0_RF__MASK, 0x04
.set BMP_SW0_RF__PORT, 2
.set BMP_SW0_RF__PRT, CYREG_PRT2_PRT
.set BMP_SW0_RF__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BMP_SW0_RF__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BMP_SW0_RF__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BMP_SW0_RF__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BMP_SW0_RF__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BMP_SW0_RF__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BMP_SW0_RF__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BMP_SW0_RF__PS, CYREG_PRT2_PS
.set BMP_SW0_RF__SHIFT, 2
.set BMP_SW0_RF__SLW, CYREG_PRT2_SLW

/* BMP_SW1_FR */
.set BMP_SW1_FR__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set BMP_SW1_FR__0__MASK, 0x08
.set BMP_SW1_FR__0__PC, CYREG_PRT2_PC3
.set BMP_SW1_FR__0__PORT, 2
.set BMP_SW1_FR__0__SHIFT, 3
.set BMP_SW1_FR__AG, CYREG_PRT2_AG
.set BMP_SW1_FR__AMUX, CYREG_PRT2_AMUX
.set BMP_SW1_FR__BIE, CYREG_PRT2_BIE
.set BMP_SW1_FR__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BMP_SW1_FR__BYP, CYREG_PRT2_BYP
.set BMP_SW1_FR__CTL, CYREG_PRT2_CTL
.set BMP_SW1_FR__DM0, CYREG_PRT2_DM0
.set BMP_SW1_FR__DM1, CYREG_PRT2_DM1
.set BMP_SW1_FR__DM2, CYREG_PRT2_DM2
.set BMP_SW1_FR__DR, CYREG_PRT2_DR
.set BMP_SW1_FR__INP_DIS, CYREG_PRT2_INP_DIS
.set BMP_SW1_FR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set BMP_SW1_FR__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BMP_SW1_FR__LCD_EN, CYREG_PRT2_LCD_EN
.set BMP_SW1_FR__MASK, 0x08
.set BMP_SW1_FR__PORT, 2
.set BMP_SW1_FR__PRT, CYREG_PRT2_PRT
.set BMP_SW1_FR__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BMP_SW1_FR__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BMP_SW1_FR__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BMP_SW1_FR__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BMP_SW1_FR__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BMP_SW1_FR__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BMP_SW1_FR__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BMP_SW1_FR__PS, CYREG_PRT2_PS
.set BMP_SW1_FR__SHIFT, 3
.set BMP_SW1_FR__SLW, CYREG_PRT2_SLW

/* BMP_SW2_FL */
.set BMP_SW2_FL__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set BMP_SW2_FL__0__MASK, 0x40
.set BMP_SW2_FL__0__PC, CYREG_PRT4_PC6
.set BMP_SW2_FL__0__PORT, 4
.set BMP_SW2_FL__0__SHIFT, 6
.set BMP_SW2_FL__AG, CYREG_PRT4_AG
.set BMP_SW2_FL__AMUX, CYREG_PRT4_AMUX
.set BMP_SW2_FL__BIE, CYREG_PRT4_BIE
.set BMP_SW2_FL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set BMP_SW2_FL__BYP, CYREG_PRT4_BYP
.set BMP_SW2_FL__CTL, CYREG_PRT4_CTL
.set BMP_SW2_FL__DM0, CYREG_PRT4_DM0
.set BMP_SW2_FL__DM1, CYREG_PRT4_DM1
.set BMP_SW2_FL__DM2, CYREG_PRT4_DM2
.set BMP_SW2_FL__DR, CYREG_PRT4_DR
.set BMP_SW2_FL__INP_DIS, CYREG_PRT4_INP_DIS
.set BMP_SW2_FL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set BMP_SW2_FL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set BMP_SW2_FL__LCD_EN, CYREG_PRT4_LCD_EN
.set BMP_SW2_FL__MASK, 0x40
.set BMP_SW2_FL__PORT, 4
.set BMP_SW2_FL__PRT, CYREG_PRT4_PRT
.set BMP_SW2_FL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set BMP_SW2_FL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set BMP_SW2_FL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set BMP_SW2_FL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set BMP_SW2_FL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set BMP_SW2_FL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set BMP_SW2_FL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set BMP_SW2_FL__PS, CYREG_PRT4_PS
.set BMP_SW2_FL__SHIFT, 6
.set BMP_SW2_FL__SLW, CYREG_PRT4_SLW

/* BMP_SW3_LF */
.set BMP_SW3_LF__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set BMP_SW3_LF__0__MASK, 0x80
.set BMP_SW3_LF__0__PC, CYREG_PRT4_PC7
.set BMP_SW3_LF__0__PORT, 4
.set BMP_SW3_LF__0__SHIFT, 7
.set BMP_SW3_LF__AG, CYREG_PRT4_AG
.set BMP_SW3_LF__AMUX, CYREG_PRT4_AMUX
.set BMP_SW3_LF__BIE, CYREG_PRT4_BIE
.set BMP_SW3_LF__BIT_MASK, CYREG_PRT4_BIT_MASK
.set BMP_SW3_LF__BYP, CYREG_PRT4_BYP
.set BMP_SW3_LF__CTL, CYREG_PRT4_CTL
.set BMP_SW3_LF__DM0, CYREG_PRT4_DM0
.set BMP_SW3_LF__DM1, CYREG_PRT4_DM1
.set BMP_SW3_LF__DM2, CYREG_PRT4_DM2
.set BMP_SW3_LF__DR, CYREG_PRT4_DR
.set BMP_SW3_LF__INP_DIS, CYREG_PRT4_INP_DIS
.set BMP_SW3_LF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set BMP_SW3_LF__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set BMP_SW3_LF__LCD_EN, CYREG_PRT4_LCD_EN
.set BMP_SW3_LF__MASK, 0x80
.set BMP_SW3_LF__PORT, 4
.set BMP_SW3_LF__PRT, CYREG_PRT4_PRT
.set BMP_SW3_LF__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set BMP_SW3_LF__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set BMP_SW3_LF__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set BMP_SW3_LF__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set BMP_SW3_LF__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set BMP_SW3_LF__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set BMP_SW3_LF__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set BMP_SW3_LF__PS, CYREG_PRT4_PS
.set BMP_SW3_LF__SHIFT, 7
.set BMP_SW3_LF__SLW, CYREG_PRT4_SLW

/* BMP_SW4_LR */
.set BMP_SW4_LR__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set BMP_SW4_LR__0__MASK, 0x40
.set BMP_SW4_LR__0__PC, CYREG_PRT12_PC6
.set BMP_SW4_LR__0__PORT, 12
.set BMP_SW4_LR__0__SHIFT, 6
.set BMP_SW4_LR__AG, CYREG_PRT12_AG
.set BMP_SW4_LR__BIE, CYREG_PRT12_BIE
.set BMP_SW4_LR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BMP_SW4_LR__BYP, CYREG_PRT12_BYP
.set BMP_SW4_LR__DM0, CYREG_PRT12_DM0
.set BMP_SW4_LR__DM1, CYREG_PRT12_DM1
.set BMP_SW4_LR__DM2, CYREG_PRT12_DM2
.set BMP_SW4_LR__DR, CYREG_PRT12_DR
.set BMP_SW4_LR__INP_DIS, CYREG_PRT12_INP_DIS
.set BMP_SW4_LR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BMP_SW4_LR__MASK, 0x40
.set BMP_SW4_LR__PORT, 12
.set BMP_SW4_LR__PRT, CYREG_PRT12_PRT
.set BMP_SW4_LR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BMP_SW4_LR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BMP_SW4_LR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BMP_SW4_LR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BMP_SW4_LR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BMP_SW4_LR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BMP_SW4_LR__PS, CYREG_PRT12_PS
.set BMP_SW4_LR__SHIFT, 6
.set BMP_SW4_LR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BMP_SW4_LR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BMP_SW4_LR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BMP_SW4_LR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BMP_SW4_LR__SLW, CYREG_PRT12_SLW

/* BMP_SW5_RL */
.set BMP_SW5_RL__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set BMP_SW5_RL__0__MASK, 0x80
.set BMP_SW5_RL__0__PC, CYREG_PRT1_PC7
.set BMP_SW5_RL__0__PORT, 1
.set BMP_SW5_RL__0__SHIFT, 7
.set BMP_SW5_RL__AG, CYREG_PRT1_AG
.set BMP_SW5_RL__AMUX, CYREG_PRT1_AMUX
.set BMP_SW5_RL__BIE, CYREG_PRT1_BIE
.set BMP_SW5_RL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BMP_SW5_RL__BYP, CYREG_PRT1_BYP
.set BMP_SW5_RL__CTL, CYREG_PRT1_CTL
.set BMP_SW5_RL__DM0, CYREG_PRT1_DM0
.set BMP_SW5_RL__DM1, CYREG_PRT1_DM1
.set BMP_SW5_RL__DM2, CYREG_PRT1_DM2
.set BMP_SW5_RL__DR, CYREG_PRT1_DR
.set BMP_SW5_RL__INP_DIS, CYREG_PRT1_INP_DIS
.set BMP_SW5_RL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BMP_SW5_RL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BMP_SW5_RL__LCD_EN, CYREG_PRT1_LCD_EN
.set BMP_SW5_RL__MASK, 0x80
.set BMP_SW5_RL__PORT, 1
.set BMP_SW5_RL__PRT, CYREG_PRT1_PRT
.set BMP_SW5_RL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BMP_SW5_RL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BMP_SW5_RL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BMP_SW5_RL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BMP_SW5_RL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BMP_SW5_RL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BMP_SW5_RL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BMP_SW5_RL__PS, CYREG_PRT1_PS
.set BMP_SW5_RL__SHIFT, 7
.set BMP_SW5_RL__SLW, CYREG_PRT1_SLW

/* BMP_SW6_RR */
.set BMP_SW6_RR__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set BMP_SW6_RR__0__MASK, 0x10
.set BMP_SW6_RR__0__PC, CYREG_PRT3_PC4
.set BMP_SW6_RR__0__PORT, 3
.set BMP_SW6_RR__0__SHIFT, 4
.set BMP_SW6_RR__AG, CYREG_PRT3_AG
.set BMP_SW6_RR__AMUX, CYREG_PRT3_AMUX
.set BMP_SW6_RR__BIE, CYREG_PRT3_BIE
.set BMP_SW6_RR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BMP_SW6_RR__BYP, CYREG_PRT3_BYP
.set BMP_SW6_RR__CTL, CYREG_PRT3_CTL
.set BMP_SW6_RR__DM0, CYREG_PRT3_DM0
.set BMP_SW6_RR__DM1, CYREG_PRT3_DM1
.set BMP_SW6_RR__DM2, CYREG_PRT3_DM2
.set BMP_SW6_RR__DR, CYREG_PRT3_DR
.set BMP_SW6_RR__INP_DIS, CYREG_PRT3_INP_DIS
.set BMP_SW6_RR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BMP_SW6_RR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BMP_SW6_RR__LCD_EN, CYREG_PRT3_LCD_EN
.set BMP_SW6_RR__MASK, 0x10
.set BMP_SW6_RR__PORT, 3
.set BMP_SW6_RR__PRT, CYREG_PRT3_PRT
.set BMP_SW6_RR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BMP_SW6_RR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BMP_SW6_RR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BMP_SW6_RR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BMP_SW6_RR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BMP_SW6_RR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BMP_SW6_RR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BMP_SW6_RR__PS, CYREG_PRT3_PS
.set BMP_SW6_RR__SHIFT, 4
.set BMP_SW6_RR__SLW, CYREG_PRT3_SLW

/* CycleStart */
.set CycleStart__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set CycleStart__0__MASK, 0x20
.set CycleStart__0__PC, CYREG_PRT0_PC5
.set CycleStart__0__PORT, 0
.set CycleStart__0__SHIFT, 5
.set CycleStart__AG, CYREG_PRT0_AG
.set CycleStart__AMUX, CYREG_PRT0_AMUX
.set CycleStart__BIE, CYREG_PRT0_BIE
.set CycleStart__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CycleStart__BYP, CYREG_PRT0_BYP
.set CycleStart__CTL, CYREG_PRT0_CTL
.set CycleStart__DM0, CYREG_PRT0_DM0
.set CycleStart__DM1, CYREG_PRT0_DM1
.set CycleStart__DM2, CYREG_PRT0_DM2
.set CycleStart__DR, CYREG_PRT0_DR
.set CycleStart__INP_DIS, CYREG_PRT0_INP_DIS
.set CycleStart__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CycleStart__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CycleStart__LCD_EN, CYREG_PRT0_LCD_EN
.set CycleStart__MASK, 0x20
.set CycleStart__PORT, 0
.set CycleStart__PRT, CYREG_PRT0_PRT
.set CycleStart__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CycleStart__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CycleStart__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CycleStart__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CycleStart__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CycleStart__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CycleStart__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CycleStart__PS, CYREG_PRT0_PS
.set CycleStart__SHIFT, 5
.set CycleStart__SLW, CYREG_PRT0_SLW

/* Dist3_Rear */
.set Dist3_Rear__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Dist3_Rear__0__MASK, 0x08
.set Dist3_Rear__0__PC, CYREG_PRT4_PC3
.set Dist3_Rear__0__PORT, 4
.set Dist3_Rear__0__SHIFT, 3
.set Dist3_Rear__AG, CYREG_PRT4_AG
.set Dist3_Rear__AMUX, CYREG_PRT4_AMUX
.set Dist3_Rear__BIE, CYREG_PRT4_BIE
.set Dist3_Rear__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Dist3_Rear__BYP, CYREG_PRT4_BYP
.set Dist3_Rear__CTL, CYREG_PRT4_CTL
.set Dist3_Rear__DM0, CYREG_PRT4_DM0
.set Dist3_Rear__DM1, CYREG_PRT4_DM1
.set Dist3_Rear__DM2, CYREG_PRT4_DM2
.set Dist3_Rear__DR, CYREG_PRT4_DR
.set Dist3_Rear__INP_DIS, CYREG_PRT4_INP_DIS
.set Dist3_Rear__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Dist3_Rear__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Dist3_Rear__LCD_EN, CYREG_PRT4_LCD_EN
.set Dist3_Rear__MASK, 0x08
.set Dist3_Rear__PORT, 4
.set Dist3_Rear__PRT, CYREG_PRT4_PRT
.set Dist3_Rear__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Dist3_Rear__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Dist3_Rear__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Dist3_Rear__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Dist3_Rear__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Dist3_Rear__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Dist3_Rear__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Dist3_Rear__PS, CYREG_PRT4_PS
.set Dist3_Rear__SHIFT, 3
.set Dist3_Rear__SLW, CYREG_PRT4_SLW

/* Dist6_PVM1 */
.set Dist6_PVM1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Dist6_PVM1__0__MASK, 0x01
.set Dist6_PVM1__0__PC, CYREG_PRT4_PC0
.set Dist6_PVM1__0__PORT, 4
.set Dist6_PVM1__0__SHIFT, 0
.set Dist6_PVM1__AG, CYREG_PRT4_AG
.set Dist6_PVM1__AMUX, CYREG_PRT4_AMUX
.set Dist6_PVM1__BIE, CYREG_PRT4_BIE
.set Dist6_PVM1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Dist6_PVM1__BYP, CYREG_PRT4_BYP
.set Dist6_PVM1__CTL, CYREG_PRT4_CTL
.set Dist6_PVM1__DM0, CYREG_PRT4_DM0
.set Dist6_PVM1__DM1, CYREG_PRT4_DM1
.set Dist6_PVM1__DM2, CYREG_PRT4_DM2
.set Dist6_PVM1__DR, CYREG_PRT4_DR
.set Dist6_PVM1__INP_DIS, CYREG_PRT4_INP_DIS
.set Dist6_PVM1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Dist6_PVM1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Dist6_PVM1__LCD_EN, CYREG_PRT4_LCD_EN
.set Dist6_PVM1__MASK, 0x01
.set Dist6_PVM1__PORT, 4
.set Dist6_PVM1__PRT, CYREG_PRT4_PRT
.set Dist6_PVM1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Dist6_PVM1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Dist6_PVM1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Dist6_PVM1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Dist6_PVM1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Dist6_PVM1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Dist6_PVM1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Dist6_PVM1__PS, CYREG_PRT4_PS
.set Dist6_PVM1__SHIFT, 0
.set Dist6_PVM1__SLW, CYREG_PRT4_SLW

/* Dist1_Front */
.set Dist1_Front__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set Dist1_Front__0__MASK, 0x20
.set Dist1_Front__0__PC, CYREG_PRT4_PC5
.set Dist1_Front__0__PORT, 4
.set Dist1_Front__0__SHIFT, 5
.set Dist1_Front__AG, CYREG_PRT4_AG
.set Dist1_Front__AMUX, CYREG_PRT4_AMUX
.set Dist1_Front__BIE, CYREG_PRT4_BIE
.set Dist1_Front__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Dist1_Front__BYP, CYREG_PRT4_BYP
.set Dist1_Front__CTL, CYREG_PRT4_CTL
.set Dist1_Front__DM0, CYREG_PRT4_DM0
.set Dist1_Front__DM1, CYREG_PRT4_DM1
.set Dist1_Front__DM2, CYREG_PRT4_DM2
.set Dist1_Front__DR, CYREG_PRT4_DR
.set Dist1_Front__INP_DIS, CYREG_PRT4_INP_DIS
.set Dist1_Front__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Dist1_Front__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Dist1_Front__LCD_EN, CYREG_PRT4_LCD_EN
.set Dist1_Front__MASK, 0x20
.set Dist1_Front__PORT, 4
.set Dist1_Front__PRT, CYREG_PRT4_PRT
.set Dist1_Front__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Dist1_Front__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Dist1_Front__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Dist1_Front__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Dist1_Front__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Dist1_Front__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Dist1_Front__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Dist1_Front__PS, CYREG_PRT4_PS
.set Dist1_Front__SHIFT, 5
.set Dist1_Front__SLW, CYREG_PRT4_SLW

/* MOTOR_FAULT */
.set MOTOR_FAULT__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set MOTOR_FAULT__0__MASK, 0x01
.set MOTOR_FAULT__0__PC, CYREG_PRT2_PC0
.set MOTOR_FAULT__0__PORT, 2
.set MOTOR_FAULT__0__SHIFT, 0
.set MOTOR_FAULT__AG, CYREG_PRT2_AG
.set MOTOR_FAULT__AMUX, CYREG_PRT2_AMUX
.set MOTOR_FAULT__BIE, CYREG_PRT2_BIE
.set MOTOR_FAULT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOTOR_FAULT__BYP, CYREG_PRT2_BYP
.set MOTOR_FAULT__CTL, CYREG_PRT2_CTL
.set MOTOR_FAULT__DM0, CYREG_PRT2_DM0
.set MOTOR_FAULT__DM1, CYREG_PRT2_DM1
.set MOTOR_FAULT__DM2, CYREG_PRT2_DM2
.set MOTOR_FAULT__DR, CYREG_PRT2_DR
.set MOTOR_FAULT__INP_DIS, CYREG_PRT2_INP_DIS
.set MOTOR_FAULT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOTOR_FAULT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOTOR_FAULT__LCD_EN, CYREG_PRT2_LCD_EN
.set MOTOR_FAULT__MASK, 0x01
.set MOTOR_FAULT__PORT, 2
.set MOTOR_FAULT__PRT, CYREG_PRT2_PRT
.set MOTOR_FAULT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOTOR_FAULT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOTOR_FAULT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOTOR_FAULT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOTOR_FAULT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOTOR_FAULT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOTOR_FAULT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOTOR_FAULT__PS, CYREG_PRT2_PS
.set MOTOR_FAULT__SHIFT, 0
.set MOTOR_FAULT__SLW, CYREG_PRT2_SLW

/* Sonr_TRG_x4 */
.set Sonr_TRG_x4__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Sonr_TRG_x4__0__MASK, 0x10
.set Sonr_TRG_x4__0__PC, CYREG_PRT12_PC4
.set Sonr_TRG_x4__0__PORT, 12
.set Sonr_TRG_x4__0__SHIFT, 4
.set Sonr_TRG_x4__AG, CYREG_PRT12_AG
.set Sonr_TRG_x4__BIE, CYREG_PRT12_BIE
.set Sonr_TRG_x4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Sonr_TRG_x4__BYP, CYREG_PRT12_BYP
.set Sonr_TRG_x4__DM0, CYREG_PRT12_DM0
.set Sonr_TRG_x4__DM1, CYREG_PRT12_DM1
.set Sonr_TRG_x4__DM2, CYREG_PRT12_DM2
.set Sonr_TRG_x4__DR, CYREG_PRT12_DR
.set Sonr_TRG_x4__INP_DIS, CYREG_PRT12_INP_DIS
.set Sonr_TRG_x4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Sonr_TRG_x4__MASK, 0x10
.set Sonr_TRG_x4__PORT, 12
.set Sonr_TRG_x4__PRT, CYREG_PRT12_PRT
.set Sonr_TRG_x4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Sonr_TRG_x4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Sonr_TRG_x4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Sonr_TRG_x4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Sonr_TRG_x4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Sonr_TRG_x4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Sonr_TRG_x4__PS, CYREG_PRT12_PS
.set Sonr_TRG_x4__SHIFT, 4
.set Sonr_TRG_x4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Sonr_TRG_x4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Sonr_TRG_x4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Sonr_TRG_x4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Sonr_TRG_x4__SLW, CYREG_PRT12_SLW

/* Timer_cycle_TimerUDB */
.set Timer_cycle_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_cycle_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_cycle_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_cycle_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Timer_cycle_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_cycle_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_cycle_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_cycle_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_cycle_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_cycle_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Timer_cycle_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_cycle_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_cycle_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* motor_enc_0 */
.set motor_enc_0_motor_enc_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set motor_enc_0_motor_enc_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set motor_enc_0_motor_enc_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set motor_enc_0_motor_enc_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set motor_enc_0_motor_enc_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set motor_enc_0_motor_enc_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set motor_enc_0_motor_enc_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set motor_enc_0_motor_enc_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set motor_enc_0_motor_enc_u0__A0_REG, CYREG_B0_UDB08_A0
.set motor_enc_0_motor_enc_u0__A1_REG, CYREG_B0_UDB08_A1
.set motor_enc_0_motor_enc_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set motor_enc_0_motor_enc_u0__D0_REG, CYREG_B0_UDB08_D0
.set motor_enc_0_motor_enc_u0__D1_REG, CYREG_B0_UDB08_D1
.set motor_enc_0_motor_enc_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set motor_enc_0_motor_enc_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set motor_enc_0_motor_enc_u0__F0_REG, CYREG_B0_UDB08_F0
.set motor_enc_0_motor_enc_u0__F1_REG, CYREG_B0_UDB08_F1
.set motor_enc_0_motor_enc_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set motor_enc_0_motor_enc_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set motor_enc_0_motor_enc_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set motor_enc_0_motor_enc_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set motor_enc_0_motor_enc_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set motor_enc_0_motor_enc_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set motor_enc_0_motor_enc_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set motor_enc_0_motor_enc_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set motor_enc_0_motor_enc_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set motor_enc_0_motor_enc_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set motor_enc_0_motor_enc_u1__A0_REG, CYREG_B0_UDB09_A0
.set motor_enc_0_motor_enc_u1__A1_REG, CYREG_B0_UDB09_A1
.set motor_enc_0_motor_enc_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set motor_enc_0_motor_enc_u1__D0_REG, CYREG_B0_UDB09_D0
.set motor_enc_0_motor_enc_u1__D1_REG, CYREG_B0_UDB09_D1
.set motor_enc_0_motor_enc_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set motor_enc_0_motor_enc_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set motor_enc_0_motor_enc_u1__F0_REG, CYREG_B0_UDB09_F0
.set motor_enc_0_motor_enc_u1__F1_REG, CYREG_B0_UDB09_F1
.set motor_enc_0_motor_enc_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set motor_enc_0_motor_enc_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* motor_enc_1 */
.set motor_enc_1_motor_enc_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set motor_enc_1_motor_enc_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set motor_enc_1_motor_enc_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set motor_enc_1_motor_enc_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set motor_enc_1_motor_enc_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set motor_enc_1_motor_enc_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set motor_enc_1_motor_enc_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set motor_enc_1_motor_enc_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set motor_enc_1_motor_enc_u0__A0_REG, CYREG_B1_UDB06_A0
.set motor_enc_1_motor_enc_u0__A1_REG, CYREG_B1_UDB06_A1
.set motor_enc_1_motor_enc_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set motor_enc_1_motor_enc_u0__D0_REG, CYREG_B1_UDB06_D0
.set motor_enc_1_motor_enc_u0__D1_REG, CYREG_B1_UDB06_D1
.set motor_enc_1_motor_enc_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set motor_enc_1_motor_enc_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set motor_enc_1_motor_enc_u0__F0_REG, CYREG_B1_UDB06_F0
.set motor_enc_1_motor_enc_u0__F1_REG, CYREG_B1_UDB06_F1
.set motor_enc_1_motor_enc_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set motor_enc_1_motor_enc_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set motor_enc_1_motor_enc_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set motor_enc_1_motor_enc_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set motor_enc_1_motor_enc_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set motor_enc_1_motor_enc_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set motor_enc_1_motor_enc_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set motor_enc_1_motor_enc_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set motor_enc_1_motor_enc_u1__A0_REG, CYREG_B1_UDB07_A0
.set motor_enc_1_motor_enc_u1__A1_REG, CYREG_B1_UDB07_A1
.set motor_enc_1_motor_enc_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set motor_enc_1_motor_enc_u1__D0_REG, CYREG_B1_UDB07_D0
.set motor_enc_1_motor_enc_u1__D1_REG, CYREG_B1_UDB07_D1
.set motor_enc_1_motor_enc_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set motor_enc_1_motor_enc_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set motor_enc_1_motor_enc_u1__F0_REG, CYREG_B1_UDB07_F0
.set motor_enc_1_motor_enc_u1__F1_REG, CYREG_B1_UDB07_F1

/* motor_enc_2 */
.set motor_enc_2_motor_enc_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set motor_enc_2_motor_enc_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set motor_enc_2_motor_enc_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set motor_enc_2_motor_enc_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set motor_enc_2_motor_enc_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set motor_enc_2_motor_enc_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set motor_enc_2_motor_enc_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set motor_enc_2_motor_enc_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set motor_enc_2_motor_enc_u0__A0_REG, CYREG_B1_UDB04_A0
.set motor_enc_2_motor_enc_u0__A1_REG, CYREG_B1_UDB04_A1
.set motor_enc_2_motor_enc_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set motor_enc_2_motor_enc_u0__D0_REG, CYREG_B1_UDB04_D0
.set motor_enc_2_motor_enc_u0__D1_REG, CYREG_B1_UDB04_D1
.set motor_enc_2_motor_enc_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set motor_enc_2_motor_enc_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set motor_enc_2_motor_enc_u0__F0_REG, CYREG_B1_UDB04_F0
.set motor_enc_2_motor_enc_u0__F1_REG, CYREG_B1_UDB04_F1
.set motor_enc_2_motor_enc_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set motor_enc_2_motor_enc_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set motor_enc_2_motor_enc_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set motor_enc_2_motor_enc_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set motor_enc_2_motor_enc_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set motor_enc_2_motor_enc_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set motor_enc_2_motor_enc_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set motor_enc_2_motor_enc_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set motor_enc_2_motor_enc_u1__A0_REG, CYREG_B1_UDB05_A0
.set motor_enc_2_motor_enc_u1__A1_REG, CYREG_B1_UDB05_A1
.set motor_enc_2_motor_enc_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set motor_enc_2_motor_enc_u1__D0_REG, CYREG_B1_UDB05_D0
.set motor_enc_2_motor_enc_u1__D1_REG, CYREG_B1_UDB05_D1
.set motor_enc_2_motor_enc_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set motor_enc_2_motor_enc_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set motor_enc_2_motor_enc_u1__F0_REG, CYREG_B1_UDB05_F0
.set motor_enc_2_motor_enc_u1__F1_REG, CYREG_B1_UDB05_F1
.set motor_enc_2_motor_enc_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set motor_enc_2_motor_enc_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* motor_enc_3 */
.set motor_enc_3_motor_enc_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set motor_enc_3_motor_enc_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set motor_enc_3_motor_enc_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set motor_enc_3_motor_enc_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set motor_enc_3_motor_enc_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set motor_enc_3_motor_enc_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set motor_enc_3_motor_enc_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set motor_enc_3_motor_enc_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set motor_enc_3_motor_enc_u0__A0_REG, CYREG_B0_UDB04_A0
.set motor_enc_3_motor_enc_u0__A1_REG, CYREG_B0_UDB04_A1
.set motor_enc_3_motor_enc_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set motor_enc_3_motor_enc_u0__D0_REG, CYREG_B0_UDB04_D0
.set motor_enc_3_motor_enc_u0__D1_REG, CYREG_B0_UDB04_D1
.set motor_enc_3_motor_enc_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set motor_enc_3_motor_enc_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set motor_enc_3_motor_enc_u0__F0_REG, CYREG_B0_UDB04_F0
.set motor_enc_3_motor_enc_u0__F1_REG, CYREG_B0_UDB04_F1
.set motor_enc_3_motor_enc_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set motor_enc_3_motor_enc_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set motor_enc_3_motor_enc_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set motor_enc_3_motor_enc_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set motor_enc_3_motor_enc_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set motor_enc_3_motor_enc_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set motor_enc_3_motor_enc_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set motor_enc_3_motor_enc_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set motor_enc_3_motor_enc_u1__A0_REG, CYREG_B0_UDB05_A0
.set motor_enc_3_motor_enc_u1__A1_REG, CYREG_B0_UDB05_A1
.set motor_enc_3_motor_enc_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set motor_enc_3_motor_enc_u1__D0_REG, CYREG_B0_UDB05_D0
.set motor_enc_3_motor_enc_u1__D1_REG, CYREG_B0_UDB05_D1
.set motor_enc_3_motor_enc_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set motor_enc_3_motor_enc_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set motor_enc_3_motor_enc_u1__F0_REG, CYREG_B0_UDB05_F0
.set motor_enc_3_motor_enc_u1__F1_REG, CYREG_B0_UDB05_F1
.set motor_enc_3_motor_enc_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set motor_enc_3_motor_enc_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x00
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x01
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x01

/* KeisokuTimer_isr */
.set KeisokuTimer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set KeisokuTimer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set KeisokuTimer_isr__INTC_MASK, 0x20000
.set KeisokuTimer_isr__INTC_NUMBER, 17
.set KeisokuTimer_isr__INTC_PRIOR_NUM, 7
.set KeisokuTimer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set KeisokuTimer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set KeisokuTimer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* KeisokuTimer_TimerHW */
.set KeisokuTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set KeisokuTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set KeisokuTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set KeisokuTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set KeisokuTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set KeisokuTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set KeisokuTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set KeisokuTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set KeisokuTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set KeisokuTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set KeisokuTimer_TimerHW__PM_ACT_MSK, 0x01
.set KeisokuTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set KeisokuTimer_TimerHW__PM_STBY_MSK, 0x01
.set KeisokuTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set KeisokuTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set KeisokuTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* dist8_SW_DET */
.set dist8_SW_DET__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set dist8_SW_DET__0__MASK, 0x04
.set dist8_SW_DET__0__PC, CYREG_PRT4_PC2
.set dist8_SW_DET__0__PORT, 4
.set dist8_SW_DET__0__SHIFT, 2
.set dist8_SW_DET__AG, CYREG_PRT4_AG
.set dist8_SW_DET__AMUX, CYREG_PRT4_AMUX
.set dist8_SW_DET__BIE, CYREG_PRT4_BIE
.set dist8_SW_DET__BIT_MASK, CYREG_PRT4_BIT_MASK
.set dist8_SW_DET__BYP, CYREG_PRT4_BYP
.set dist8_SW_DET__CTL, CYREG_PRT4_CTL
.set dist8_SW_DET__DM0, CYREG_PRT4_DM0
.set dist8_SW_DET__DM1, CYREG_PRT4_DM1
.set dist8_SW_DET__DM2, CYREG_PRT4_DM2
.set dist8_SW_DET__DR, CYREG_PRT4_DR
.set dist8_SW_DET__INP_DIS, CYREG_PRT4_INP_DIS
.set dist8_SW_DET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set dist8_SW_DET__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set dist8_SW_DET__LCD_EN, CYREG_PRT4_LCD_EN
.set dist8_SW_DET__MASK, 0x04
.set dist8_SW_DET__PORT, 4
.set dist8_SW_DET__PRT, CYREG_PRT4_PRT
.set dist8_SW_DET__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set dist8_SW_DET__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set dist8_SW_DET__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set dist8_SW_DET__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set dist8_SW_DET__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set dist8_SW_DET__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set dist8_SW_DET__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set dist8_SW_DET__PS, CYREG_PRT4_PS
.set dist8_SW_DET__SHIFT, 2
.set dist8_SW_DET__SLW, CYREG_PRT4_SLW

/* motor_en_reg */
.set motor_en_reg_Sync_ctrl_reg__0__MASK, 0x01
.set motor_en_reg_Sync_ctrl_reg__0__POS, 0
.set motor_en_reg_Sync_ctrl_reg__1__MASK, 0x02
.set motor_en_reg_Sync_ctrl_reg__1__POS, 1
.set motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set motor_en_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set motor_en_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set motor_en_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set motor_en_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set motor_en_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set motor_en_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set motor_en_reg_Sync_ctrl_reg__2__MASK, 0x04
.set motor_en_reg_Sync_ctrl_reg__2__POS, 2
.set motor_en_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set motor_en_reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set motor_en_reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set motor_en_reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set motor_en_reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set motor_en_reg_Sync_ctrl_reg__MASK, 0x07
.set motor_en_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set motor_en_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set motor_en_reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Dist4_PVM_CUR */
.set Dist4_PVM_CUR__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dist4_PVM_CUR__0__MASK, 0x40
.set Dist4_PVM_CUR__0__PC, CYREG_PRT3_PC6
.set Dist4_PVM_CUR__0__PORT, 3
.set Dist4_PVM_CUR__0__SHIFT, 6
.set Dist4_PVM_CUR__AG, CYREG_PRT3_AG
.set Dist4_PVM_CUR__AMUX, CYREG_PRT3_AMUX
.set Dist4_PVM_CUR__BIE, CYREG_PRT3_BIE
.set Dist4_PVM_CUR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Dist4_PVM_CUR__BYP, CYREG_PRT3_BYP
.set Dist4_PVM_CUR__CTL, CYREG_PRT3_CTL
.set Dist4_PVM_CUR__DM0, CYREG_PRT3_DM0
.set Dist4_PVM_CUR__DM1, CYREG_PRT3_DM1
.set Dist4_PVM_CUR__DM2, CYREG_PRT3_DM2
.set Dist4_PVM_CUR__DR, CYREG_PRT3_DR
.set Dist4_PVM_CUR__INP_DIS, CYREG_PRT3_INP_DIS
.set Dist4_PVM_CUR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Dist4_PVM_CUR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Dist4_PVM_CUR__LCD_EN, CYREG_PRT3_LCD_EN
.set Dist4_PVM_CUR__MASK, 0x40
.set Dist4_PVM_CUR__PORT, 3
.set Dist4_PVM_CUR__PRT, CYREG_PRT3_PRT
.set Dist4_PVM_CUR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Dist4_PVM_CUR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Dist4_PVM_CUR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Dist4_PVM_CUR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Dist4_PVM_CUR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Dist4_PVM_CUR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Dist4_PVM_CUR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Dist4_PVM_CUR__PS, CYREG_PRT3_PS
.set Dist4_PVM_CUR__SHIFT, 6
.set Dist4_PVM_CUR__SLW, CYREG_PRT3_SLW

/* SubCycleStart */
.set SubCycleStart__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SubCycleStart__0__MASK, 0x40
.set SubCycleStart__0__PC, CYREG_PRT0_PC6
.set SubCycleStart__0__PORT, 0
.set SubCycleStart__0__SHIFT, 6
.set SubCycleStart__AG, CYREG_PRT0_AG
.set SubCycleStart__AMUX, CYREG_PRT0_AMUX
.set SubCycleStart__BIE, CYREG_PRT0_BIE
.set SubCycleStart__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SubCycleStart__BYP, CYREG_PRT0_BYP
.set SubCycleStart__CTL, CYREG_PRT0_CTL
.set SubCycleStart__DM0, CYREG_PRT0_DM0
.set SubCycleStart__DM1, CYREG_PRT0_DM1
.set SubCycleStart__DM2, CYREG_PRT0_DM2
.set SubCycleStart__DR, CYREG_PRT0_DR
.set SubCycleStart__INP_DIS, CYREG_PRT0_INP_DIS
.set SubCycleStart__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SubCycleStart__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SubCycleStart__LCD_EN, CYREG_PRT0_LCD_EN
.set SubCycleStart__MASK, 0x40
.set SubCycleStart__PORT, 0
.set SubCycleStart__PRT, CYREG_PRT0_PRT
.set SubCycleStart__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SubCycleStart__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SubCycleStart__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SubCycleStart__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SubCycleStart__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SubCycleStart__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SubCycleStart__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SubCycleStart__PS, CYREG_PRT0_PS
.set SubCycleStart__SHIFT, 6
.set SubCycleStart__SLW, CYREG_PRT0_SLW

/* sub_cycle_int */
.set sub_cycle_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set sub_cycle_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set sub_cycle_int__INTC_MASK, 0x40000
.set sub_cycle_int__INTC_NUMBER, 18
.set sub_cycle_int__INTC_PRIOR_NUM, 7
.set sub_cycle_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set sub_cycle_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set sub_cycle_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BMP_SW7_rightR */
.set BMP_SW7_rightR__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set BMP_SW7_rightR__0__MASK, 0x08
.set BMP_SW7_rightR__0__PC, CYREG_PRT3_PC3
.set BMP_SW7_rightR__0__PORT, 3
.set BMP_SW7_rightR__0__SHIFT, 3
.set BMP_SW7_rightR__AG, CYREG_PRT3_AG
.set BMP_SW7_rightR__AMUX, CYREG_PRT3_AMUX
.set BMP_SW7_rightR__BIE, CYREG_PRT3_BIE
.set BMP_SW7_rightR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BMP_SW7_rightR__BYP, CYREG_PRT3_BYP
.set BMP_SW7_rightR__CTL, CYREG_PRT3_CTL
.set BMP_SW7_rightR__DM0, CYREG_PRT3_DM0
.set BMP_SW7_rightR__DM1, CYREG_PRT3_DM1
.set BMP_SW7_rightR__DM2, CYREG_PRT3_DM2
.set BMP_SW7_rightR__DR, CYREG_PRT3_DR
.set BMP_SW7_rightR__INP_DIS, CYREG_PRT3_INP_DIS
.set BMP_SW7_rightR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BMP_SW7_rightR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BMP_SW7_rightR__LCD_EN, CYREG_PRT3_LCD_EN
.set BMP_SW7_rightR__MASK, 0x08
.set BMP_SW7_rightR__PORT, 3
.set BMP_SW7_rightR__PRT, CYREG_PRT3_PRT
.set BMP_SW7_rightR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BMP_SW7_rightR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BMP_SW7_rightR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BMP_SW7_rightR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BMP_SW7_rightR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BMP_SW7_rightR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BMP_SW7_rightR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BMP_SW7_rightR__PS, CYREG_PRT3_PS
.set BMP_SW7_rightR__SHIFT, 3
.set BMP_SW7_rightR__SLW, CYREG_PRT3_SLW

/* Timer_sub_cycle_TimerHW */
.set Timer_sub_cycle_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_sub_cycle_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_sub_cycle_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_sub_cycle_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_sub_cycle_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_sub_cycle_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_sub_cycle_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_sub_cycle_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_sub_cycle_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_sub_cycle_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_sub_cycle_TimerHW__PM_ACT_MSK, 0x02
.set Timer_sub_cycle_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_sub_cycle_TimerHW__PM_STBY_MSK, 0x02
.set Timer_sub_cycle_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_sub_cycle_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_sub_cycle_TimerHW__SR0, CYREG_TMR1_SR0

/* motor_contl_reg_0 */
.set motor_contl_reg_0_Sync_ctrl_reg__0__MASK, 0x01
.set motor_contl_reg_0_Sync_ctrl_reg__0__POS, 0
.set motor_contl_reg_0_Sync_ctrl_reg__1__MASK, 0x02
.set motor_contl_reg_0_Sync_ctrl_reg__1__POS, 1
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set motor_contl_reg_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set motor_contl_reg_0_Sync_ctrl_reg__2__MASK, 0x04
.set motor_contl_reg_0_Sync_ctrl_reg__2__POS, 2
.set motor_contl_reg_0_Sync_ctrl_reg__3__MASK, 0x08
.set motor_contl_reg_0_Sync_ctrl_reg__3__POS, 3
.set motor_contl_reg_0_Sync_ctrl_reg__4__MASK, 0x10
.set motor_contl_reg_0_Sync_ctrl_reg__4__POS, 4
.set motor_contl_reg_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set motor_contl_reg_0_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set motor_contl_reg_0_Sync_ctrl_reg__MASK, 0x1F
.set motor_contl_reg_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set motor_contl_reg_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set motor_contl_reg_0_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* motor_contl_reg_1 */
.set motor_contl_reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set motor_contl_reg_1_Sync_ctrl_reg__0__POS, 0
.set motor_contl_reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set motor_contl_reg_1_Sync_ctrl_reg__1__POS, 1
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set motor_contl_reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set motor_contl_reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set motor_contl_reg_1_Sync_ctrl_reg__2__POS, 2
.set motor_contl_reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set motor_contl_reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set motor_contl_reg_1_Sync_ctrl_reg__MASK, 0x07
.set motor_contl_reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set motor_contl_reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set motor_contl_reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* WDT_detect_com_err_TimerUDB */
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__0__POS, 0
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__2__POS, 2
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__3__POS, 3
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set WDT_detect_com_err_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Direct_dual_8bPWM_0 */
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A0_REG, CYREG_B0_UDB10_A0
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A1_REG, CYREG_B0_UDB10_A1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D0_REG, CYREG_B0_UDB10_D0
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D1_REG, CYREG_B0_UDB10_D1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F0_REG, CYREG_B0_UDB10_F0
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F1_REG, CYREG_B0_UDB10_F1
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* Direct_dual_8bPWM_1 */
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A0_REG, CYREG_B0_UDB03_A0
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A1_REG, CYREG_B0_UDB03_A1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D0_REG, CYREG_B0_UDB03_D0
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D1_REG, CYREG_B0_UDB03_D1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F0_REG, CYREG_B0_UDB03_F0
.set Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F1_REG, CYREG_B0_UDB03_F1

/* Dist_9_Detect_dwn_step */
.set Dist_9_Detect_dwn_step__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dist_9_Detect_dwn_step__0__MASK, 0x02
.set Dist_9_Detect_dwn_step__0__PC, CYREG_PRT0_PC1
.set Dist_9_Detect_dwn_step__0__PORT, 0
.set Dist_9_Detect_dwn_step__0__SHIFT, 1
.set Dist_9_Detect_dwn_step__AG, CYREG_PRT0_AG
.set Dist_9_Detect_dwn_step__AMUX, CYREG_PRT0_AMUX
.set Dist_9_Detect_dwn_step__BIE, CYREG_PRT0_BIE
.set Dist_9_Detect_dwn_step__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Dist_9_Detect_dwn_step__BYP, CYREG_PRT0_BYP
.set Dist_9_Detect_dwn_step__CTL, CYREG_PRT0_CTL
.set Dist_9_Detect_dwn_step__DM0, CYREG_PRT0_DM0
.set Dist_9_Detect_dwn_step__DM1, CYREG_PRT0_DM1
.set Dist_9_Detect_dwn_step__DM2, CYREG_PRT0_DM2
.set Dist_9_Detect_dwn_step__DR, CYREG_PRT0_DR
.set Dist_9_Detect_dwn_step__INP_DIS, CYREG_PRT0_INP_DIS
.set Dist_9_Detect_dwn_step__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Dist_9_Detect_dwn_step__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Dist_9_Detect_dwn_step__LCD_EN, CYREG_PRT0_LCD_EN
.set Dist_9_Detect_dwn_step__MASK, 0x02
.set Dist_9_Detect_dwn_step__PORT, 0
.set Dist_9_Detect_dwn_step__PRT, CYREG_PRT0_PRT
.set Dist_9_Detect_dwn_step__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Dist_9_Detect_dwn_step__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Dist_9_Detect_dwn_step__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Dist_9_Detect_dwn_step__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Dist_9_Detect_dwn_step__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Dist_9_Detect_dwn_step__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Dist_9_Detect_dwn_step__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Dist_9_Detect_dwn_step__PS, CYREG_PRT0_PS
.set Dist_9_Detect_dwn_step__SHIFT, 1
.set Dist_9_Detect_dwn_step__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E120069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
