{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699867587996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699867587997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 01:26:27 2023 " "Processing started: Mon Nov 13 01:26:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699867587997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867587997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867587997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699867588681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699867588681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssour/downloads/sevensegdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ssour/downloads/sevensegdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisplay " "Found entity 1: sevenSegDisplay" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssour/downloads/minialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ssour/downloads/minialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniALU " "Found entity 1: miniALU" {  } { { "../../../Downloads/miniALU.sv" "" { Text "C:/Users/ssour/Downloads/miniALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minialu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file minialu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniALU_top " "Found entity 1: miniALU_top" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minialu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file minialu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniALU_tb " "Found entity 1: miniALU_tb" {  } { { "miniALU_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssour/downloads/sevensegdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ssour/downloads/sevensegdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDigit " "Found entity 1: sevenSegDigit" {  } { { "../../../Downloads/sevenSegDigit.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdigit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdigit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDigit_tb " "Found entity 1: sevenSegDigit_tb" {  } { { "sevenSegDigit_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/sevenSegDigit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdigit_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdigit_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDigit_top " "Found entity 1: sevenSegDigit_top" {  } { { "sevenSegDigit_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/sevenSegDigit_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867599805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867599805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniALU_top " "Elaborating entity \"miniALU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699867599940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDisplay sevenSegDisplay:UUT " "Elaborating entity \"sevenSegDisplay\" for hierarchy \"sevenSegDisplay:UUT\"" {  } { { "miniALU_top.sv" "UUT" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867599943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisplay.sv(39) " "Verilog HDL assignment warning at sevenSegDisplay.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699867599945 "|miniALU_top|sevenSegDisplay:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisplay.sv(41) " "Verilog HDL assignment warning at sevenSegDisplay.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699867599945 "|miniALU_top|sevenSegDisplay:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisplay.sv(43) " "Verilog HDL assignment warning at sevenSegDisplay.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699867599945 "|miniALU_top|sevenSegDisplay:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisplay.sv(45) " "Verilog HDL assignment warning at sevenSegDisplay.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699867599945 "|miniALU_top|sevenSegDisplay:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisplay.sv(47) " "Verilog HDL assignment warning at sevenSegDisplay.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699867599945 "|miniALU_top|sevenSegDisplay:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisplay.sv(49) " "Verilog HDL assignment warning at sevenSegDisplay.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699867599945 "|miniALU_top|sevenSegDisplay:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniALU sevenSegDisplay:UUT\|miniALU:myALU " "Elaborating entity \"miniALU\" for hierarchy \"sevenSegDisplay:UUT\|miniALU:myALU\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "myALU" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867599947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDigit sevenSegDisplay:UUT\|sevenSegDigit:one " "Elaborating entity \"sevenSegDigit\" for hierarchy \"sevenSegDisplay:UUT\|sevenSegDigit:one\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "one" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867599949 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Mod0\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Mod0" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Div0\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Div0" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Mod1\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Mod1" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Div1\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Div1" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Mod2\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Mod2" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Div2\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Div2" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Mod3\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Mod3" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Div3\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Div3" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Mod4\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Mod4" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Div4\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Div4" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisplay:UUT\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisplay:UUT\|Mod5\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "Mod5" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867600373 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699867600373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Mod0\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867600425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Mod0 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600425 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867600425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/lpm_divide_mll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867600520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867600520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867600545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867600545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867600597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867600597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867600731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867600731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867600850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867600850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Div0\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867600870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Div0 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600870 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867600870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867600947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867600947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Mod1\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867600955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Mod1 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600956 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867600956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Div1\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867600970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Div1 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867600971 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867600971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Div2\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867601187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Div2 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601187 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867601187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/lpm_divide_0vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Div3\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867601415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Div3 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601415 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867601415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/lpm_divide_4vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisplay:UUT\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"sevenSegDisplay:UUT\|lpm_divide:Div4\"" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867601591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisplay:UUT\|lpm_divide:Div4 " "Instantiated megafunction \"sevenSegDisplay:UUT\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699867601591 ""}  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699867601591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699867601788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867601788 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n1\[7\] VCC " "Pin \"n1\[7\]\" is stuck at VCC" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699867603722 "|miniALU_top|n1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n2\[7\] VCC " "Pin \"n2\[7\]\" is stuck at VCC" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699867603722 "|miniALU_top|n2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n3\[7\] VCC " "Pin \"n3\[7\]\" is stuck at VCC" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699867603722 "|miniALU_top|n3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n4\[7\] VCC " "Pin \"n4\[7\]\" is stuck at VCC" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699867603722 "|miniALU_top|n4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n5\[7\] VCC " "Pin \"n5\[7\]\" is stuck at VCC" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699867603722 "|miniALU_top|n5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n6\[7\] VCC " "Pin \"n6\[7\]\" is stuck at VCC" {  } { { "miniALU_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/miniALU_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699867603722 "|miniALU_top|n6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699867603722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699867603887 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 117 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod3\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisplay:UUT\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisplay:UUT\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ssour/Documents/DAV 2023/Lab1/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699867605182 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699867605182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699867605631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699867605631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1892 " "Implemented 1892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699867605876 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699867605876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1834 " "Implemented 1834 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699867605876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699867605876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699867605913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 01:26:45 2023 " "Processing ended: Mon Nov 13 01:26:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699867605913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699867605913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699867605913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699867605913 ""}
