 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Thu Oct 24 02:39:06 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U13/Y (OAI2BB1X2M)                             0.16       1.17 f
  ALU_INST/ALU_OUT_reg[15]/D (SDFFRQX2M)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[15]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U12/Y (OAI2BB1X2M)                             0.16       1.17 f
  ALU_INST/ALU_OUT_reg[14]/D (SDFFRQX2M)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[14]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U11/Y (OAI2BB1X2M)                             0.16       1.17 f
  ALU_INST/ALU_OUT_reg[13]/D (SDFFRQX2M)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[13]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U10/Y (OAI2BB1X2M)                             0.16       1.17 f
  ALU_INST/ALU_OUT_reg[12]/D (SDFFRQX2M)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[12]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U9/Y (OAI2BB1X2M)                              0.16       1.17 f
  ALU_INST/ALU_OUT_reg[11]/D (SDFFRQX2M)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[11]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U8/Y (OAI2BB1X2M)                              0.16       1.17 f
  ALU_INST/ALU_OUT_reg[10]/D (SDFFRQX2M)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[10]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U4/Y (NOR2BX2M)                                0.12       1.01 f
  ALU_INST/U7/Y (OAI2BB1X2M)                              0.16       1.17 f
  ALU_INST/ALU_OUT_reg[9]/D (SDFFRQX2M)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[9]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                       18.23


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U68/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[1]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U56/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[6]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[6]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U52/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[5]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[5]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U48/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[4]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[4]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U44/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[3]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[3]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U40/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[2]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U64/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[0]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[0]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U60/Y (AOI31X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[7]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[7]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/U25/Y (INVX2M)                                 0.22       0.89 r
  ALU_INST/U72/Y (AOI21X2M)                               0.06       0.95 f
  ALU_INST/ALU_OUT_reg[8]/D (SDFFRQX2M)                   0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[8]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       18.45


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8_test_1)             0.00       0.45 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL_test_1)               0.00       0.45 f
  SYS_CTRL_INST/U68/Y (NAND2X2M)                          0.12       0.57 r
  SYS_CTRL_INST/U28/Y (NAND2X2M)                          0.10       0.67 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL_test_1)                  0.00       0.67 f
  ALU_INST/EN (ALU_OPER_WIDTH8_test_1)                    0.00       0.67 f
  ALU_INST/OUT_VALID_reg/D (SDFFRQX2M)                    0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/OUT_VALID_reg/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                       18.73


  Startpoint: ALU_INST/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[2]/Q (SDFFRQX2M)                   0.43       0.43 f
  ALU_INST/ALU_OUT_reg[3]/SI (SDFFRQX2M)                  0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[3]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_INST/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[1]/Q (SDFFRQX2M)                   0.43       0.43 f
  ALU_INST/ALU_OUT_reg[2]/SI (SDFFRQX2M)                  0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_INST/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[0]/Q (SDFFRQX2M)                   0.43       0.43 f
  ALU_INST/ALU_OUT_reg[1]/SI (SDFFRQX2M)                  0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RST_SYNC2_INST/FFs_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  RST_SYNC2_INST/test_se (RST_SYNC_test_1)                0.00       6.33 r
  RST_SYNC2_INST/FFs_reg[1]/SE (SDFFRQX2M)                0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RST_SYNC2_INST/FFs_reg[1]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RST_SYNC2_INST/FFs_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  RST_SYNC2_INST/test_se (RST_SYNC_test_1)                0.00       6.33 r
  RST_SYNC2_INST/FFs_reg[0]/SE (SDFFRQX2M)                0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RST_SYNC2_INST/FFs_reg[0]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_enable_F3_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_enable_F3_reg/SE (SDFFRQX2M)        0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_enable_F3_reg/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_enable_FF_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_enable_FF_reg[1]/SE (SDFFRQX2M)     0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_enable_FF_reg[1]/CK (SDFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[7]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[7]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[4]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[4]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[6]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[6]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[5]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[5]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[3]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[3]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[2]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[2]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[0]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[0]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_bus_reg[1]/SE (SDFFRQX2M)           0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_bus_reg[1]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/enable_pulse_reg/SE (SDFFRQX2M)          0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/enable_pulse_reg/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: DATA_SYNC_INST/sync_enable_FF_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  U25/Y (INVXLM)                                          0.22       5.02 f
  U26/Y (INVXLM)                                          0.69       5.71 r
  U21/Y (INVXLM)                                          0.09       5.80 f
  U22/Y (INVXLM)                                          0.53       6.33 r
  DATA_SYNC_INST/test_se (DataSynchronizer_BUS_WIDTH8_test_1)
                                                          0.00       6.33 r
  DATA_SYNC_INST/sync_enable_FF_reg[0]/SE (SDFFRQX2M)     0.00       6.33 r
  data arrival time                                                  6.33

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_INST/sync_enable_FF_reg[0]/CK (SDFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  REG_FILE_INST/test_se (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       4.80 r
  REG_FILE_INST/U244/Y (DLY1X1M)                          1.09       5.89 r
  REG_FILE_INST/regArr_reg[3][5]/SE (SDFFSQX2M)           0.00       5.89 r
  data arrival time                                                  5.89

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[3][5]/CK (SDFFSQX2M)           0.00      19.80 r
  library setup time                                     -0.65      19.15
  data required time                                                19.15
  --------------------------------------------------------------------------
  data required time                                                19.15
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  REG_FILE_INST/test_se (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       4.80 r
  REG_FILE_INST/U242/Y (DLY1X1M)                          1.09       5.89 r
  REG_FILE_INST/regArr_reg[2][0]/SE (SDFFSQX2M)           0.00       5.89 r
  data arrival time                                                  5.89

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[2][0]/CK (SDFFSQX2M)           0.00      19.80 r
  library setup time                                     -0.64      19.16
  data required time                                                19.16
  --------------------------------------------------------------------------
  data required time                                                19.16
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.27


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  REG_FILE_INST/test_se (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       4.80 r
  REG_FILE_INST/U244/Y (DLY1X1M)                          1.09       5.89 r
  REG_FILE_INST/RdData_reg[6]/SE (SDFFRQX2M)              0.00       5.89 r
  data arrival time                                                  5.89

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  REG_FILE_INST/test_se (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       4.80 r
  REG_FILE_INST/U244/Y (DLY1X1M)                          1.09       5.89 r
  REG_FILE_INST/RdData_reg[2]/SE (SDFFRQX2M)              0.00       5.89 r
  data arrival time                                                  5.89

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  REG_FILE_INST/test_se (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       4.80 r
  REG_FILE_INST/U244/Y (DLY1X1M)                          1.09       5.89 r
  REG_FILE_INST/regArr_reg[0][6]/SE (SDFFRQX2M)           0.00       5.89 r
  data arrival time                                                  5.89

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][6]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.80       4.80 r
  REG_FILE_INST/test_se (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       4.80 r
  REG_FILE_INST/U244/Y (DLY1X1M)                          1.09       5.89 r
  REG_FILE_INST/regArr_reg[0][2]/SE (SDFFRQX2M)           0.00       5.89 r
  data arrival time                                                  5.89

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][2]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.29


  Startpoint: UART_INST/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[0] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRX1M)       0.00       0.00 r
  UART_INST/U0_UART_TX/U0_mux/OUT_reg/Q (SDFFRX1M)        0.47       0.47 f
  UART_INST/U0_UART_TX/U0_mux/OUT (mux_test_1)            0.00       0.47 f
  UART_INST/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00       0.47 f
  UART_INST/TX_OUT_S (UART_DATA_WIDTH8_test_1)            0.00       0.47 f
  U17/Y (CLKBUFX8M)                                       0.85       1.32 f
  SO[0] (out)                                             0.00       1.32 f
  data arrival time                                                  1.32

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.48


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[2] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  SO[2] (out)                                             0.00       1.31 r
  data arrival time                                                  1.31

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: FIFO_INST/fifo_mem/fifo_mem_reg[4][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[3] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_mem/fifo_mem_reg[4][4]/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  FIFO_INST/fifo_mem/fifo_mem_reg[4][4]/Q (SDFFRHQX8M)
                                                          1.07       1.07 r
  FIFO_INST/fifo_mem/test_so1 (FIFO_MEM_CNTRL_DATA_WIDTH8_FIFO_DEPTH8_ADDR_WIDTH4_test_1)
                                                          0.00       1.07 r
  FIFO_INST/test_so1 (FIFO_TOP_DATA_WIDTH8_test_1)        0.00       1.07 r
  SO[3] (out)                                             0.00       1.07 r
  data arrival time                                                  1.07

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.73


  Startpoint: REG_FILE_INST/regArr_reg[13][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[1] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[13][4]/CK (SDFFRHQX8M)         0.00       0.00 r
  REG_FILE_INST/regArr_reg[13][4]/Q (SDFFRHQX8M)          1.07       1.07 r
  REG_FILE_INST/test_so1 (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.07 r
  SO[1] (out)                                             0.00       1.07 r
  data arrival time                                                  1.07

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.73


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U27/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[7]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[7]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U28/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[0]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[0]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U22/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[2]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[2]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U26/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[6]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[6]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U25/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[5]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[5]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U24/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[4]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[4]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U23/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[3]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[3]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.15       4.20 r
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.09       4.29 f
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.18       4.47 f
  CLK_DIV_RX_INST/U21/Y (AO22X1M)                         0.40       4.87 f
  CLK_DIV_RX_INST/counter_reg[1]/D (SDFFRQX2M)            0.00       4.87 f
  data arrival time                                                  4.87

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/counter_reg[1]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U7/Y (OAI2B1X2M)                        0.23       4.28 r
  CLK_DIV_RX_INST/U6/Y (NAND2X2M)                         0.09       4.37 f
  CLK_DIV_RX_INST/U3/Y (INVX2M)                           0.07       4.44 r
  CLK_DIV_RX_INST/U20/Y (AOI31X2M)                        0.05       4.49 f
  CLK_DIV_RX_INST/U18/Y (OAI2BB2X1M)                      0.24       4.73 f
  CLK_DIV_RX_INST/reg_div_clk_reg/D (SDFFRQX2M)           0.00       4.73 f
  data arrival time                                                  4.73

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/reg_div_clk_reg/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                       14.67


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_RX_INST/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  PRE_MUX_INST/IN[5] (CLKDIV_MUX)                         0.00       1.31 r
  PRE_MUX_INST/U24/Y (INVXLM)                             0.10       1.40 f
  PRE_MUX_INST/U25/Y (INVXLM)                             0.20       1.60 r
  PRE_MUX_INST/U17/Y (INVX2M)                             0.07       1.67 f
  PRE_MUX_INST/U14/Y (NAND4BX1M)                          0.13       1.81 r
  PRE_MUX_INST/U12/Y (NOR3X2M)                            0.10       1.91 f
  PRE_MUX_INST/OUT[1] (CLKDIV_MUX)                        0.00       1.91 f
  CLK_DIV_RX_INST/i_div_ratio[1] (ClkDiv_test_0)          0.00       1.91 f
  CLK_DIV_RX_INST/U9/Y (OR2X2M)                           0.21       2.12 f
  CLK_DIV_RX_INST/U38/Y (OR2X1M)                          0.24       2.36 f
  CLK_DIV_RX_INST/U40/Y (OR2X1M)                          0.25       2.60 f
  CLK_DIV_RX_INST/U42/Y (OR2X1M)                          0.27       2.88 f
  CLK_DIV_RX_INST/U45/Y (NOR3X1M)                         0.26       3.13 r
  CLK_DIV_RX_INST/U47/Y (NAND2BX1M)                       0.17       3.31 r
  CLK_DIV_RX_INST/U57/Y (CLKXOR2X2M)                      0.21       3.52 f
  CLK_DIV_RX_INST/U58/Y (NOR4X1M)                         0.25       3.76 r
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.29       4.05 r
  CLK_DIV_RX_INST/U7/Y (OAI2B1X2M)                        0.23       4.28 r
  CLK_DIV_RX_INST/U6/Y (NAND2X2M)                         0.09       4.37 f
  CLK_DIV_RX_INST/U3/Y (INVX2M)                           0.07       4.44 r
  CLK_DIV_RX_INST/U8/Y (OAI22X1M)                         0.10       4.54 f
  CLK_DIV_RX_INST/flag_reg/D (SDFFRQX2M)                  0.00       4.54 f
  data arrival time                                                  4.54

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_RX_INST/flag_reg/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       14.86


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U10/Y (INVX2M)                            0.77       2.99 r
  REG_FILE_INST/U166/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U126/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U125/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[0]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U10/Y (INVX2M)                            0.77       2.99 r
  REG_FILE_INST/U172/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U154/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U153/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[7]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U10/Y (INVX2M)                            0.77       2.99 r
  REG_FILE_INST/U171/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U150/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U149/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[6]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U10/Y (INVX2M)                            0.77       2.99 r
  REG_FILE_INST/U170/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U146/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U145/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[5]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.77       2.99 r
  REG_FILE_INST/U169/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U142/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U141/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[4]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.77       2.99 r
  REG_FILE_INST/U168/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U138/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U137/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[3]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.77       2.99 r
  REG_FILE_INST/U167/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U134/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U133/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[2]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (SDFFRQX2M)                0.47       0.47 f
  SYS_CTRL_INST/U53/Y (INVX2M)                            0.11       0.58 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.66 f
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.12       0.78 r
  SYS_CTRL_INST/U12/Y (NAND3X2M)                          0.14       0.92 f
  SYS_CTRL_INST/U50/Y (OAI211X2M)                         0.20       1.12 r
  SYS_CTRL_INST/U49/Y (INVX2M)                            0.12       1.24 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.51 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL_test_1)              0.00       1.51 r
  U4/Y (BUFX2M)                                           0.42       1.93 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.93 r
  REG_FILE_INST/U46/Y (INVX2M)                            0.12       2.05 f
  REG_FILE_INST/U11/Y (BUFX2M)                            0.17       2.22 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.77       2.99 r
  REG_FILE_INST/U132/Y (MX4X1M)                           0.49       3.49 f
  REG_FILE_INST/U130/Y (MX4X1M)                           0.34       3.83 f
  REG_FILE_INST/U129/Y (AO22X1M)                          0.32       4.14 f
  REG_FILE_INST/RdData_reg[1]/D (SDFFRQX2M)               0.00       4.14 f
  data arrival time                                                  4.14

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: REG_FILE_INST/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][7]/CK (SDFFSQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][7]/Q (SDFFSQX2M)            0.40       0.40 r
  REG_FILE_INST/U247/Y (INVXLM)                           0.14       0.54 f
  REG_FILE_INST/U248/Y (INVX8M)                           0.76       1.31 r
  REG_FILE_INST/REG2[7] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       1.31 r
  UART_INST/Prescale[5] (UART_DATA_WIDTH8_test_1)         0.00       1.31 r
  UART_INST/U0_UART_RX/Prescale[5] (UART_RX_test_1)       0.00       1.31 r
  UART_INST/U0_UART_RX/U9/Y (INVXLM)                      0.10       1.40 f
  UART_INST/U0_UART_RX/U10/Y (INVXLM)                     0.32       1.72 r
  UART_INST/U0_UART_RX/U0_data_sampling/Prescale[5] (data_sampling_test_1)
                                                          0.00       1.72 r
  UART_INST/U0_UART_RX/U0_data_sampling/U15/Y (CLKXOR2X2M)
                                                          0.33       2.05 f
  UART_INST/U0_UART_RX/U0_data_sampling/U23/Y (CLKXOR2X2M)
                                                          0.21       2.26 r
  UART_INST/U0_UART_RX/U0_data_sampling/U48/Y (CLKXOR2X2M)
                                                          0.20       2.46 f
  UART_INST/U0_UART_RX/U0_data_sampling/U46/Y (NOR3X1M)
                                                          0.16       2.62 r
  UART_INST/U0_UART_RX/U0_data_sampling/U45/Y (NAND4X1M)
                                                          0.27       2.89 f
  UART_INST/U0_UART_RX/U0_data_sampling/U36/Y (NOR4BX1M)
                                                          0.26       3.14 f
  UART_INST/U0_UART_RX/U0_data_sampling/U35/Y (NAND4X1M)
                                                          0.14       3.28 r
  UART_INST/U0_UART_RX/U0_data_sampling/U31/Y (NAND4BX1M)
                                                          0.17       3.45 f
  UART_INST/U0_UART_RX/U0_data_sampling/U25/Y (NOR2X1M)
                                                          0.16       3.61 r
  UART_INST/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)
                                                          0.07       3.69 f
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRQX2M)
                                                          0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       15.70


  Startpoint: REG_FILE_INST/regArr_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[3][1]/CK (SDFFRQX2M)           0.00       0.00 r
  REG_FILE_INST/regArr_reg[3][1]/Q (SDFFRQX2M)            0.50       0.50 f
  REG_FILE_INST/REG3[1] (RegFile_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.50 f
  CLK_DIV_TX_INST/i_div_ratio[1] (ClkDiv_test_1)          0.00       0.50 f
  CLK_DIV_TX_INST/U13/Y (OR2X2M)                          0.21       0.70 f
  CLK_DIV_TX_INST/U37/Y (OR2X1M)                          0.24       0.94 f
  CLK_DIV_TX_INST/U39/Y (OR2X1M)                          0.25       1.19 f
  CLK_DIV_TX_INST/U41/Y (OR2X1M)                          0.27       1.46 f
  CLK_DIV_TX_INST/U44/Y (NOR3X1M)                         0.26       1.72 r
  CLK_DIV_TX_INST/U46/Y (NAND2BX1M)                       0.17       1.89 r
  CLK_DIV_TX_INST/U56/Y (CLKXOR2X2M)                      0.21       2.10 f
  CLK_DIV_TX_INST/U57/Y (NOR4X1M)                         0.25       2.35 r
  CLK_DIV_TX_INST/U58/Y (AND4X1M)                         0.29       2.63 r
  CLK_DIV_TX_INST/U16/Y (AO21XLM)                         0.15       2.78 r
  CLK_DIV_TX_INST/U15/Y (OAI31X1M)                        0.09       2.87 f
  CLK_DIV_TX_INST/U14/Y (AND2X2M)                         0.18       3.06 f
  CLK_DIV_TX_INST/U24/Y (AO22X1M)                         0.40       3.45 f
  CLK_DIV_TX_INST/counter_reg[0]/D (SDFFRQX2M)            0.00       3.45 f
  data arrival time                                                  3.45

  clock SCAN_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CLK_DIV_TX_INST/counter_reg[0]/CK (SDFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                       15.94


1
