

================================================================
== Vivado HLS Report for 'process_word'
================================================================
* Date:           Fri Mar 26 21:30:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     6.858|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2140|  2140|  2140|  2140|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+------+------+------+---------+
        |                      |           |   Latency   |   Interval  | Pipeline|
        |       Instance       |   Module  |  min |  max |  min |  max |   Type  |
        +----------------------+-----------+------+------+------+------+---------+
        |grp_conv_word_fu_525  |conv_word  |  1681|  1681|  1681|  1681|   none  |
        +----------------------+-----------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  160|  160|        20|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        | + Loop 1.2  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 2     |  296|  296|        37|          -|          -|     8|    no    |
        | + Loop 2.1  |   16|   16|         2|          -|          -|     8|    no    |
        | + Loop 2.2  |   16|   16|         2|          -|          -|     8|    no    |
        | + Loop 2.3  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 6 
3 --> 4 5 
4 --> 3 
5 --> 9 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 12 15 
12 --> 13 14 
13 --> 12 
14 --> 17 
15 --> 14 16 
16 --> 15 
17 --> 18 19 
18 --> 17 
19 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wrd_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %wrd_V)" [cpp/accel/Accel.cpp:125]   --->   Operation 20 'read' 'wrd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%words_per_image_V_re = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %words_per_image_V)" [cpp/accel/Accel.cpp:125]   --->   Operation 21 'read' 'words_per_image_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%log_width_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %log_width_V)" [cpp/accel/Accel.cpp:125]   --->   Operation 22 'read' 'log_width_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%word_buffer_m_V_offs = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %word_buffer_m_V_offset)" [cpp/accel/Accel.cpp:125]   --->   Operation 23 'read' 'word_buffer_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %word_buffer_m_V_offs, i3 0)" [cpp/accel/Accel.cpp:125]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %tmp to i7" [cpp/accel/Accel.cpp:94]   --->   Operation 25 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i5 %tmp to i6" [cpp/accel/Accel.cpp:94]   --->   Operation 26 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i3 %log_width_V_read to i4" [cpp/accel/Accel.cpp:106]   --->   Operation 27 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.16ns)   --->   "%add_ln106 = add i4 -3, %zext_ln106" [cpp/accel/Accel.cpp:106]   --->   Operation 28 'add' 'add_ln106' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i4 %add_ln106 to i5" [cpp/accel/Accel.cpp:106]   --->   Operation 29 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.67ns)   --->   "%slices_per_line_V = shl i5 1, %sext_ln106" [cpp/accel/Accel.cpp:106]   --->   Operation 30 'shl' 'slices_per_line_V' <Predicate = true> <Delay = 1.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.22ns)   --->   "%first_wrd = icmp eq i8 %wrd_V_read, 0" [cpp/accel/Accel.cpp:107]   --->   Operation 31 'icmp' 'first_wrd' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V_re to i8" [cpp/accel/Accel.cpp:108]   --->   Operation 32 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.22ns)   --->   "%last_wrd = icmp eq i8 %zext_ln879, %wrd_V_read" [cpp/accel/Accel.cpp:108]   --->   Operation 33 'icmp' 'last_wrd' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V = zext i5 %slices_per_line_V to i6" [cpp/accel/Accel.cpp:114]   --->   Operation 34 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i5 %slices_per_line_V to i4" [cpp/accel/Accel.cpp:114]   --->   Operation 35 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.06ns)   --->   "br label %1" [cpp/accel/Accel.cpp:113]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_095_0 = phi i4 [ 0, %0 ], [ %bank_V, %4 ]"   --->   Operation 37 'phi' 'p_095_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.08ns)   --->   "%icmp_ln113 = icmp eq i4 %p_095_0, -8" [cpp/accel/Accel.cpp:113]   --->   Operation 38 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.32ns)   --->   "%bank_V = add i4 %p_095_0, 1" [cpp/accel/Accel.cpp:113]   --->   Operation 40 'add' 'bank_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %5, label %2" [cpp/accel/Accel.cpp:113]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%xor_ln68 = xor i4 %p_095_0, -8" [cpp/accel/Accel.cpp:114]   --->   Operation 42 'xor' 'xor_ln68' <Predicate = (!icmp_ln113)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i4 %xor_ln68 to i6" [cpp/accel/Accel.cpp:114]   --->   Operation 43 'sext' 'sext_ln68' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.33ns)   --->   "%s_idx_V = add i6 %rhs_V, %sext_ln68" [cpp/accel/Accel.cpp:114]   --->   Operation 44 'add' 's_idx_V' <Predicate = (!icmp_ln113)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %s_idx_V, i32 5)" [cpp/accel/Accel.cpp:115]   --->   Operation 45 'bitselect' 'tmp_5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %p_095_0 to i64" [cpp/accel/Accel.cpp:118]   --->   Operation 46 'zext' 'zext_ln544' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i4 %p_095_0 to i6" [cpp/accel/Accel.cpp:118]   --->   Operation 47 'zext' 'zext_ln180' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.33ns)   --->   "%add_ln180 = add i6 %zext_ln94_1, %zext_ln180" [cpp/accel/Accel.cpp:118]   --->   Operation 48 'add' 'add_ln180' <Predicate = (!icmp_ln113)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i6 %add_ln180 to i5" [cpp/accel/Accel.cpp:118]   --->   Operation 49 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180, i5 0)" [cpp/accel/Accel.cpp:118]   --->   Operation 50 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180, i1 false)" [cpp/accel/Accel.cpp:118]   --->   Operation 51 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i7 %tmp_6 to i10" [cpp/accel/Accel.cpp:118]   --->   Operation 52 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.41ns)   --->   "%sub_ln180 = sub i10 %p_shl_cast, %zext_ln180_6" [cpp/accel/Accel.cpp:118]   --->   Operation 53 'sub' 'sub_ln180' <Predicate = (!icmp_ln113)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.41ns)   --->   "%add_ln180_2 = add i10 20, %sub_ln180" [cpp/accel/Accel.cpp:118]   --->   Operation 54 'add' 'add_ln180_2' <Predicate = (!icmp_ln113)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln180_7 = zext i10 %add_ln180_2 to i64" [cpp/accel/Accel.cpp:118]   --->   Operation 55 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_2 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_7" [cpp/accel/Accel.cpp:120]   --->   Operation 56 'getelementptr' 'line_buffer_m_V_addr_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.41ns)   --->   "%add_ln180_3 = add i10 29, %sub_ln180" [cpp/accel/Accel.cpp:121]   --->   Operation 57 'add' 'add_ln180_3' <Predicate = (!icmp_ln113)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i10 %add_ln180_3 to i64" [cpp/accel/Accel.cpp:121]   --->   Operation 58 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_4 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_8" [cpp/accel/Accel.cpp:121]   --->   Operation 59 'getelementptr' 'line_buffer_m_V_addr_4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader930.preheader, label %.preheader929.preheader" [cpp/accel/Accel.cpp:115]   --->   Operation 60 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.35ns)   --->   "%add_ln125 = add i6 %s_idx_V, %zext_ln94_1" [cpp/accel/Accel.cpp:125]   --->   Operation 61 'add' 'add_ln125' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln125, i3 0)" [cpp/accel/Accel.cpp:125]   --->   Operation 62 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln125, i1 false)" [cpp/accel/Accel.cpp:125]   --->   Operation 63 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i7 %tmp_8 to i9" [cpp/accel/Accel.cpp:125]   --->   Operation 64 'zext' 'zext_ln125' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.40ns)   --->   "%add_ln125_1 = add i9 %p_shl5_cast, %zext_ln125" [cpp/accel/Accel.cpp:125]   --->   Operation 65 'add' 'add_ln125_1' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i9 %add_ln125_1 to i64" [cpp/accel/Accel.cpp:125]   --->   Operation 66 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_2 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln125_1" [cpp/accel/Accel.cpp:127]   --->   Operation 67 'getelementptr' 'word_buffer_m_V_addr_2' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.40ns)   --->   "%add_ln128 = add i9 %add_ln125_1, 9" [cpp/accel/Accel.cpp:128]   --->   Operation 68 'add' 'add_ln128' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i9 %add_ln128 to i64" [cpp/accel/Accel.cpp:128]   --->   Operation 69 'zext' 'zext_ln128' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_5 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln128" [cpp/accel/Accel.cpp:128]   --->   Operation 70 'getelementptr' 'word_buffer_m_V_addr_5' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.06ns)   --->   "br label %.preheader929" [cpp/accel/Accel.cpp:124]   --->   Operation 71 'br' <Predicate = (!icmp_ln113 & !tmp_5)> <Delay = 1.06>
ST_2 : Operation 72 [1/1] (1.32ns)   --->   "%add_ln1353 = add i4 %trunc_ln68, %xor_ln68" [cpp/accel/Accel.cpp:118]   --->   Operation 72 'add' 'add_ln1353' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_4)   --->   "%ret_V = xor i4 %add_ln1353, -8" [cpp/accel/Accel.cpp:118]   --->   Operation 73 'xor' 'ret_V' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_4)   --->   "%zext_ln180_9 = zext i4 %ret_V to i6" [cpp/accel/Accel.cpp:118]   --->   Operation 74 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.33ns) (out node of the LUT)   --->   "%add_ln180_4 = add i6 %zext_ln180_9, %zext_ln94_1" [cpp/accel/Accel.cpp:118]   --->   Operation 75 'add' 'add_ln180_4' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_4, i3 0)" [cpp/accel/Accel.cpp:118]   --->   Operation 76 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_4, i1 false)" [cpp/accel/Accel.cpp:118]   --->   Operation 77 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i7 %tmp_7 to i9" [cpp/accel/Accel.cpp:118]   --->   Operation 78 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.40ns)   --->   "%add_ln180_5 = add i9 %p_shl3_cast, %zext_ln180_10" [cpp/accel/Accel.cpp:118]   --->   Operation 79 'add' 'add_ln180_5' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i9 %add_ln180_5 to i64" [cpp/accel/Accel.cpp:118]   --->   Operation 80 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_s = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_11" [cpp/accel/Accel.cpp:120]   --->   Operation 81 'getelementptr' 'old_word_buffer_m_V_s' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.40ns)   --->   "%add_ln121 = add i9 %add_ln180_5, 9" [cpp/accel/Accel.cpp:121]   --->   Operation 82 'add' 'add_ln121' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121 to i64" [cpp/accel/Accel.cpp:121]   --->   Operation 83 'zext' 'zext_ln121' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_1 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln121" [cpp/accel/Accel.cpp:121]   --->   Operation 84 'getelementptr' 'old_word_buffer_m_V_1' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.06ns)   --->   "br label %.preheader930" [cpp/accel/Accel.cpp:117]   --->   Operation 85 'br' <Predicate = (!icmp_ln113 & tmp_5)> <Delay = 1.06>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i2 %word_buffer_m_V_offs to i1" [cpp/accel/Accel.cpp:138]   --->   Operation 86 'trunc' 'trunc_ln138' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.65ns)   --->   "call fastcc void @conv_word([480 x i2]* %line_buffer_m_V, i1 %trunc_ln138, [18 x i1]* %conv_params_m_V, [128 x i5]* %conv_out_buffer_m_V)" [cpp/accel/Accel.cpp:138]   --->   Operation 87 'call' <Predicate = (icmp_ln113)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_0249_0 = phi i4 [ %cc_V_1, %_ifconv ], [ 1, %.preheader929.preheader ]"   --->   Operation 88 'phi' 'p_0249_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.08ns)   --->   "%icmp_ln124 = icmp eq i4 %p_0249_0, -7" [cpp/accel/Accel.cpp:124]   --->   Operation 89 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 90 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %_ifconv2, label %_ifconv" [cpp/accel/Accel.cpp:124]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i4 %p_0249_0 to i9" [cpp/accel/Accel.cpp:125]   --->   Operation 92 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln124 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.40ns)   --->   "%add_ln125_2 = add i9 %add_ln125_1, %zext_ln125_3" [cpp/accel/Accel.cpp:125]   --->   Operation 93 'add' 'add_ln125_2' <Predicate = (!icmp_ln124 & !last_wrd)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i9 %add_ln125_2 to i64" [cpp/accel/Accel.cpp:125]   --->   Operation 94 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln124 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln125_4" [cpp/accel/Accel.cpp:125]   --->   Operation 95 'getelementptr' 'word_buffer_m_V_addr' <Predicate = (!icmp_ln124 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:125]   --->   Operation 96 'load' 'word_buffer_m_V_load' <Predicate = (!icmp_ln124 & !last_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%lb_addr_1 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:127]   --->   Operation 97 'getelementptr' 'lb_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (1.42ns)   --->   "%lb_load_1 = load i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:127]   --->   Operation 98 'load' 'lb_load_1' <Predicate = (icmp_ln124)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 99 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:127]   --->   Operation 99 'load' 'word_buffer_m_V_load_2' <Predicate = (icmp_ln124)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%rb_addr_2 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:128]   --->   Operation 100 'getelementptr' 'rb_addr_2' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (1.42ns)   --->   "%rb_load_2 = load i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:128]   --->   Operation 101 'load' 'rb_load_2' <Predicate = (icmp_ln124)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 102 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:128]   --->   Operation 102 'load' 'word_buffer_m_V_load_5' <Predicate = (icmp_ln124)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i4 %p_0249_0 to i10" [cpp/accel/Accel.cpp:125]   --->   Operation 103 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.41ns)   --->   "%add_ln180_15 = add i10 %add_ln180_2, %zext_ln125_2" [cpp/accel/Accel.cpp:125]   --->   Operation 104 'add' 'add_ln180_15' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln180_25 = zext i10 %add_ln180_15 to i64" [cpp/accel/Accel.cpp:125]   --->   Operation 105 'zext' 'zext_ln180_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_3 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_25" [cpp/accel/Accel.cpp:125]   --->   Operation 106 'getelementptr' 'line_buffer_m_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:125]   --->   Operation 107 'load' 'word_buffer_m_V_load' <Predicate = (!last_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_4 : Operation 108 [1/1] (0.62ns)   --->   "%select_ln879 = select i1 %last_wrd, i2 0, i2 %word_buffer_m_V_load" [cpp/accel/Accel.cpp:108]   --->   Operation 108 'select' 'select_ln879' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.62ns)   --->   "store i2 %select_ln879, i2* %line_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:125]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_4 : Operation 110 [1/1] (1.32ns)   --->   "%cc_V_1 = add i4 %p_0249_0, 1" [cpp/accel/Accel.cpp:124]   --->   Operation 110 'add' 'cc_V_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader929" [cpp/accel/Accel.cpp:124]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.71>
ST_5 : Operation 112 [1/2] (1.42ns)   --->   "%lb_load_1 = load i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:127]   --->   Operation 112 'load' 'lb_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 113 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:127]   --->   Operation 113 'load' 'word_buffer_m_V_load_2' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln127)   --->   "%or_ln127 = or i1 %lb_load_1, %last_wrd" [cpp/accel/Accel.cpp:127]   --->   Operation 114 'or' 'or_ln127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln127 = select i1 %or_ln127, i2 0, i2 %word_buffer_m_V_load_2" [cpp/accel/Accel.cpp:127]   --->   Operation 115 'select' 'select_ln127' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.62ns)   --->   "store i2 %select_ln127, i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:127]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 117 [1/2] (1.42ns)   --->   "%rb_load_2 = load i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:128]   --->   Operation 117 'load' 'rb_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 118 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:128]   --->   Operation 118 'load' 'word_buffer_m_V_load_5' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln128)   --->   "%or_ln128 = or i1 %rb_load_2, %last_wrd" [cpp/accel/Accel.cpp:128]   --->   Operation 119 'or' 'or_ln128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln128 = select i1 %or_ln128, i2 0, i2 %word_buffer_m_V_load_5" [cpp/accel/Accel.cpp:128]   --->   Operation 120 'select' 'select_ln128' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.06ns)   --->   "br label %4"   --->   Operation 121 'br' <Predicate = true> <Delay = 1.06>

State 6 <SV = 2> <Delay = 2.87>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%p_027_0 = phi i4 [ %cc_V, %3 ], [ 1, %.preheader930.preheader ]"   --->   Operation 122 'phi' 'p_027_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.08ns)   --->   "%icmp_ln117 = icmp eq i4 %p_027_0, -7" [cpp/accel/Accel.cpp:117]   --->   Operation 123 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 124 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %_ifconv1, label %3" [cpp/accel/Accel.cpp:117]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln180_22 = zext i4 %p_027_0 to i9" [cpp/accel/Accel.cpp:118]   --->   Operation 126 'zext' 'zext_ln180_22' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.40ns)   --->   "%add_ln180_13 = add i9 %add_ln180_5, %zext_ln180_22" [cpp/accel/Accel.cpp:118]   --->   Operation 127 'add' 'add_ln180_13' <Predicate = (!icmp_ln117)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln180_23 = zext i9 %add_ln180_13 to i64" [cpp/accel/Accel.cpp:118]   --->   Operation 128 'zext' 'zext_ln180_23' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_2 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_23" [cpp/accel/Accel.cpp:118]   --->   Operation 129 'getelementptr' 'old_word_buffer_m_V_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 130 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1" [cpp/accel/Accel.cpp:118]   --->   Operation 130 'load' 'old_word_buffer_m_V_3' <Predicate = (!icmp_ln117)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:120]   --->   Operation 131 'getelementptr' 'lb_addr' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (1.42ns)   --->   "%lb_load = load i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:120]   --->   Operation 132 'load' 'lb_load' <Predicate = (icmp_ln117)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 133 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:120]   --->   Operation 133 'load' 'old_word_buffer_m_V_4' <Predicate = (icmp_ln117)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:121]   --->   Operation 134 'getelementptr' 'rb_addr' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (1.42ns)   --->   "%rb_load = load i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:121]   --->   Operation 135 'load' 'rb_load' <Predicate = (icmp_ln117)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 136 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1" [cpp/accel/Accel.cpp:121]   --->   Operation 136 'load' 'old_word_buffer_m_V_5' <Predicate = (icmp_ln117)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 7 <SV = 3> <Delay = 3.09>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln180_21 = zext i4 %p_027_0 to i10" [cpp/accel/Accel.cpp:118]   --->   Operation 137 'zext' 'zext_ln180_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.41ns)   --->   "%add_ln180_14 = add i10 %add_ln180_2, %zext_ln180_21" [cpp/accel/Accel.cpp:118]   --->   Operation 138 'add' 'add_ln180_14' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln180_24 = zext i10 %add_ln180_14 to i64" [cpp/accel/Accel.cpp:118]   --->   Operation 139 'zext' 'zext_ln180_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_24" [cpp/accel/Accel.cpp:118]   --->   Operation 140 'getelementptr' 'line_buffer_m_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1" [cpp/accel/Accel.cpp:118]   --->   Operation 141 'load' 'old_word_buffer_m_V_3' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_7 : Operation 142 [1/1] (1.62ns)   --->   "store i2 %old_word_buffer_m_V_3, i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:118]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_7 : Operation 143 [1/1] (1.32ns)   --->   "%cc_V = add i4 %p_027_0, 1" [cpp/accel/Accel.cpp:117]   --->   Operation 143 'add' 'cc_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader930" [cpp/accel/Accel.cpp:117]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.71>
ST_8 : Operation 145 [1/2] (1.42ns)   --->   "%lb_load = load i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:120]   --->   Operation 145 'load' 'lb_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 146 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:120]   --->   Operation 146 'load' 'old_word_buffer_m_V_4' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 147 [1/1] (0.62ns)   --->   "%select_ln120 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_V_4" [cpp/accel/Accel.cpp:120]   --->   Operation 147 'select' 'select_ln120' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (1.62ns)   --->   "store i2 %select_ln120, i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:120]   --->   Operation 148 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 149 [1/2] (1.42ns)   --->   "%rb_load = load i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:121]   --->   Operation 149 'load' 'rb_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 150 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1" [cpp/accel/Accel.cpp:121]   --->   Operation 150 'load' 'old_word_buffer_m_V_5' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 151 [1/1] (0.62ns)   --->   "%select_ln121 = select i1 %rb_load, i2 0, i2 %old_word_buffer_m_V_5" [cpp/accel/Accel.cpp:121]   --->   Operation 151 'select' 'select_ln121' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (1.06ns)   --->   "br label %4" [cpp/accel/Accel.cpp:122]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.62>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%storemerge = phi i2 [ %select_ln128, %_ifconv2 ], [ %select_ln121, %_ifconv1 ]" [cpp/accel/Accel.cpp:128]   --->   Operation 153 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (1.62ns)   --->   "store i2 %storemerge, i2* %line_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:121]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [cpp/accel/Accel.cpp:113]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.06>
ST_10 : Operation 156 [1/2] (0.00ns)   --->   "call fastcc void @conv_word([480 x i2]* %line_buffer_m_V, i1 %trunc_ln138, [18 x i1]* %conv_params_m_V, [128 x i5]* %conv_out_buffer_m_V)" [cpp/accel/Accel.cpp:138]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 157 [1/1] (1.06ns)   --->   "br label %6" [cpp/accel/Accel.cpp:142]   --->   Operation 157 'br' <Predicate = true> <Delay = 1.06>

State 11 <SV = 3> <Delay = 6.85>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%p_0198_0 = phi i4 [ 0, %5 ], [ %bank_V_1, %_ifconv16 ]"   --->   Operation 158 'phi' 'p_0198_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.08ns)   --->   "%icmp_ln142 = icmp eq i4 %p_0198_0, -8" [cpp/accel/Accel.cpp:142]   --->   Operation 159 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 160 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (1.32ns)   --->   "%bank_V_1 = add i4 %p_0198_0, 1" [cpp/accel/Accel.cpp:142]   --->   Operation 161 'add' 'bank_V_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %12, label %7" [cpp/accel/Accel.cpp:142]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%lhs_V = zext i4 %p_0198_0 to i6" [cpp/accel/Accel.cpp:145]   --->   Operation 163 'zext' 'lhs_V' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (1.33ns)   --->   "%ret_V_7 = sub i6 %lhs_V, %rhs_V" [cpp/accel/Accel.cpp:145]   --->   Operation 164 'sub' 'ret_V_7' <Predicate = (!icmp_ln142)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_7, i32 5)" [cpp/accel/Accel.cpp:146]   --->   Operation 165 'bitselect' 'tmp_9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i4 %p_0198_0 to i64" [cpp/accel/Accel.cpp:149]   --->   Operation 166 'zext' 'zext_ln544_5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (1.33ns)   --->   "%add_ln180_6 = add i6 %zext_ln94_1, %lhs_V" [cpp/accel/Accel.cpp:165]   --->   Operation 167 'add' 'add_ln180_6' <Predicate = (!icmp_ln142)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_6, i3 0)" [cpp/accel/Accel.cpp:165]   --->   Operation 168 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_6, i1 false)" [cpp/accel/Accel.cpp:165]   --->   Operation 169 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i7 %tmp_10 to i9" [cpp/accel/Accel.cpp:165]   --->   Operation 170 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i7 %tmp_10 to i10" [cpp/accel/Accel.cpp:165]   --->   Operation 171 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (1.40ns)   --->   "%add_ln180_7 = add i9 %zext_ln180_12, %p_shl9_cast" [cpp/accel/Accel.cpp:165]   --->   Operation 172 'add' 'add_ln180_7' <Predicate = (!icmp_ln142)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i9 %add_ln180_7 to i64" [cpp/accel/Accel.cpp:165]   --->   Operation 173 'zext' 'zext_ln180_14' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_7 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_14" [cpp/accel/Accel.cpp:168]   --->   Operation 174 'getelementptr' 'word_buffer_m_V_addr_7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (1.40ns)   --->   "%add_ln169 = add i9 9, %add_ln180_7" [cpp/accel/Accel.cpp:169]   --->   Operation 175 'add' 'add_ln169' <Predicate = (!icmp_ln142)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i9 %add_ln169 to i64" [cpp/accel/Accel.cpp:169]   --->   Operation 176 'zext' 'zext_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_8 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln169" [cpp/accel/Accel.cpp:169]   --->   Operation 177 'getelementptr' 'word_buffer_m_V_addr_8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln180_1 = trunc i6 %add_ln180_6 to i5" [cpp/accel/Accel.cpp:149]   --->   Operation 178 'trunc' 'trunc_ln180_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180_1, i5 0)" [cpp/accel/Accel.cpp:149]   --->   Operation 179 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.41ns)   --->   "%sub_ln180_1 = sub i10 %p_shl7_cast, %zext_ln180_13" [cpp/accel/Accel.cpp:149]   --->   Operation 180 'sub' 'sub_ln180_1' <Predicate = (!icmp_ln142)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln180_15 = zext i10 %sub_ln180_1 to i64" [cpp/accel/Accel.cpp:149]   --->   Operation 181 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_5 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_15" [cpp/accel/Accel.cpp:151]   --->   Operation 182 'getelementptr' 'line_buffer_m_V_addr_5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (1.41ns)   --->   "%add_ln180_8 = add i10 9, %sub_ln180_1" [cpp/accel/Accel.cpp:152]   --->   Operation 183 'add' 'add_ln180_8' <Predicate = (!icmp_ln142)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln180_16 = zext i10 %add_ln180_8 to i64" [cpp/accel/Accel.cpp:152]   --->   Operation 184 'zext' 'zext_ln180_16' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_7 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_16" [cpp/accel/Accel.cpp:152]   --->   Operation 185 'getelementptr' 'line_buffer_m_V_addr_7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.41ns)   --->   "%add_ln180_9 = add i10 10, %sub_ln180_1" [cpp/accel/Accel.cpp:165]   --->   Operation 186 'add' 'add_ln180_9' <Predicate = (!icmp_ln142)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i10 %add_ln180_9 to i64" [cpp/accel/Accel.cpp:165]   --->   Operation 187 'zext' 'zext_ln180_17' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_8 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_17" [cpp/accel/Accel.cpp:168]   --->   Operation 188 'getelementptr' 'line_buffer_m_V_addr_8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.41ns)   --->   "%add_ln180_10 = add i10 19, %sub_ln180_1" [cpp/accel/Accel.cpp:169]   --->   Operation 189 'add' 'add_ln180_10' <Predicate = (!icmp_ln142)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln180_18 = zext i10 %add_ln180_10 to i64" [cpp/accel/Accel.cpp:169]   --->   Operation 190 'zext' 'zext_ln180_18' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_9 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_18" [cpp/accel/Accel.cpp:169]   --->   Operation 191 'getelementptr' 'line_buffer_m_V_addr_9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader.preheader, label %.preheader928.preheader" [cpp/accel/Accel.cpp:146]   --->   Operation 192 'br' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (1.35ns)   --->   "%add_ln180_11 = add i6 %ret_V_7, %zext_ln94_1" [cpp/accel/Accel.cpp:149]   --->   Operation 193 'add' 'add_ln180_11' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_11, i3 0)" [cpp/accel/Accel.cpp:149]   --->   Operation 194 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_11, i1 false)" [cpp/accel/Accel.cpp:149]   --->   Operation 195 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln180_19 = zext i7 %tmp_12 to i9" [cpp/accel/Accel.cpp:149]   --->   Operation 196 'zext' 'zext_ln180_19' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (1.40ns)   --->   "%add_ln180_12 = add i9 %p_shl10_cast, %zext_ln180_19" [cpp/accel/Accel.cpp:149]   --->   Operation 197 'add' 'add_ln180_12' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln180_20 = zext i9 %add_ln180_12 to i64" [cpp/accel/Accel.cpp:149]   --->   Operation 198 'zext' 'zext_ln180_20' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_3 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_20" [cpp/accel/Accel.cpp:151]   --->   Operation 199 'getelementptr' 'word_buffer_m_V_addr_3' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.40ns)   --->   "%add_ln152 = add i9 %add_ln180_12, 9" [cpp/accel/Accel.cpp:152]   --->   Operation 200 'add' 'add_ln152' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i9 %add_ln152 to i64" [cpp/accel/Accel.cpp:152]   --->   Operation 201 'zext' 'zext_ln152' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_4 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln152" [cpp/accel/Accel.cpp:152]   --->   Operation 202 'getelementptr' 'word_buffer_m_V_addr_4' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (1.06ns)   --->   "br label %.preheader928" [cpp/accel/Accel.cpp:148]   --->   Operation 203 'br' <Predicate = (!icmp_ln142 & !tmp_9)> <Delay = 1.06>
ST_11 : Operation 204 [1/1] (1.35ns)   --->   "%ret_V_6 = add i6 8, %ret_V_7" [cpp/accel/Accel.cpp:156]   --->   Operation 204 'add' 'ret_V_6' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:156]   --->   Operation 205 'sext' 'sext_ln156' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (1.35ns)   --->   "%add_ln156 = add i7 %zext_ln94, %sext_ln156" [cpp/accel/Accel.cpp:156]   --->   Operation 206 'add' 'add_ln156' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i7 %add_ln156 to i6" [cpp/accel/Accel.cpp:156]   --->   Operation 207 'trunc' 'trunc_ln156' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln156, i3 0)" [cpp/accel/Accel.cpp:156]   --->   Operation 208 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln156, i1 false)" [cpp/accel/Accel.cpp:156]   --->   Operation 209 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i8 %tmp_11 to i9" [cpp/accel/Accel.cpp:156]   --->   Operation 210 'sext' 'sext_ln156_1' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (1.40ns)   --->   "%add_ln156_1 = add i9 %sext_ln156_1, %p_shl12_cast" [cpp/accel/Accel.cpp:156]   --->   Operation 211 'add' 'add_ln156_1' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i9 %add_ln156_1 to i64" [cpp/accel/Accel.cpp:156]   --->   Operation 212 'zext' 'zext_ln156' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_6 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln156" [cpp/accel/Accel.cpp:158]   --->   Operation 213 'getelementptr' 'old_word_buffer_m_V_6' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (1.40ns)   --->   "%add_ln159 = add i9 9, %add_ln156_1" [cpp/accel/Accel.cpp:159]   --->   Operation 214 'add' 'add_ln159' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i9 %add_ln159 to i64" [cpp/accel/Accel.cpp:159]   --->   Operation 215 'zext' 'zext_ln159' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_7 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln159" [cpp/accel/Accel.cpp:159]   --->   Operation 216 'getelementptr' 'old_word_buffer_m_V_7' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:155]   --->   Operation 217 'br' <Predicate = (!icmp_ln142 & tmp_9)> <Delay = 1.06>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:176]   --->   Operation 218 'ret' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 2.87>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%p_0324_0 = phi i4 [ %cc_V_5, %8 ], [ 1, %.preheader928.preheader ]"   --->   Operation 219 'phi' 'p_0324_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (1.08ns)   --->   "%icmp_ln148 = icmp eq i4 %p_0324_0, -7" [cpp/accel/Accel.cpp:148]   --->   Operation 220 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 221 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %_ifconv8, label %8" [cpp/accel/Accel.cpp:148]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln180_28 = zext i4 %p_0324_0 to i9" [cpp/accel/Accel.cpp:149]   --->   Operation 223 'zext' 'zext_ln180_28' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (1.40ns)   --->   "%add_ln180_16 = add i9 %add_ln180_12, %zext_ln180_28" [cpp/accel/Accel.cpp:149]   --->   Operation 224 'add' 'add_ln180_16' <Predicate = (!icmp_ln148)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln180_29 = zext i9 %add_ln180_16 to i64" [cpp/accel/Accel.cpp:149]   --->   Operation 225 'zext' 'zext_ln180_29' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_1 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_29" [cpp/accel/Accel.cpp:149]   --->   Operation 226 'getelementptr' 'word_buffer_m_V_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_12 : Operation 227 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:149]   --->   Operation 227 'load' 'word_buffer_m_V_load_1' <Predicate = (!icmp_ln148)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%lb_addr_2 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:151]   --->   Operation 228 'getelementptr' 'lb_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_12 : Operation 229 [2/2] (1.42ns)   --->   "%lb_load_2 = load i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:151]   --->   Operation 229 'load' 'lb_load_2' <Predicate = (icmp_ln148)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_12 : Operation 230 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:151]   --->   Operation 230 'load' 'word_buffer_m_V_load_3' <Predicate = (icmp_ln148)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%rb_addr_1 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:152]   --->   Operation 231 'getelementptr' 'rb_addr_1' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_12 : Operation 232 [2/2] (1.42ns)   --->   "%rb_load_1 = load i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:152]   --->   Operation 232 'load' 'rb_load_1' <Predicate = (icmp_ln148)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_12 : Operation 233 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:152]   --->   Operation 233 'load' 'word_buffer_m_V_load_4' <Predicate = (icmp_ln148)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 13 <SV = 5> <Delay = 3.09>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln180_27 = zext i4 %p_0324_0 to i10" [cpp/accel/Accel.cpp:149]   --->   Operation 234 'zext' 'zext_ln180_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (1.41ns)   --->   "%add_ln180_17 = add i10 %sub_ln180_1, %zext_ln180_27" [cpp/accel/Accel.cpp:149]   --->   Operation 235 'add' 'add_ln180_17' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln180_30 = zext i10 %add_ln180_17 to i64" [cpp/accel/Accel.cpp:149]   --->   Operation 236 'zext' 'zext_ln180_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_1 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_30" [cpp/accel/Accel.cpp:149]   --->   Operation 237 'getelementptr' 'line_buffer_m_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:149]   --->   Operation 238 'load' 'word_buffer_m_V_load_1' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_13 : Operation 239 [1/1] (1.62ns)   --->   "store i2 %word_buffer_m_V_load_1, i2* %line_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:149]   --->   Operation 239 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_13 : Operation 240 [1/1] (1.32ns)   --->   "%cc_V_5 = add i4 %p_0324_0, 1" [cpp/accel/Accel.cpp:148]   --->   Operation 240 'add' 'cc_V_5' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader928" [cpp/accel/Accel.cpp:148]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 4.77>
ST_14 : Operation 242 [1/2] (1.42ns)   --->   "%lb_load_2 = load i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:151]   --->   Operation 242 'load' 'lb_load_2' <Predicate = (!tmp_9)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 243 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:151]   --->   Operation 243 'load' 'word_buffer_m_V_load_3' <Predicate = (!tmp_9)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 244 [1/1] (0.62ns)   --->   "%select_ln151 = select i1 %lb_load_2, i2 0, i2 %word_buffer_m_V_load_3" [cpp/accel/Accel.cpp:151]   --->   Operation 244 'select' 'select_ln151' <Predicate = (!tmp_9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (1.62ns)   --->   "store i2 %select_ln151, i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:151]   --->   Operation 245 'store' <Predicate = (!tmp_9)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 246 [1/2] (1.42ns)   --->   "%rb_load_1 = load i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:152]   --->   Operation 246 'load' 'rb_load_1' <Predicate = (!tmp_9)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 247 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:152]   --->   Operation 247 'load' 'word_buffer_m_V_load_4' <Predicate = (!tmp_9)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 248 [1/1] (0.62ns)   --->   "%select_ln152 = select i1 %rb_load_1, i2 0, i2 %word_buffer_m_V_load_4" [cpp/accel/Accel.cpp:152]   --->   Operation 248 'select' 'select_ln152' <Predicate = (!tmp_9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (1.06ns)   --->   "br label %9" [cpp/accel/Accel.cpp:153]   --->   Operation 249 'br' <Predicate = (!tmp_9)> <Delay = 1.06>
ST_14 : Operation 250 [1/2] (1.42ns)   --->   "%lb_load_3 = load i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:158]   --->   Operation 250 'load' 'lb_load_3' <Predicate = (tmp_9)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 251 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1" [cpp/accel/Accel.cpp:158]   --->   Operation 251 'load' 'old_word_buffer_m_V_10' <Predicate = (tmp_9)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln158)   --->   "%or_ln158 = or i1 %lb_load_3, %first_wrd" [cpp/accel/Accel.cpp:158]   --->   Operation 252 'or' 'or_ln158' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln158 = select i1 %or_ln158, i2 0, i2 %old_word_buffer_m_V_10" [cpp/accel/Accel.cpp:158]   --->   Operation 253 'select' 'select_ln158' <Predicate = (tmp_9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (1.62ns)   --->   "store i2 %select_ln158, i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:158]   --->   Operation 254 'store' <Predicate = (tmp_9)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 255 [1/2] (1.42ns)   --->   "%rb_load_3 = load i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:159]   --->   Operation 255 'load' 'rb_load_3' <Predicate = (tmp_9)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 256 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1" [cpp/accel/Accel.cpp:159]   --->   Operation 256 'load' 'old_word_buffer_m_V_11' <Predicate = (tmp_9)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln159)   --->   "%or_ln159 = or i1 %rb_load_3, %first_wrd" [cpp/accel/Accel.cpp:159]   --->   Operation 257 'or' 'or_ln159' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln159 = select i1 %or_ln159, i2 0, i2 %old_word_buffer_m_V_11" [cpp/accel/Accel.cpp:159]   --->   Operation 258 'select' 'select_ln159' <Predicate = (tmp_9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (1.06ns)   --->   "br label %9"   --->   Operation 259 'br' <Predicate = (tmp_9)> <Delay = 1.06>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%storemerge1 = phi i2 [ %select_ln159, %_ifconv11 ], [ %select_ln152, %_ifconv8 ]" [cpp/accel/Accel.cpp:159]   --->   Operation 260 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (1.62ns)   --->   "store i2 %storemerge1, i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:152]   --->   Operation 261 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 262 [1/1] (1.06ns)   --->   "br label %10" [cpp/accel/Accel.cpp:164]   --->   Operation 262 'br' <Predicate = true> <Delay = 1.06>

State 15 <SV = 4> <Delay = 2.87>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%p_0284_0 = phi i4 [ %cc_V_3, %_ifconv6 ], [ 1, %.preheader.preheader ]"   --->   Operation 263 'phi' 'p_0284_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (1.08ns)   --->   "%icmp_ln155 = icmp eq i4 %p_0284_0, -7" [cpp/accel/Accel.cpp:155]   --->   Operation 264 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 265 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %_ifconv11, label %_ifconv6" [cpp/accel/Accel.cpp:155]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln156_2 = zext i4 %p_0284_0 to i9" [cpp/accel/Accel.cpp:156]   --->   Operation 267 'zext' 'zext_ln156_2' <Predicate = (!icmp_ln155 & !first_wrd)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (1.40ns)   --->   "%add_ln156_2 = add i9 %add_ln156_1, %zext_ln156_2" [cpp/accel/Accel.cpp:156]   --->   Operation 268 'add' 'add_ln156_2' <Predicate = (!icmp_ln155 & !first_wrd)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln156_3 = zext i9 %add_ln156_2 to i64" [cpp/accel/Accel.cpp:156]   --->   Operation 269 'zext' 'zext_ln156_3' <Predicate = (!icmp_ln155 & !first_wrd)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_8 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln156_3" [cpp/accel/Accel.cpp:156]   --->   Operation 270 'getelementptr' 'old_word_buffer_m_V_8' <Predicate = (!icmp_ln155 & !first_wrd)> <Delay = 0.00>
ST_15 : Operation 271 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1" [cpp/accel/Accel.cpp:156]   --->   Operation 271 'load' 'old_word_buffer_m_V_9' <Predicate = (!icmp_ln155 & !first_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%lb_addr_3 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:158]   --->   Operation 272 'getelementptr' 'lb_addr_3' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 273 [2/2] (1.42ns)   --->   "%lb_load_3 = load i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:158]   --->   Operation 273 'load' 'lb_load_3' <Predicate = (icmp_ln155)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_15 : Operation 274 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1" [cpp/accel/Accel.cpp:158]   --->   Operation 274 'load' 'old_word_buffer_m_V_10' <Predicate = (icmp_ln155)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%rb_addr_3 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:159]   --->   Operation 275 'getelementptr' 'rb_addr_3' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 276 [2/2] (1.42ns)   --->   "%rb_load_3 = load i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:159]   --->   Operation 276 'load' 'rb_load_3' <Predicate = (icmp_ln155)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_15 : Operation 277 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1" [cpp/accel/Accel.cpp:159]   --->   Operation 277 'load' 'old_word_buffer_m_V_11' <Predicate = (icmp_ln155)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 16 <SV = 5> <Delay = 3.71>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i4 %p_0284_0 to i10" [cpp/accel/Accel.cpp:156]   --->   Operation 278 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (1.41ns)   --->   "%add_ln180_18 = add i10 %sub_ln180_1, %zext_ln156_1" [cpp/accel/Accel.cpp:156]   --->   Operation 279 'add' 'add_ln180_18' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln180_26 = zext i10 %add_ln180_18 to i64" [cpp/accel/Accel.cpp:156]   --->   Operation 280 'zext' 'zext_ln180_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_6 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_26" [cpp/accel/Accel.cpp:156]   --->   Operation 281 'getelementptr' 'line_buffer_m_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1" [cpp/accel/Accel.cpp:156]   --->   Operation 282 'load' 'old_word_buffer_m_V_9' <Predicate = (!first_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 283 [1/1] (0.62ns)   --->   "%select_ln879_2 = select i1 %first_wrd, i2 0, i2 %old_word_buffer_m_V_9" [cpp/accel/Accel.cpp:107]   --->   Operation 283 'select' 'select_ln879_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 284 [1/1] (1.62ns)   --->   "store i2 %select_ln879_2, i2* %line_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:156]   --->   Operation 284 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 285 [1/1] (1.32ns)   --->   "%cc_V_3 = add i4 %p_0284_0, 1" [cpp/accel/Accel.cpp:155]   --->   Operation 285 'add' 'cc_V_3' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:155]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.87>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%p_0501_0 = phi i4 [ 1, %9 ], [ %cc_V_6, %11 ]"   --->   Operation 287 'phi' 'p_0501_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (1.08ns)   --->   "%icmp_ln164 = icmp eq i4 %p_0501_0, -7" [cpp/accel/Accel.cpp:164]   --->   Operation 288 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 289 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %_ifconv16, label %11" [cpp/accel/Accel.cpp:164]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln180_31 = zext i4 %p_0501_0 to i10" [cpp/accel/Accel.cpp:165]   --->   Operation 291 'zext' 'zext_ln180_31' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln180_32 = zext i4 %p_0501_0 to i9" [cpp/accel/Accel.cpp:165]   --->   Operation 292 'zext' 'zext_ln180_32' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (1.40ns)   --->   "%add_ln180_19 = add i9 %add_ln180_7, %zext_ln180_32" [cpp/accel/Accel.cpp:165]   --->   Operation 293 'add' 'add_ln180_19' <Predicate = (!icmp_ln164)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln180_33 = zext i9 %add_ln180_19 to i64" [cpp/accel/Accel.cpp:165]   --->   Operation 294 'zext' 'zext_ln180_33' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_6 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_33" [cpp/accel/Accel.cpp:165]   --->   Operation 295 'getelementptr' 'word_buffer_m_V_addr_6' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (1.41ns)   --->   "%add_ln180_20 = add i10 %add_ln180_9, %zext_ln180_31" [cpp/accel/Accel.cpp:165]   --->   Operation 296 'add' 'add_ln180_20' <Predicate = (!icmp_ln164)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 297 'load' 'word_buffer_m_V_load_6' <Predicate = (!icmp_ln164)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 298 [1/1] (1.32ns)   --->   "%cc_V_6 = add i4 %p_0501_0, 1" [cpp/accel/Accel.cpp:164]   --->   Operation 298 'add' 'cc_V_6' <Predicate = (!icmp_ln164)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%lb_addr_4 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:168]   --->   Operation 299 'getelementptr' 'lb_addr_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 300 [2/2] (1.42ns)   --->   "%lb_load_4 = load i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:168]   --->   Operation 300 'load' 'lb_load_4' <Predicate = (icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 301 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:168]   --->   Operation 301 'load' 'word_buffer_m_V_load_7' <Predicate = (icmp_ln164)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%rb_addr_4 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:169]   --->   Operation 302 'getelementptr' 'rb_addr_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 303 [2/2] (1.42ns)   --->   "%rb_load_4 = load i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:169]   --->   Operation 303 'load' 'rb_load_4' <Predicate = (icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 304 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:169]   --->   Operation 304 'load' 'word_buffer_m_V_load_8' <Predicate = (icmp_ln164)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 18 <SV = 7> <Delay = 3.09>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln180_34 = zext i10 %add_ln180_20 to i64" [cpp/accel/Accel.cpp:165]   --->   Operation 305 'zext' 'zext_ln180_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_10 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_34" [cpp/accel/Accel.cpp:165]   --->   Operation 306 'getelementptr' 'line_buffer_m_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 307 'load' 'word_buffer_m_V_load_6' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 308 [1/1] (1.62ns)   --->   "store i2 %word_buffer_m_V_load_6, i2* %line_buffer_m_V_addr_10, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 308 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "br label %10" [cpp/accel/Accel.cpp:164]   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 7> <Delay = 3.71>
ST_19 : Operation 310 [1/2] (1.42ns)   --->   "%lb_load_4 = load i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:168]   --->   Operation 310 'load' 'lb_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 311 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:168]   --->   Operation 311 'load' 'word_buffer_m_V_load_7' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 312 [1/1] (0.62ns)   --->   "%select_ln168 = select i1 %lb_load_4, i2 0, i2 %word_buffer_m_V_load_7" [cpp/accel/Accel.cpp:168]   --->   Operation 312 'select' 'select_ln168' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (1.62ns)   --->   "store i2 %select_ln168, i2* %line_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:168]   --->   Operation 313 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 314 [1/2] (1.42ns)   --->   "%rb_load_4 = load i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:169]   --->   Operation 314 'load' 'rb_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 315 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:169]   --->   Operation 315 'load' 'word_buffer_m_V_load_8' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 316 [1/1] (0.62ns)   --->   "%select_ln169 = select i1 %rb_load_4, i2 0, i2 %word_buffer_m_V_load_8" [cpp/accel/Accel.cpp:169]   --->   Operation 316 'select' 'select_ln169' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (1.62ns)   --->   "store i2 %select_ln169, i2* %line_buffer_m_V_addr_9, align 1" [cpp/accel/Accel.cpp:169]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "br label %6" [cpp/accel/Accel.cpp:142]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ word_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ word_buffer_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ old_word_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ lb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv_params_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ log_width_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ words_per_image_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wrd_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wrd_V_read              (read             ) [ 00000000000000000000]
words_per_image_V_re    (read             ) [ 00000000000000000000]
log_width_V_read        (read             ) [ 00000000000000000000]
word_buffer_m_V_offs    (read             ) [ 00111111110000000000]
tmp                     (bitconcatenate   ) [ 00000000000000000000]
zext_ln94               (zext             ) [ 00111111111111111111]
zext_ln94_1             (zext             ) [ 00111111111111111111]
zext_ln106              (zext             ) [ 00000000000000000000]
add_ln106               (add              ) [ 00000000000000000000]
sext_ln106              (sext             ) [ 00000000000000000000]
slices_per_line_V       (shl              ) [ 00000000000000000000]
first_wrd               (icmp             ) [ 00111111111111111111]
zext_ln879              (zext             ) [ 00000000000000000000]
last_wrd                (icmp             ) [ 00111111110000000000]
rhs_V                   (zext             ) [ 00111111111111111111]
trunc_ln68              (trunc            ) [ 00111111110000000000]
br_ln113                (br               ) [ 01111111110000000000]
p_095_0                 (phi              ) [ 00100000000000000000]
icmp_ln113              (icmp             ) [ 00111111110000000000]
empty                   (speclooptripcount) [ 00000000000000000000]
bank_V                  (add              ) [ 01111111110000000000]
br_ln113                (br               ) [ 00000000000000000000]
xor_ln68                (xor              ) [ 00000000000000000000]
sext_ln68               (sext             ) [ 00000000000000000000]
s_idx_V                 (add              ) [ 00000000000000000000]
tmp_5                   (bitselect        ) [ 00111111110000000000]
zext_ln544              (zext             ) [ 00011011000000000000]
zext_ln180              (zext             ) [ 00000000000000000000]
add_ln180               (add              ) [ 00000000000000000000]
trunc_ln180             (trunc            ) [ 00000000000000000000]
p_shl_cast              (bitconcatenate   ) [ 00000000000000000000]
tmp_6                   (bitconcatenate   ) [ 00000000000000000000]
zext_ln180_6            (zext             ) [ 00000000000000000000]
sub_ln180               (sub              ) [ 00000000000000000000]
add_ln180_2             (add              ) [ 00011011000000000000]
zext_ln180_7            (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_2  (getelementptr    ) [ 00011111100000000000]
add_ln180_3             (add              ) [ 00000000000000000000]
zext_ln180_8            (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_4  (getelementptr    ) [ 00011111110000000000]
br_ln115                (br               ) [ 00000000000000000000]
add_ln125               (add              ) [ 00000000000000000000]
p_shl5_cast             (bitconcatenate   ) [ 00000000000000000000]
tmp_8                   (bitconcatenate   ) [ 00000000000000000000]
zext_ln125              (zext             ) [ 00000000000000000000]
add_ln125_1             (add              ) [ 00011000000000000000]
zext_ln125_1            (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_2  (getelementptr    ) [ 00011100000000000000]
add_ln128               (add              ) [ 00000000000000000000]
zext_ln128              (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_5  (getelementptr    ) [ 00011100000000000000]
br_ln124                (br               ) [ 00111111110000000000]
add_ln1353              (add              ) [ 00000000000000000000]
ret_V                   (xor              ) [ 00000000000000000000]
zext_ln180_9            (zext             ) [ 00000000000000000000]
add_ln180_4             (add              ) [ 00000000000000000000]
p_shl3_cast             (bitconcatenate   ) [ 00000000000000000000]
tmp_7                   (bitconcatenate   ) [ 00000000000000000000]
zext_ln180_10           (zext             ) [ 00000000000000000000]
add_ln180_5             (add              ) [ 00000011000000000000]
zext_ln180_11           (zext             ) [ 00000000000000000000]
old_word_buffer_m_V_s   (getelementptr    ) [ 00000011100000000000]
add_ln121               (add              ) [ 00000000000000000000]
zext_ln121              (zext             ) [ 00000000000000000000]
old_word_buffer_m_V_1   (getelementptr    ) [ 00000011100000000000]
br_ln117                (br               ) [ 00111111110000000000]
trunc_ln138             (trunc            ) [ 00000000001000000000]
p_0249_0                (phi              ) [ 00011000000000000000]
icmp_ln124              (icmp             ) [ 00111111110000000000]
empty_38                (speclooptripcount) [ 00000000000000000000]
br_ln124                (br               ) [ 00000000000000000000]
zext_ln125_3            (zext             ) [ 00000000000000000000]
add_ln125_2             (add              ) [ 00000000000000000000]
zext_ln125_4            (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr    (getelementptr    ) [ 00001000000000000000]
lb_addr_1               (getelementptr    ) [ 00000100000000000000]
rb_addr_2               (getelementptr    ) [ 00000100000000000000]
zext_ln125_2            (zext             ) [ 00000000000000000000]
add_ln180_15            (add              ) [ 00000000000000000000]
zext_ln180_25           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_3  (getelementptr    ) [ 00000000000000000000]
word_buffer_m_V_load    (load             ) [ 00000000000000000000]
select_ln879            (select           ) [ 00000000000000000000]
store_ln125             (store            ) [ 00000000000000000000]
cc_V_1                  (add              ) [ 00111111110000000000]
br_ln124                (br               ) [ 00111111110000000000]
lb_load_1               (load             ) [ 00000000000000000000]
word_buffer_m_V_load_2  (load             ) [ 00000000000000000000]
or_ln127                (or               ) [ 00000000000000000000]
select_ln127            (select           ) [ 00000000000000000000]
store_ln127             (store            ) [ 00000000000000000000]
rb_load_2               (load             ) [ 00000000000000000000]
word_buffer_m_V_load_5  (load             ) [ 00000000000000000000]
or_ln128                (or               ) [ 00000000000000000000]
select_ln128            (select           ) [ 00111111110000000000]
br_ln0                  (br               ) [ 00111111110000000000]
p_027_0                 (phi              ) [ 00000011000000000000]
icmp_ln117              (icmp             ) [ 00111111110000000000]
empty_37                (speclooptripcount) [ 00000000000000000000]
br_ln117                (br               ) [ 00000000000000000000]
zext_ln180_22           (zext             ) [ 00000000000000000000]
add_ln180_13            (add              ) [ 00000000000000000000]
zext_ln180_23           (zext             ) [ 00000000000000000000]
old_word_buffer_m_V_2   (getelementptr    ) [ 00000001000000000000]
lb_addr                 (getelementptr    ) [ 00000000100000000000]
rb_addr                 (getelementptr    ) [ 00000000100000000000]
zext_ln180_21           (zext             ) [ 00000000000000000000]
add_ln180_14            (add              ) [ 00000000000000000000]
zext_ln180_24           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr    (getelementptr    ) [ 00000000000000000000]
old_word_buffer_m_V_3   (load             ) [ 00000000000000000000]
store_ln118             (store            ) [ 00000000000000000000]
cc_V                    (add              ) [ 00111111110000000000]
br_ln117                (br               ) [ 00111111110000000000]
lb_load                 (load             ) [ 00000000000000000000]
old_word_buffer_m_V_4   (load             ) [ 00000000000000000000]
select_ln120            (select           ) [ 00000000000000000000]
store_ln120             (store            ) [ 00000000000000000000]
rb_load                 (load             ) [ 00000000000000000000]
old_word_buffer_m_V_5   (load             ) [ 00000000000000000000]
select_ln121            (select           ) [ 00111111110000000000]
br_ln122                (br               ) [ 00111111110000000000]
storemerge              (phi              ) [ 00000000010000000000]
store_ln121             (store            ) [ 00000000000000000000]
br_ln113                (br               ) [ 01111111110000000000]
call_ln138              (call             ) [ 00000000000000000000]
br_ln142                (br               ) [ 00000000001111111111]
p_0198_0                (phi              ) [ 00000000000100000000]
icmp_ln142              (icmp             ) [ 00000000000111111111]
empty_39                (speclooptripcount) [ 00000000000000000000]
bank_V_1                (add              ) [ 00000000001111111111]
br_ln142                (br               ) [ 00000000000000000000]
lhs_V                   (zext             ) [ 00000000000000000000]
ret_V_7                 (sub              ) [ 00000000000000000000]
tmp_9                   (bitselect        ) [ 00000000000111111111]
zext_ln544_5            (zext             ) [ 00000000000011111110]
add_ln180_6             (add              ) [ 00000000000000000000]
p_shl9_cast             (bitconcatenate   ) [ 00000000000000000000]
tmp_10                  (bitconcatenate   ) [ 00000000000000000000]
zext_ln180_12           (zext             ) [ 00000000000000000000]
zext_ln180_13           (zext             ) [ 00000000000000000000]
add_ln180_7             (add              ) [ 00000000000011111110]
zext_ln180_14           (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_7  (getelementptr    ) [ 00000000000011111111]
add_ln169               (add              ) [ 00000000000000000000]
zext_ln169              (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_8  (getelementptr    ) [ 00000000000011111111]
trunc_ln180_1           (trunc            ) [ 00000000000000000000]
p_shl7_cast             (bitconcatenate   ) [ 00000000000000000000]
sub_ln180_1             (sub              ) [ 00000000000011011000]
zext_ln180_15           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_5  (getelementptr    ) [ 00000000000011111000]
add_ln180_8             (add              ) [ 00000000000000000000]
zext_ln180_16           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_7  (getelementptr    ) [ 00000000000011111000]
add_ln180_9             (add              ) [ 00000000000011111110]
zext_ln180_17           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_8  (getelementptr    ) [ 00000000000011111111]
add_ln180_10            (add              ) [ 00000000000000000000]
zext_ln180_18           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_9  (getelementptr    ) [ 00000000000011111111]
br_ln146                (br               ) [ 00000000000000000000]
add_ln180_11            (add              ) [ 00000000000000000000]
p_shl10_cast            (bitconcatenate   ) [ 00000000000000000000]
tmp_12                  (bitconcatenate   ) [ 00000000000000000000]
zext_ln180_19           (zext             ) [ 00000000000000000000]
add_ln180_12            (add              ) [ 00000000000011000000]
zext_ln180_20           (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_3  (getelementptr    ) [ 00000000000011111000]
add_ln152               (add              ) [ 00000000000000000000]
zext_ln152              (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_4  (getelementptr    ) [ 00000000000011111000]
br_ln148                (br               ) [ 00000000000111111111]
ret_V_6                 (add              ) [ 00000000000000000000]
sext_ln156              (sext             ) [ 00000000000000000000]
add_ln156               (add              ) [ 00000000000000000000]
trunc_ln156             (trunc            ) [ 00000000000000000000]
p_shl12_cast            (bitconcatenate   ) [ 00000000000000000000]
tmp_11                  (bitconcatenate   ) [ 00000000000000000000]
sext_ln156_1            (sext             ) [ 00000000000000000000]
add_ln156_1             (add              ) [ 00000000000000011000]
zext_ln156              (zext             ) [ 00000000000000000000]
old_word_buffer_m_V_6   (getelementptr    ) [ 00000000000011111000]
add_ln159               (add              ) [ 00000000000000000000]
zext_ln159              (zext             ) [ 00000000000000000000]
old_word_buffer_m_V_7   (getelementptr    ) [ 00000000000011111000]
br_ln155                (br               ) [ 00000000000111111111]
ret_ln176               (ret              ) [ 00000000000000000000]
p_0324_0                (phi              ) [ 00000000000011000000]
icmp_ln148              (icmp             ) [ 00000000000111111111]
empty_40                (speclooptripcount) [ 00000000000000000000]
br_ln148                (br               ) [ 00000000000000000000]
zext_ln180_28           (zext             ) [ 00000000000000000000]
add_ln180_16            (add              ) [ 00000000000000000000]
zext_ln180_29           (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_1  (getelementptr    ) [ 00000000000001000000]
lb_addr_2               (getelementptr    ) [ 00000000000100111111]
rb_addr_1               (getelementptr    ) [ 00000000000100111111]
zext_ln180_27           (zext             ) [ 00000000000000000000]
add_ln180_17            (add              ) [ 00000000000000000000]
zext_ln180_30           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_1  (getelementptr    ) [ 00000000000000000000]
word_buffer_m_V_load_1  (load             ) [ 00000000000000000000]
store_ln149             (store            ) [ 00000000000000000000]
cc_V_5                  (add              ) [ 00000000000111111111]
br_ln148                (br               ) [ 00000000000111111111]
lb_load_2               (load             ) [ 00000000000000000000]
word_buffer_m_V_load_3  (load             ) [ 00000000000000000000]
select_ln151            (select           ) [ 00000000000000000000]
store_ln151             (store            ) [ 00000000000000000000]
rb_load_1               (load             ) [ 00000000000000000000]
word_buffer_m_V_load_4  (load             ) [ 00000000000000000000]
select_ln152            (select           ) [ 00000000000000000000]
br_ln153                (br               ) [ 00000000000000000000]
lb_load_3               (load             ) [ 00000000000000000000]
old_word_buffer_m_V_10  (load             ) [ 00000000000000000000]
or_ln158                (or               ) [ 00000000000000000000]
select_ln158            (select           ) [ 00000000000000000000]
store_ln158             (store            ) [ 00000000000000000000]
rb_load_3               (load             ) [ 00000000000000000000]
old_word_buffer_m_V_11  (load             ) [ 00000000000000000000]
or_ln159                (or               ) [ 00000000000000000000]
select_ln159            (select           ) [ 00000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000]
storemerge1             (phi              ) [ 00000000000000000000]
store_ln152             (store            ) [ 00000000000000000000]
br_ln164                (br               ) [ 00000000000111111111]
p_0284_0                (phi              ) [ 00000000000000011000]
icmp_ln155              (icmp             ) [ 00000000000111111111]
empty_41                (speclooptripcount) [ 00000000000000000000]
br_ln155                (br               ) [ 00000000000000000000]
zext_ln156_2            (zext             ) [ 00000000000000000000]
add_ln156_2             (add              ) [ 00000000000000000000]
zext_ln156_3            (zext             ) [ 00000000000000000000]
old_word_buffer_m_V_8   (getelementptr    ) [ 00000000000000001000]
lb_addr_3               (getelementptr    ) [ 00000000000111100111]
rb_addr_3               (getelementptr    ) [ 00000000000111100111]
zext_ln156_1            (zext             ) [ 00000000000000000000]
add_ln180_18            (add              ) [ 00000000000000000000]
zext_ln180_26           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_6  (getelementptr    ) [ 00000000000000000000]
old_word_buffer_m_V_9   (load             ) [ 00000000000000000000]
select_ln879_2          (select           ) [ 00000000000000000000]
store_ln156             (store            ) [ 00000000000000000000]
cc_V_3                  (add              ) [ 00000000000111111111]
br_ln155                (br               ) [ 00000000000111111111]
p_0501_0                (phi              ) [ 00000000000000000100]
icmp_ln164              (icmp             ) [ 00000000000111111111]
empty_42                (speclooptripcount) [ 00000000000000000000]
br_ln164                (br               ) [ 00000000000000000000]
zext_ln180_31           (zext             ) [ 00000000000000000000]
zext_ln180_32           (zext             ) [ 00000000000000000000]
add_ln180_19            (add              ) [ 00000000000000000000]
zext_ln180_33           (zext             ) [ 00000000000000000000]
word_buffer_m_V_addr_6  (getelementptr    ) [ 00000000000000000010]
add_ln180_20            (add              ) [ 00000000000000000010]
cc_V_6                  (add              ) [ 00000000000111111111]
lb_addr_4               (getelementptr    ) [ 00000000000000000001]
rb_addr_4               (getelementptr    ) [ 00000000000000000001]
zext_ln180_34           (zext             ) [ 00000000000000000000]
line_buffer_m_V_addr_10 (getelementptr    ) [ 00000000000000000000]
word_buffer_m_V_load_6  (load             ) [ 00000000000000000000]
store_ln165             (store            ) [ 00000000000000000000]
br_ln164                (br               ) [ 00000000000111111111]
lb_load_4               (load             ) [ 00000000000000000000]
word_buffer_m_V_load_7  (load             ) [ 00000000000000000000]
select_ln168            (select           ) [ 00000000000000000000]
store_ln168             (store            ) [ 00000000000000000000]
rb_load_4               (load             ) [ 00000000000000000000]
word_buffer_m_V_load_8  (load             ) [ 00000000000000000000]
select_ln169            (select           ) [ 00000000000000000000]
store_ln169             (store            ) [ 00000000000000000000]
br_ln142                (br               ) [ 00000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="word_buffer_m_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word_buffer_m_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="old_word_buffer_m_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old_word_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_m_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_params_m_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_out_buffer_m_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buffer_m_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="log_width_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_width_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="words_per_image_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="words_per_image_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wrd_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrd_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_word"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="wrd_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wrd_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="words_per_image_V_re_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="words_per_image_V_re/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="log_width_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_width_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="word_buffer_m_V_offs_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_buffer_m_V_offs/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="line_buffer_m_V_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="line_buffer_m_V_addr_4_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_4/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="word_buffer_m_V_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="word_buffer_m_V_addr_5_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="9" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_5/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="old_word_buffer_m_V_s_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_s/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="old_word_buffer_m_V_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="word_buffer_m_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="193" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
<pin id="196" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_buffer_m_V_load/3 word_buffer_m_V_load_2/3 word_buffer_m_V_load_5/3 word_buffer_m_V_load_1/12 word_buffer_m_V_load_3/12 word_buffer_m_V_load_4/12 word_buffer_m_V_load_6/17 word_buffer_m_V_load_7/17 word_buffer_m_V_load_8/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lb_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="1"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lb_load_1/3 lb_load/6 lb_load_2/12 lb_load_3/15 lb_load_4/17 "/>
</bind>
</comp>

<comp id="180" class="1004" name="rb_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="1"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rb_load_2/3 rb_load/6 rb_load_1/12 rb_load_3/15 rb_load_4/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="line_buffer_m_V_addr_3_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_3/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="355" dir="0" index="4" bw="9" slack="0"/>
<pin id="356" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="2" slack="2147483647"/>
<pin id="358" dir="1" index="7" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/4 store_ln127/5 store_ln118/7 store_ln120/8 store_ln121/9 store_ln149/13 store_ln151/14 store_ln158/14 store_ln152/14 store_ln156/16 store_ln165/18 store_ln168/19 store_ln169/19 "/>
</bind>
</comp>

<comp id="210" class="1004" name="old_word_buffer_m_V_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_2/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="239" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
<pin id="242" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_word_buffer_m_V_3/6 old_word_buffer_m_V_4/6 old_word_buffer_m_V_5/6 old_word_buffer_m_V_9/15 old_word_buffer_m_V_10/15 old_word_buffer_m_V_11/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="lb_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="1"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rb_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="1"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="line_buffer_m_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="word_buffer_m_V_addr_7_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_7/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="word_buffer_m_V_addr_8_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_8/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="line_buffer_m_V_addr_5_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_5/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="line_buffer_m_V_addr_7_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_7/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="line_buffer_m_V_addr_8_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_8/11 "/>
</bind>
</comp>

<comp id="287" class="1004" name="line_buffer_m_V_addr_9_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="10" slack="0"/>
<pin id="291" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_9/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="word_buffer_m_V_addr_3_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="9" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_3/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="word_buffer_m_V_addr_4_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_4/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="old_word_buffer_m_V_6_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="9" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_6/11 "/>
</bind>
</comp>

<comp id="315" class="1004" name="old_word_buffer_m_V_7_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_7/11 "/>
</bind>
</comp>

<comp id="322" class="1004" name="word_buffer_m_V_addr_1_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_1/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lb_addr_2_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="1"/>
<pin id="334" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_2/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="rb_addr_1_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="1"/>
<pin id="342" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_1/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="line_buffer_m_V_addr_1_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="10" slack="0"/>
<pin id="350" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_1/13 "/>
</bind>
</comp>

<comp id="359" class="1004" name="old_word_buffer_m_V_8_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_8/15 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lb_addr_3_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="1"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_3/15 "/>
</bind>
</comp>

<comp id="375" class="1004" name="rb_addr_3_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="1"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_3/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="line_buffer_m_V_addr_6_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_6/16 "/>
</bind>
</comp>

<comp id="391" class="1004" name="word_buffer_m_V_addr_6_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="9" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_6/17 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lb_addr_4_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="3"/>
<pin id="403" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_4/17 "/>
</bind>
</comp>

<comp id="407" class="1004" name="rb_addr_4_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="3"/>
<pin id="411" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_4/17 "/>
</bind>
</comp>

<comp id="415" class="1004" name="line_buffer_m_V_addr_10_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="10" slack="0"/>
<pin id="419" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_10/18 "/>
</bind>
</comp>

<comp id="424" class="1005" name="p_095_0_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_095_0 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_095_0_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_095_0/2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_0249_0_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0249_0 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_0249_0_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0249_0/3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="p_027_0_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_027_0 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_027_0_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_027_0/6 "/>
</bind>
</comp>

<comp id="459" class="1005" name="storemerge_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="461" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="storemerge_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="2" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/9 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_0198_0_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0198_0 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_0198_0_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0198_0/11 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_0324_0_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0324_0 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_0324_0_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="1" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0324_0/12 "/>
</bind>
</comp>

<comp id="492" class="1005" name="storemerge1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="494" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="storemerge1_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="2" slack="0"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/14 "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_0284_0_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0284_0 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_0284_0_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="1" slack="1"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0284_0/15 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_0501_0_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0501_0 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_0501_0_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0501_0/17 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_conv_word_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="0" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="0" index="3" bw="1" slack="0"/>
<pin id="530" dir="0" index="4" bw="5" slack="0"/>
<pin id="531" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln94_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln94_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln106_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln106_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln106_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="slices_per_line_V_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="slices_per_line_V/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="first_wrd_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_wrd/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln879_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="last_wrd_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_wrd/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="rhs_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln68_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln113_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="bank_V_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bank_V/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln68_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="0"/>
<pin id="611" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln68_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="s_idx_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="1"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_idx_V/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_5_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="6" slack="0"/>
<pin id="626" dir="0" index="2" bw="4" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln544_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln180_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="0"/>
<pin id="637" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln180_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="0" index="1" bw="4" slack="0"/>
<pin id="642" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln180_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_shl_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="5" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_6_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="6" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln180_6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_ln180_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="7" slack="0"/>
<pin id="671" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln180_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln180_7_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_7/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln180_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="0" index="1" bw="10" slack="0"/>
<pin id="688" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_3/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln180_8_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_8/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln125_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="1"/>
<pin id="699" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_shl5_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="0" index="1" bw="6" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_8_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="0"/>
<pin id="711" dir="0" index="1" bw="6" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln125_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln125_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="9" slack="0"/>
<pin id="723" dir="0" index="1" bw="7" slack="0"/>
<pin id="724" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln125_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln128_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="0" index="1" bw="5" slack="0"/>
<pin id="735" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln128_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln1353_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="1"/>
<pin id="745" dir="0" index="1" bw="4" slack="0"/>
<pin id="746" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="ret_V_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="0"/>
<pin id="750" dir="0" index="1" bw="4" slack="0"/>
<pin id="751" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln180_9_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="0"/>
<pin id="756" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_9/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln180_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="0" index="1" bw="5" slack="1"/>
<pin id="761" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_4/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_shl3_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="0"/>
<pin id="765" dir="0" index="1" bw="6" slack="0"/>
<pin id="766" dir="0" index="2" bw="1" slack="0"/>
<pin id="767" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_7_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="7" slack="0"/>
<pin id="773" dir="0" index="1" bw="6" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln180_10_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="0"/>
<pin id="781" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_10/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln180_5_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="0" index="1" bw="7" slack="0"/>
<pin id="786" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_5/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln180_11_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_11/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln121_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln121_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln138_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln124_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="0" index="1" bw="4" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln125_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="0"/>
<pin id="817" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln125_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="1"/>
<pin id="821" dir="0" index="1" bw="4" slack="0"/>
<pin id="822" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_2/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln125_4_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_4/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln125_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln180_15_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="2"/>
<pin id="835" dir="0" index="1" bw="4" slack="0"/>
<pin id="836" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_15/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln180_25_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_25/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="select_ln879_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="3"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="0" index="2" bw="2" slack="0"/>
<pin id="847" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="cc_V_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="1"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_1/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln127_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="3"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln127/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="select_ln127_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="0" index="2" bw="2" slack="0"/>
<pin id="866" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="or_ln128_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="3"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln128/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="select_ln128_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="0" index="2" bw="2" slack="0"/>
<pin id="880" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="icmp_ln117_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="4" slack="0"/>
<pin id="886" dir="0" index="1" bw="4" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln180_22_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="0"/>
<pin id="892" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_22/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln180_13_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="1"/>
<pin id="896" dir="0" index="1" bw="4" slack="0"/>
<pin id="897" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_13/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln180_23_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="9" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_23/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln180_21_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="1"/>
<pin id="906" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_21/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln180_14_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="2"/>
<pin id="910" dir="0" index="1" bw="4" slack="0"/>
<pin id="911" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_14/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln180_24_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_24/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="cc_V_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="1"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln120_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="0" index="2" bw="2" slack="0"/>
<pin id="928" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/8 "/>
</bind>
</comp>

<comp id="933" class="1004" name="select_ln121_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="0" index="2" bw="2" slack="0"/>
<pin id="937" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/8 "/>
</bind>
</comp>

<comp id="941" class="1004" name="icmp_ln142_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="4" slack="0"/>
<pin id="943" dir="0" index="1" bw="4" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/11 "/>
</bind>
</comp>

<comp id="947" class="1004" name="bank_V_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bank_V_1/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="lhs_V_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="ret_V_7_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="4" slack="0"/>
<pin id="959" dir="0" index="1" bw="5" slack="3"/>
<pin id="960" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/11 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_9_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="6" slack="0"/>
<pin id="965" dir="0" index="2" bw="4" slack="0"/>
<pin id="966" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln544_5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="add_ln180_6_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="3"/>
<pin id="976" dir="0" index="1" bw="4" slack="0"/>
<pin id="977" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_6/11 "/>
</bind>
</comp>

<comp id="979" class="1004" name="p_shl9_cast_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="9" slack="0"/>
<pin id="981" dir="0" index="1" bw="6" slack="0"/>
<pin id="982" dir="0" index="2" bw="1" slack="0"/>
<pin id="983" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/11 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_10_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="0" index="1" bw="6" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln180_12_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="7" slack="0"/>
<pin id="997" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_12/11 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln180_13_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="0"/>
<pin id="1001" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_13/11 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln180_7_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="7" slack="0"/>
<pin id="1005" dir="0" index="1" bw="9" slack="0"/>
<pin id="1006" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_7/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln180_14_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="0"/>
<pin id="1011" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_14/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="add_ln169_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="0"/>
<pin id="1016" dir="0" index="1" bw="9" slack="0"/>
<pin id="1017" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/11 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln169_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="0"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/11 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="trunc_ln180_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="6" slack="0"/>
<pin id="1027" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180_1/11 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_shl7_cast_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="0"/>
<pin id="1031" dir="0" index="1" bw="5" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sub_ln180_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="0" index="1" bw="7" slack="0"/>
<pin id="1040" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180_1/11 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln180_15_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_15/11 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln180_8_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="0"/>
<pin id="1050" dir="0" index="1" bw="10" slack="0"/>
<pin id="1051" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_8/11 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln180_16_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="0"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_16/11 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="add_ln180_9_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="0"/>
<pin id="1061" dir="0" index="1" bw="10" slack="0"/>
<pin id="1062" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_9/11 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="zext_ln180_17_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="10" slack="0"/>
<pin id="1067" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_17/11 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="add_ln180_10_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="6" slack="0"/>
<pin id="1072" dir="0" index="1" bw="10" slack="0"/>
<pin id="1073" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_10/11 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln180_18_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="0"/>
<pin id="1078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_18/11 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln180_11_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="6" slack="0"/>
<pin id="1083" dir="0" index="1" bw="5" slack="3"/>
<pin id="1084" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_11/11 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="p_shl10_cast_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="9" slack="0"/>
<pin id="1088" dir="0" index="1" bw="6" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/11 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_12_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="7" slack="0"/>
<pin id="1096" dir="0" index="1" bw="6" slack="0"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln180_19_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="0"/>
<pin id="1104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_19/11 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln180_12_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="9" slack="0"/>
<pin id="1108" dir="0" index="1" bw="7" slack="0"/>
<pin id="1109" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_12/11 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln180_20_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="9" slack="0"/>
<pin id="1114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_20/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="add_ln152_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="9" slack="0"/>
<pin id="1119" dir="0" index="1" bw="5" slack="0"/>
<pin id="1120" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/11 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln152_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="0"/>
<pin id="1125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/11 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="ret_V_6_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="5" slack="0"/>
<pin id="1130" dir="0" index="1" bw="6" slack="0"/>
<pin id="1131" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/11 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln156_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156/11 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="add_ln156_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="5" slack="3"/>
<pin id="1140" dir="0" index="1" bw="6" slack="0"/>
<pin id="1141" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/11 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="trunc_ln156_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="7" slack="0"/>
<pin id="1145" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/11 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_shl12_cast_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="9" slack="0"/>
<pin id="1149" dir="0" index="1" bw="6" slack="0"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_cast/11 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_11_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="0" index="1" bw="7" slack="0"/>
<pin id="1158" dir="0" index="2" bw="1" slack="0"/>
<pin id="1159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sext_ln156_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_1/11 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="add_ln156_1_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="9" slack="0"/>
<pin id="1170" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_1/11 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln156_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="9" slack="0"/>
<pin id="1175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/11 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="add_ln159_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="5" slack="0"/>
<pin id="1180" dir="0" index="1" bw="9" slack="0"/>
<pin id="1181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/11 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="zext_ln159_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="9" slack="0"/>
<pin id="1186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/11 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="icmp_ln148_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="4" slack="0"/>
<pin id="1191" dir="0" index="1" bw="4" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/12 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln180_28_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="0"/>
<pin id="1197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_28/12 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="add_ln180_16_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="1"/>
<pin id="1201" dir="0" index="1" bw="4" slack="0"/>
<pin id="1202" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_16/12 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="zext_ln180_29_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="9" slack="0"/>
<pin id="1206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_29/12 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="zext_ln180_27_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="4" slack="1"/>
<pin id="1211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_27/13 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="add_ln180_17_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="10" slack="2"/>
<pin id="1215" dir="0" index="1" bw="4" slack="0"/>
<pin id="1216" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_17/13 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="zext_ln180_30_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="10" slack="0"/>
<pin id="1220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_30/13 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="cc_V_5_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="4" slack="1"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_5/13 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="select_ln151_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="0" index="2" bw="2" slack="0"/>
<pin id="1233" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151/14 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="select_ln152_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="0" index="2" bw="2" slack="0"/>
<pin id="1242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152/14 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="or_ln158_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="5"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158/14 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln158_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="0" index="2" bw="2" slack="0"/>
<pin id="1256" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/14 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="or_ln159_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="1" slack="5"/>
<pin id="1264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159/14 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="select_ln159_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="0" index="2" bw="2" slack="0"/>
<pin id="1270" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159/14 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="icmp_ln155_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="4" slack="0"/>
<pin id="1277" dir="0" index="1" bw="4" slack="0"/>
<pin id="1278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/15 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln156_2_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="4" slack="0"/>
<pin id="1283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_2/15 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="add_ln156_2_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="9" slack="1"/>
<pin id="1287" dir="0" index="1" bw="4" slack="0"/>
<pin id="1288" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_2/15 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="zext_ln156_3_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="9" slack="0"/>
<pin id="1292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_3/15 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="zext_ln156_1_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="4" slack="1"/>
<pin id="1297" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_1/16 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="add_ln180_18_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="10" slack="2"/>
<pin id="1301" dir="0" index="1" bw="4" slack="0"/>
<pin id="1302" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_18/16 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln180_26_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="10" slack="0"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_26/16 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="select_ln879_2_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="5"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="0" index="2" bw="2" slack="0"/>
<pin id="1313" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_2/16 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="cc_V_3_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="4" slack="1"/>
<pin id="1319" dir="0" index="1" bw="1" slack="0"/>
<pin id="1320" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_3/16 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="icmp_ln164_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="0"/>
<pin id="1325" dir="0" index="1" bw="4" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/17 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="zext_ln180_31_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="4" slack="0"/>
<pin id="1331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_31/17 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln180_32_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="4" slack="0"/>
<pin id="1335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_32/17 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="add_ln180_19_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="9" slack="3"/>
<pin id="1339" dir="0" index="1" bw="4" slack="0"/>
<pin id="1340" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_19/17 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln180_33_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="9" slack="0"/>
<pin id="1344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_33/17 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="add_ln180_20_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="10" slack="3"/>
<pin id="1349" dir="0" index="1" bw="4" slack="0"/>
<pin id="1350" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_20/17 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="cc_V_6_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="4" slack="0"/>
<pin id="1354" dir="0" index="1" bw="1" slack="0"/>
<pin id="1355" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_6/17 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="zext_ln180_34_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="10" slack="1"/>
<pin id="1360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_34/18 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="select_ln168_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="0"/>
<pin id="1364" dir="0" index="1" bw="1" slack="0"/>
<pin id="1365" dir="0" index="2" bw="2" slack="0"/>
<pin id="1366" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168/19 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="select_ln169_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="1" slack="0"/>
<pin id="1374" dir="0" index="2" bw="2" slack="0"/>
<pin id="1375" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/19 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="word_buffer_m_V_offs_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="2" slack="1"/>
<pin id="1382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_offs "/>
</bind>
</comp>

<comp id="1385" class="1005" name="zext_ln94_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="7" slack="3"/>
<pin id="1387" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln94 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="zext_ln94_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="6" slack="1"/>
<pin id="1392" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="first_wrd_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="4"/>
<pin id="1401" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="first_wrd "/>
</bind>
</comp>

<comp id="1406" class="1005" name="last_wrd_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="2"/>
<pin id="1408" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last_wrd "/>
</bind>
</comp>

<comp id="1413" class="1005" name="rhs_V_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="6" slack="1"/>
<pin id="1415" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1419" class="1005" name="trunc_ln68_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="4" slack="1"/>
<pin id="1421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="bank_V_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="4" slack="0"/>
<pin id="1429" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V "/>
</bind>
</comp>

<comp id="1435" class="1005" name="zext_ln544_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln180_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="10" slack="2"/>
<pin id="1445" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln180_2 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="line_buffer_m_V_addr_2_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="9" slack="2"/>
<pin id="1451" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_2 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="line_buffer_m_V_addr_4_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="9" slack="3"/>
<pin id="1456" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_4 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="add_ln125_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="9" slack="1"/>
<pin id="1461" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="word_buffer_m_V_addr_2_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="1"/>
<pin id="1466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_2 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="word_buffer_m_V_addr_5_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="1"/>
<pin id="1471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_5 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="add_ln180_5_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="9" slack="1"/>
<pin id="1476" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_5 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="old_word_buffer_m_V_s_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="1"/>
<pin id="1481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_s "/>
</bind>
</comp>

<comp id="1484" class="1005" name="old_word_buffer_m_V_1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="8" slack="1"/>
<pin id="1486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="trunc_ln138_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="1"/>
<pin id="1491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln138 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="word_buffer_m_V_addr_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="1"/>
<pin id="1499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr "/>
</bind>
</comp>

<comp id="1502" class="1005" name="lb_addr_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="3" slack="1"/>
<pin id="1504" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="rb_addr_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="3" slack="1"/>
<pin id="1509" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="cc_V_1_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="4" slack="1"/>
<pin id="1514" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_1 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="select_ln128_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="2" slack="1"/>
<pin id="1519" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln128 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="old_word_buffer_m_V_2_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="1"/>
<pin id="1527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_2 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="lb_addr_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="3" slack="1"/>
<pin id="1532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr "/>
</bind>
</comp>

<comp id="1535" class="1005" name="rb_addr_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="3" slack="1"/>
<pin id="1537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr "/>
</bind>
</comp>

<comp id="1540" class="1005" name="cc_V_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="4" slack="1"/>
<pin id="1542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V "/>
</bind>
</comp>

<comp id="1545" class="1005" name="select_ln121_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="2" slack="1"/>
<pin id="1547" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="bank_V_1_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="4" slack="0"/>
<pin id="1555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V_1 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_9_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="2"/>
<pin id="1560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="zext_ln544_5_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="64" slack="1"/>
<pin id="1564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_5 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="add_ln180_7_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="9" slack="3"/>
<pin id="1574" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln180_7 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="word_buffer_m_V_addr_7_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="3"/>
<pin id="1579" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_7 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="word_buffer_m_V_addr_8_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="8" slack="3"/>
<pin id="1584" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_8 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="sub_ln180_1_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="10" slack="2"/>
<pin id="1589" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln180_1 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="line_buffer_m_V_addr_5_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="9" slack="2"/>
<pin id="1595" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_5 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="line_buffer_m_V_addr_7_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="9" slack="2"/>
<pin id="1600" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_7 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="add_ln180_9_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="10" slack="3"/>
<pin id="1605" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln180_9 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="line_buffer_m_V_addr_8_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="9" slack="4"/>
<pin id="1610" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_8 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="line_buffer_m_V_addr_9_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="9" slack="4"/>
<pin id="1615" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_9 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="add_ln180_12_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="9" slack="1"/>
<pin id="1620" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_12 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="word_buffer_m_V_addr_3_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="1"/>
<pin id="1625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_3 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="word_buffer_m_V_addr_4_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="8" slack="1"/>
<pin id="1630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_4 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="add_ln156_1_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="9" slack="1"/>
<pin id="1635" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln156_1 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="old_word_buffer_m_V_6_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="8" slack="1"/>
<pin id="1640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_6 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="old_word_buffer_m_V_7_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="8" slack="1"/>
<pin id="1645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_7 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="word_buffer_m_V_addr_1_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="8" slack="1"/>
<pin id="1653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_1 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="lb_addr_2_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="3" slack="1"/>
<pin id="1658" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_2 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="rb_addr_1_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="3" slack="1"/>
<pin id="1663" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_1 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="cc_V_5_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="4" slack="1"/>
<pin id="1668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_5 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="old_word_buffer_m_V_8_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="8" slack="1"/>
<pin id="1676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_8 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="lb_addr_3_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="3" slack="1"/>
<pin id="1681" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_3 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="rb_addr_3_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="3" slack="1"/>
<pin id="1686" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_3 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="cc_V_3_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="4" slack="1"/>
<pin id="1691" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_3 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="word_buffer_m_V_addr_6_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="8" slack="1"/>
<pin id="1699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_6 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="add_ln180_20_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="10" slack="1"/>
<pin id="1704" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_20 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="cc_V_6_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="4" slack="0"/>
<pin id="1709" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cc_V_6 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="lb_addr_4_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="3" slack="1"/>
<pin id="1714" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_4 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="rb_addr_4_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="3" slack="1"/>
<pin id="1719" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="217" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="0" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="4" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="343"><net_src comp="8" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="161" pin="7"/><net_sink comp="204" pin=1"/></net>

<net id="354"><net_src comp="346" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="364"><net_src comp="4" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="372"><net_src comp="6" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="380"><net_src comp="8" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="388"><net_src comp="10" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="396"><net_src comp="0" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="399" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="412"><net_src comp="8" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="407" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="420"><net_src comp="10" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="161" pin="3"/><net_sink comp="204" pin=4"/></net>

<net id="423"><net_src comp="415" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="446"><net_src comp="439" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="468"><net_src comp="462" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="48" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="491"><net_src comp="484" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="501"><net_src comp="495" pin="4"/><net_sink comp="204" pin=4"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="513"><net_src comp="506" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="532"><net_src comp="72" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="12" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="535"><net_src comp="14" pin="0"/><net_sink comp="525" pin=4"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="106" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="536" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="100" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="34" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="36" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="88" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="38" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="94" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="88" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="566" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="566" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="428" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="42" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="428" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="48" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="428" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="42" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="52" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="428" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="428" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="54" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="56" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="661"><net_src comp="58" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="639" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="648" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="62" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="689"><net_src comp="66" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="668" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="700"><net_src comp="618" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="68" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="32" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="696" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="60" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="701" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="736"><net_src comp="721" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="70" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="747"><net_src comp="608" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="42" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="768"><net_src comp="68" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="32" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="776"><net_src comp="58" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="758" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="60" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="763" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="798"><net_src comp="783" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="70" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="808"><net_src comp="805" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="813"><net_src comp="439" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="74" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="439" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="832"><net_src comp="435" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="848"><net_src comp="76" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="849"><net_src comp="161" pin="3"/><net_sink comp="843" pin=2"/></net>

<net id="850"><net_src comp="843" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="855"><net_src comp="435" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="48" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="174" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="76" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="161" pin="3"/><net_sink comp="862" pin=2"/></net>

<net id="870"><net_src comp="862" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="875"><net_src comp="187" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="76" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="161" pin="7"/><net_sink comp="876" pin=2"/></net>

<net id="888"><net_src comp="451" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="74" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="893"><net_src comp="451" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="894" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="907"><net_src comp="447" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="904" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="908" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="922"><net_src comp="447" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="48" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="174" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="76" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="217" pin="3"/><net_sink comp="924" pin=2"/></net>

<net id="932"><net_src comp="924" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="938"><net_src comp="187" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="76" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="217" pin="7"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="473" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="42" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="473" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="48" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="473" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="967"><net_src comp="50" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="957" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="52" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="973"><net_src comp="473" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="953" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="68" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="974" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="32" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="992"><net_src comp="58" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="974" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="60" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="987" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="987" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="995" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="979" pin="3"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1018"><net_src comp="70" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1003" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1028"><net_src comp="974" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1034"><net_src comp="54" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="56" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1041"><net_src comp="1029" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="999" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1052"><net_src comp="78" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1037" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1063"><net_src comp="80" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1037" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1068"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1074"><net_src comp="82" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1037" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1085"><net_src comp="957" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1091"><net_src comp="68" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1081" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="32" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1099"><net_src comp="58" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="1081" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="60" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1105"><net_src comp="1094" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="1086" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1121"><net_src comp="1106" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="70" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1132"><net_src comp="84" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="957" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1146"><net_src comp="1138" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="68" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="32" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1160"><net_src comp="86" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="1138" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="60" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1166"><net_src comp="1155" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1147" pin="3"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1182"><net_src comp="70" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1167" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1193"><net_src comp="484" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="74" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="484" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1207"><net_src comp="1199" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1212"><net_src comp="480" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="1213" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1227"><net_src comp="480" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="48" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1234"><net_src comp="174" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="76" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="161" pin="7"/><net_sink comp="1229" pin=2"/></net>

<net id="1237"><net_src comp="1229" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="1243"><net_src comp="187" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="76" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="161" pin="3"/><net_sink comp="1238" pin=2"/></net>

<net id="1246"><net_src comp="1238" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="1251"><net_src comp="174" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1257"><net_src comp="1247" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="76" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="217" pin="7"/><net_sink comp="1252" pin=2"/></net>

<net id="1260"><net_src comp="1252" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="1265"><net_src comp="187" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1271"><net_src comp="1261" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="76" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1273"><net_src comp="217" pin="3"/><net_sink comp="1266" pin=2"/></net>

<net id="1274"><net_src comp="1266" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="1279"><net_src comp="506" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="74" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1284"><net_src comp="506" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1289"><net_src comp="1281" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1293"><net_src comp="1285" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1298"><net_src comp="502" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1303"><net_src comp="1295" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1307"><net_src comp="1299" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1314"><net_src comp="76" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1315"><net_src comp="217" pin="7"/><net_sink comp="1309" pin=2"/></net>

<net id="1316"><net_src comp="1309" pin="3"/><net_sink comp="204" pin=4"/></net>

<net id="1321"><net_src comp="502" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="48" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="518" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="74" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1332"><net_src comp="518" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="518" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="1333" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1345"><net_src comp="1337" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1351"><net_src comp="1329" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="518" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="48" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1361"><net_src comp="1358" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1367"><net_src comp="174" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1368"><net_src comp="76" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1369"><net_src comp="161" pin="3"/><net_sink comp="1362" pin=2"/></net>

<net id="1370"><net_src comp="1362" pin="3"/><net_sink comp="204" pin=4"/></net>

<net id="1376"><net_src comp="187" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1377"><net_src comp="76" pin="0"/><net_sink comp="1371" pin=1"/></net>

<net id="1378"><net_src comp="161" pin="7"/><net_sink comp="1371" pin=2"/></net>

<net id="1379"><net_src comp="1371" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="1383"><net_src comp="106" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1388"><net_src comp="544" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1393"><net_src comp="548" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1396"><net_src comp="1390" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1397"><net_src comp="1390" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1398"><net_src comp="1390" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1402"><net_src comp="572" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1409"><net_src comp="582" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1416"><net_src comp="588" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1422"><net_src comp="592" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1430"><net_src comp="602" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1438"><net_src comp="631" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1441"><net_src comp="1435" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1442"><net_src comp="1435" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1446"><net_src comp="674" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1452"><net_src comp="112" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1457"><net_src comp="119" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1462"><net_src comp="721" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1467"><net_src comp="126" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1472"><net_src comp="133" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1477"><net_src comp="783" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1482"><net_src comp="140" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1487"><net_src comp="147" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1492"><net_src comp="805" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1500"><net_src comp="154" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1505"><net_src comp="167" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1510"><net_src comp="180" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1515"><net_src comp="851" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1520"><net_src comp="876" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1528"><net_src comp="210" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1533"><net_src comp="223" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1538"><net_src comp="231" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1543"><net_src comp="918" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1548"><net_src comp="933" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1556"><net_src comp="947" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1561"><net_src comp="962" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1565"><net_src comp="970" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1568"><net_src comp="1562" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1569"><net_src comp="1562" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1570"><net_src comp="1562" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1571"><net_src comp="1562" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1575"><net_src comp="1003" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1580"><net_src comp="252" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1585"><net_src comp="259" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1590"><net_src comp="1037" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1596"><net_src comp="266" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1601"><net_src comp="273" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1606"><net_src comp="1059" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1611"><net_src comp="280" pin="3"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1616"><net_src comp="287" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1621"><net_src comp="1106" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1626"><net_src comp="294" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1631"><net_src comp="301" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1636"><net_src comp="1167" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1641"><net_src comp="308" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1646"><net_src comp="315" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1654"><net_src comp="322" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1659"><net_src comp="330" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1664"><net_src comp="338" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1669"><net_src comp="1223" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1677"><net_src comp="359" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1682"><net_src comp="367" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1687"><net_src comp="375" pin="3"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1692"><net_src comp="1317" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1700"><net_src comp="391" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1705"><net_src comp="1347" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1710"><net_src comp="1352" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1715"><net_src comp="399" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1720"><net_src comp="407" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_m_V | {4 5 7 8 9 13 14 16 18 19 }
	Port: conv_out_buffer_m_V | {2 10 }
 - Input state : 
	Port: process_word : word_buffer_m_V | {3 4 5 12 13 14 17 18 19 }
	Port: process_word : word_buffer_m_V_offset | {1 }
	Port: process_word : old_word_buffer_m_V | {6 7 8 14 15 16 }
	Port: process_word : lb | {3 5 6 8 12 14 15 17 19 }
	Port: process_word : rb | {3 5 6 8 12 14 15 17 19 }
	Port: process_word : line_buffer_m_V | {2 10 }
	Port: process_word : conv_params_m_V | {2 10 }
	Port: process_word : log_width_V | {1 }
	Port: process_word : words_per_image_V | {1 }
	Port: process_word : wrd_V | {1 }
  - Chain level:
	State 1
		zext_ln94 : 1
		zext_ln94_1 : 1
		add_ln106 : 1
		sext_ln106 : 2
		slices_per_line_V : 3
		last_wrd : 1
		rhs_V : 4
		trunc_ln68 : 4
	State 2
		icmp_ln113 : 1
		bank_V : 1
		br_ln113 : 2
		xor_ln68 : 1
		sext_ln68 : 1
		s_idx_V : 2
		tmp_5 : 3
		zext_ln544 : 1
		zext_ln180 : 1
		add_ln180 : 2
		trunc_ln180 : 3
		p_shl_cast : 4
		tmp_6 : 3
		zext_ln180_6 : 4
		sub_ln180 : 5
		add_ln180_2 : 6
		zext_ln180_7 : 7
		line_buffer_m_V_addr_2 : 8
		add_ln180_3 : 6
		zext_ln180_8 : 7
		line_buffer_m_V_addr_4 : 8
		br_ln115 : 4
		add_ln125 : 3
		p_shl5_cast : 4
		tmp_8 : 4
		zext_ln125 : 5
		add_ln125_1 : 6
		zext_ln125_1 : 7
		word_buffer_m_V_addr_2 : 8
		add_ln128 : 7
		zext_ln128 : 8
		word_buffer_m_V_addr_5 : 9
		add_ln1353 : 1
		ret_V : 2
		zext_ln180_9 : 2
		add_ln180_4 : 3
		p_shl3_cast : 4
		tmp_7 : 4
		zext_ln180_10 : 5
		add_ln180_5 : 6
		zext_ln180_11 : 7
		old_word_buffer_m_V_s : 8
		add_ln121 : 7
		zext_ln121 : 8
		old_word_buffer_m_V_1 : 9
		call_ln138 : 1
	State 3
		icmp_ln124 : 1
		br_ln124 : 2
		zext_ln125_3 : 1
		add_ln125_2 : 2
		zext_ln125_4 : 3
		word_buffer_m_V_addr : 4
		word_buffer_m_V_load : 5
		lb_load_1 : 1
		rb_load_2 : 1
	State 4
		add_ln180_15 : 1
		zext_ln180_25 : 2
		line_buffer_m_V_addr_3 : 3
		select_ln879 : 1
		store_ln125 : 4
	State 5
		or_ln127 : 1
		select_ln127 : 1
		store_ln127 : 2
		or_ln128 : 1
		select_ln128 : 1
	State 6
		icmp_ln117 : 1
		br_ln117 : 2
		zext_ln180_22 : 1
		add_ln180_13 : 2
		zext_ln180_23 : 3
		old_word_buffer_m_V_2 : 4
		old_word_buffer_m_V_3 : 5
		lb_load : 1
		rb_load : 1
	State 7
		add_ln180_14 : 1
		zext_ln180_24 : 2
		line_buffer_m_V_addr : 3
		store_ln118 : 4
	State 8
		select_ln120 : 1
		store_ln120 : 2
		select_ln121 : 1
	State 9
		store_ln121 : 1
	State 10
	State 11
		icmp_ln142 : 1
		bank_V_1 : 1
		br_ln142 : 2
		lhs_V : 1
		ret_V_7 : 2
		tmp_9 : 3
		zext_ln544_5 : 1
		add_ln180_6 : 2
		p_shl9_cast : 3
		tmp_10 : 3
		zext_ln180_12 : 4
		zext_ln180_13 : 4
		add_ln180_7 : 5
		zext_ln180_14 : 6
		word_buffer_m_V_addr_7 : 7
		add_ln169 : 6
		zext_ln169 : 7
		word_buffer_m_V_addr_8 : 8
		trunc_ln180_1 : 3
		p_shl7_cast : 4
		sub_ln180_1 : 5
		zext_ln180_15 : 6
		line_buffer_m_V_addr_5 : 7
		add_ln180_8 : 6
		zext_ln180_16 : 7
		line_buffer_m_V_addr_7 : 8
		add_ln180_9 : 6
		zext_ln180_17 : 7
		line_buffer_m_V_addr_8 : 8
		add_ln180_10 : 6
		zext_ln180_18 : 7
		line_buffer_m_V_addr_9 : 8
		br_ln146 : 4
		add_ln180_11 : 3
		p_shl10_cast : 4
		tmp_12 : 4
		zext_ln180_19 : 5
		add_ln180_12 : 6
		zext_ln180_20 : 7
		word_buffer_m_V_addr_3 : 8
		add_ln152 : 7
		zext_ln152 : 8
		word_buffer_m_V_addr_4 : 9
		ret_V_6 : 3
		sext_ln156 : 4
		add_ln156 : 5
		trunc_ln156 : 6
		p_shl12_cast : 7
		tmp_11 : 6
		sext_ln156_1 : 7
		add_ln156_1 : 8
		zext_ln156 : 9
		old_word_buffer_m_V_6 : 10
		add_ln159 : 9
		zext_ln159 : 10
		old_word_buffer_m_V_7 : 11
	State 12
		icmp_ln148 : 1
		br_ln148 : 2
		zext_ln180_28 : 1
		add_ln180_16 : 2
		zext_ln180_29 : 3
		word_buffer_m_V_addr_1 : 4
		word_buffer_m_V_load_1 : 5
		lb_load_2 : 1
		rb_load_1 : 1
	State 13
		add_ln180_17 : 1
		zext_ln180_30 : 2
		line_buffer_m_V_addr_1 : 3
		store_ln149 : 4
	State 14
		select_ln151 : 1
		store_ln151 : 2
		select_ln152 : 1
		or_ln158 : 1
		select_ln158 : 1
		store_ln158 : 2
		or_ln159 : 1
		select_ln159 : 1
		storemerge1 : 2
		store_ln152 : 3
	State 15
		icmp_ln155 : 1
		br_ln155 : 2
		zext_ln156_2 : 1
		add_ln156_2 : 2
		zext_ln156_3 : 3
		old_word_buffer_m_V_8 : 4
		old_word_buffer_m_V_9 : 5
		lb_load_3 : 1
		rb_load_3 : 1
	State 16
		add_ln180_18 : 1
		zext_ln180_26 : 2
		line_buffer_m_V_addr_6 : 3
		select_ln879_2 : 1
		store_ln156 : 4
	State 17
		icmp_ln164 : 1
		br_ln164 : 2
		zext_ln180_31 : 1
		zext_ln180_32 : 1
		add_ln180_19 : 2
		zext_ln180_33 : 3
		word_buffer_m_V_addr_6 : 4
		add_ln180_20 : 2
		word_buffer_m_V_load_6 : 5
		cc_V_6 : 1
		lb_load_4 : 1
		rb_load_4 : 1
	State 18
		line_buffer_m_V_addr_10 : 1
		store_ln165 : 2
	State 19
		select_ln168 : 1
		store_ln168 : 2
		select_ln169 : 1
		store_ln169 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln106_fu_556         |    0    |    0    |    12   |
|          |           bank_V_fu_602          |    0    |    0    |    13   |
|          |          s_idx_V_fu_618          |    0    |    0    |    15   |
|          |         add_ln180_fu_639         |    0    |    0    |    15   |
|          |        add_ln180_2_fu_674        |    0    |    0    |    17   |
|          |        add_ln180_3_fu_685        |    0    |    0    |    17   |
|          |         add_ln125_fu_696         |    0    |    0    |    15   |
|          |        add_ln125_1_fu_721        |    0    |    0    |    16   |
|          |         add_ln128_fu_732         |    0    |    0    |    16   |
|          |         add_ln1353_fu_743        |    0    |    0    |    13   |
|          |        add_ln180_4_fu_758        |    0    |    0    |    15   |
|          |        add_ln180_5_fu_783        |    0    |    0    |    16   |
|          |         add_ln121_fu_794         |    0    |    0    |    16   |
|          |        add_ln125_2_fu_819        |    0    |    0    |    16   |
|          |        add_ln180_15_fu_833       |    0    |    0    |    17   |
|          |           cc_V_1_fu_851          |    0    |    0    |    13   |
|          |        add_ln180_13_fu_894       |    0    |    0    |    16   |
|          |        add_ln180_14_fu_908       |    0    |    0    |    17   |
|          |            cc_V_fu_918           |    0    |    0    |    13   |
|          |          bank_V_1_fu_947         |    0    |    0    |    13   |
|    add   |        add_ln180_6_fu_974        |    0    |    0    |    15   |
|          |        add_ln180_7_fu_1003       |    0    |    0    |    16   |
|          |         add_ln169_fu_1014        |    0    |    0    |    16   |
|          |        add_ln180_8_fu_1048       |    0    |    0    |    17   |
|          |        add_ln180_9_fu_1059       |    0    |    0    |    17   |
|          |       add_ln180_10_fu_1070       |    0    |    0    |    17   |
|          |       add_ln180_11_fu_1081       |    0    |    0    |    15   |
|          |       add_ln180_12_fu_1106       |    0    |    0    |    16   |
|          |         add_ln152_fu_1117        |    0    |    0    |    16   |
|          |          ret_V_6_fu_1128         |    0    |    0    |    15   |
|          |         add_ln156_fu_1138        |    0    |    0    |    15   |
|          |        add_ln156_1_fu_1167       |    0    |    0    |    16   |
|          |         add_ln159_fu_1178        |    0    |    0    |    16   |
|          |       add_ln180_16_fu_1199       |    0    |    0    |    16   |
|          |       add_ln180_17_fu_1213       |    0    |    0    |    17   |
|          |          cc_V_5_fu_1223          |    0    |    0    |    13   |
|          |        add_ln156_2_fu_1285       |    0    |    0    |    16   |
|          |       add_ln180_18_fu_1299       |    0    |    0    |    17   |
|          |          cc_V_3_fu_1317          |    0    |    0    |    13   |
|          |       add_ln180_19_fu_1337       |    0    |    0    |    16   |
|          |       add_ln180_20_fu_1347       |    0    |    0    |    17   |
|          |          cc_V_6_fu_1352          |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|   call   |       grp_conv_word_fu_525       |  5.305  |   166   |   326   |
|----------|----------------------------------|---------|---------|---------|
|          |         first_wrd_fu_572         |    0    |    0    |    11   |
|          |          last_wrd_fu_582         |    0    |    0    |    11   |
|          |         icmp_ln113_fu_596        |    0    |    0    |    9    |
|          |         icmp_ln124_fu_809        |    0    |    0    |    9    |
|   icmp   |         icmp_ln117_fu_884        |    0    |    0    |    9    |
|          |         icmp_ln142_fu_941        |    0    |    0    |    9    |
|          |        icmp_ln148_fu_1189        |    0    |    0    |    9    |
|          |        icmp_ln155_fu_1275        |    0    |    0    |    9    |
|          |        icmp_ln164_fu_1323        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln180_fu_668         |    0    |    0    |    17   |
|    sub   |          ret_V_7_fu_957          |    0    |    0    |    15   |
|          |        sub_ln180_1_fu_1037       |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln879_fu_843       |    0    |    0    |    2    |
|          |        select_ln127_fu_862       |    0    |    0    |    2    |
|          |        select_ln128_fu_876       |    0    |    0    |    2    |
|          |        select_ln120_fu_924       |    0    |    0    |    2    |
|          |        select_ln121_fu_933       |    0    |    0    |    2    |
|  select  |       select_ln151_fu_1229       |    0    |    0    |    2    |
|          |       select_ln152_fu_1238       |    0    |    0    |    2    |
|          |       select_ln158_fu_1252       |    0    |    0    |    2    |
|          |       select_ln159_fu_1266       |    0    |    0    |    2    |
|          |      select_ln879_2_fu_1309      |    0    |    0    |    2    |
|          |       select_ln168_fu_1362       |    0    |    0    |    2    |
|          |       select_ln169_fu_1371       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln127_fu_857         |    0    |    0    |    6    |
|    or    |          or_ln128_fu_871         |    0    |    0    |    6    |
|          |         or_ln158_fu_1247         |    0    |    0    |    6    |
|          |         or_ln159_fu_1261         |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln68_fu_608         |    0    |    0    |    6    |
|          |           ret_V_fu_748           |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |     slices_per_line_V_fu_566     |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |       wrd_V_read_read_fu_88      |    0    |    0    |    0    |
|   read   |  words_per_image_V_re_read_fu_94 |    0    |    0    |    0    |
|          |   log_width_V_read_read_fu_100   |    0    |    0    |    0    |
|          | word_buffer_m_V_offs_read_fu_106 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_536            |    0    |    0    |    0    |
|          |         p_shl_cast_fu_648        |    0    |    0    |    0    |
|          |           tmp_6_fu_656           |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_701        |    0    |    0    |    0    |
|          |           tmp_8_fu_709           |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_763        |    0    |    0    |    0    |
|bitconcatenate|           tmp_7_fu_771           |    0    |    0    |    0    |
|          |        p_shl9_cast_fu_979        |    0    |    0    |    0    |
|          |           tmp_10_fu_987          |    0    |    0    |    0    |
|          |        p_shl7_cast_fu_1029       |    0    |    0    |    0    |
|          |       p_shl10_cast_fu_1086       |    0    |    0    |    0    |
|          |          tmp_12_fu_1094          |    0    |    0    |    0    |
|          |       p_shl12_cast_fu_1147       |    0    |    0    |    0    |
|          |          tmp_11_fu_1155          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln94_fu_544         |    0    |    0    |    0    |
|          |        zext_ln94_1_fu_548        |    0    |    0    |    0    |
|          |         zext_ln106_fu_552        |    0    |    0    |    0    |
|          |         zext_ln879_fu_578        |    0    |    0    |    0    |
|          |           rhs_V_fu_588           |    0    |    0    |    0    |
|          |         zext_ln544_fu_631        |    0    |    0    |    0    |
|          |         zext_ln180_fu_635        |    0    |    0    |    0    |
|          |        zext_ln180_6_fu_664       |    0    |    0    |    0    |
|          |        zext_ln180_7_fu_680       |    0    |    0    |    0    |
|          |        zext_ln180_8_fu_691       |    0    |    0    |    0    |
|          |         zext_ln125_fu_717        |    0    |    0    |    0    |
|          |        zext_ln125_1_fu_727       |    0    |    0    |    0    |
|          |         zext_ln128_fu_738        |    0    |    0    |    0    |
|          |        zext_ln180_9_fu_754       |    0    |    0    |    0    |
|          |       zext_ln180_10_fu_779       |    0    |    0    |    0    |
|          |       zext_ln180_11_fu_789       |    0    |    0    |    0    |
|          |         zext_ln121_fu_800        |    0    |    0    |    0    |
|          |        zext_ln125_3_fu_815       |    0    |    0    |    0    |
|          |        zext_ln125_4_fu_824       |    0    |    0    |    0    |
|          |        zext_ln125_2_fu_829       |    0    |    0    |    0    |
|          |       zext_ln180_25_fu_838       |    0    |    0    |    0    |
|          |       zext_ln180_22_fu_890       |    0    |    0    |    0    |
|          |       zext_ln180_23_fu_899       |    0    |    0    |    0    |
|          |       zext_ln180_21_fu_904       |    0    |    0    |    0    |
|          |       zext_ln180_24_fu_913       |    0    |    0    |    0    |
|   zext   |           lhs_V_fu_953           |    0    |    0    |    0    |
|          |        zext_ln544_5_fu_970       |    0    |    0    |    0    |
|          |       zext_ln180_12_fu_995       |    0    |    0    |    0    |
|          |       zext_ln180_13_fu_999       |    0    |    0    |    0    |
|          |       zext_ln180_14_fu_1009      |    0    |    0    |    0    |
|          |        zext_ln169_fu_1020        |    0    |    0    |    0    |
|          |       zext_ln180_15_fu_1043      |    0    |    0    |    0    |
|          |       zext_ln180_16_fu_1054      |    0    |    0    |    0    |
|          |       zext_ln180_17_fu_1065      |    0    |    0    |    0    |
|          |       zext_ln180_18_fu_1076      |    0    |    0    |    0    |
|          |       zext_ln180_19_fu_1102      |    0    |    0    |    0    |
|          |       zext_ln180_20_fu_1112      |    0    |    0    |    0    |
|          |        zext_ln152_fu_1123        |    0    |    0    |    0    |
|          |        zext_ln156_fu_1173        |    0    |    0    |    0    |
|          |        zext_ln159_fu_1184        |    0    |    0    |    0    |
|          |       zext_ln180_28_fu_1195      |    0    |    0    |    0    |
|          |       zext_ln180_29_fu_1204      |    0    |    0    |    0    |
|          |       zext_ln180_27_fu_1209      |    0    |    0    |    0    |
|          |       zext_ln180_30_fu_1218      |    0    |    0    |    0    |
|          |       zext_ln156_2_fu_1281       |    0    |    0    |    0    |
|          |       zext_ln156_3_fu_1290       |    0    |    0    |    0    |
|          |       zext_ln156_1_fu_1295       |    0    |    0    |    0    |
|          |       zext_ln180_26_fu_1304      |    0    |    0    |    0    |
|          |       zext_ln180_31_fu_1329      |    0    |    0    |    0    |
|          |       zext_ln180_32_fu_1333      |    0    |    0    |    0    |
|          |       zext_ln180_33_fu_1342      |    0    |    0    |    0    |
|          |       zext_ln180_34_fu_1358      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln106_fu_562        |    0    |    0    |    0    |
|   sext   |         sext_ln68_fu_614         |    0    |    0    |    0    |
|          |        sext_ln156_fu_1134        |    0    |    0    |    0    |
|          |       sext_ln156_1_fu_1163       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln68_fu_592        |    0    |    0    |    0    |
|          |        trunc_ln180_fu_644        |    0    |    0    |    0    |
|   trunc  |        trunc_ln138_fu_805        |    0    |    0    |    0    |
|          |       trunc_ln180_1_fu_1025      |    0    |    0    |    0    |
|          |        trunc_ln156_fu_1143       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_5_fu_623           |    0    |    0    |    0    |
|          |           tmp_9_fu_962           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |  5.305  |   166   |   1177  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln125_1_reg_1459     |    9   |
|      add_ln156_1_reg_1633     |    9   |
|     add_ln180_12_reg_1618     |    9   |
|     add_ln180_20_reg_1702     |   10   |
|      add_ln180_2_reg_1443     |   10   |
|      add_ln180_5_reg_1474     |    9   |
|      add_ln180_7_reg_1572     |    9   |
|      add_ln180_9_reg_1603     |   10   |
|       bank_V_1_reg_1553       |    4   |
|        bank_V_reg_1427        |    4   |
|        cc_V_1_reg_1512        |    4   |
|        cc_V_3_reg_1689        |    4   |
|        cc_V_5_reg_1666        |    4   |
|        cc_V_6_reg_1707        |    4   |
|         cc_V_reg_1540         |    4   |
|       first_wrd_reg_1399      |    1   |
|       last_wrd_reg_1406       |    1   |
|       lb_addr_1_reg_1502      |    3   |
|       lb_addr_2_reg_1656      |    3   |
|       lb_addr_3_reg_1679      |    3   |
|       lb_addr_4_reg_1712      |    3   |
|        lb_addr_reg_1530       |    3   |
|line_buffer_m_V_addr_2_reg_1449|    9   |
|line_buffer_m_V_addr_4_reg_1454|    9   |
|line_buffer_m_V_addr_5_reg_1593|    9   |
|line_buffer_m_V_addr_7_reg_1598|    9   |
|line_buffer_m_V_addr_8_reg_1608|    9   |
|line_buffer_m_V_addr_9_reg_1613|    9   |
| old_word_buffer_m_V_1_reg_1484|    8   |
| old_word_buffer_m_V_2_reg_1525|    8   |
| old_word_buffer_m_V_6_reg_1638|    8   |
| old_word_buffer_m_V_7_reg_1643|    8   |
| old_word_buffer_m_V_8_reg_1674|    8   |
| old_word_buffer_m_V_s_reg_1479|    8   |
|        p_0198_0_reg_469       |    4   |
|        p_0249_0_reg_435       |    4   |
|        p_027_0_reg_447        |    4   |
|        p_0284_0_reg_502       |    4   |
|        p_0324_0_reg_480       |    4   |
|        p_0501_0_reg_514       |    4   |
|        p_095_0_reg_424        |    4   |
|       rb_addr_1_reg_1661      |    3   |
|       rb_addr_2_reg_1507      |    3   |
|       rb_addr_3_reg_1684      |    3   |
|       rb_addr_4_reg_1717      |    3   |
|        rb_addr_reg_1535       |    3   |
|         rhs_V_reg_1413        |    6   |
|     select_ln121_reg_1545     |    2   |
|     select_ln128_reg_1517     |    2   |
|      storemerge1_reg_492      |    2   |
|       storemerge_reg_459      |    2   |
|      sub_ln180_1_reg_1587     |   10   |
|         tmp_9_reg_1558        |    1   |
|      trunc_ln138_reg_1489     |    1   |
|      trunc_ln68_reg_1419      |    4   |
|word_buffer_m_V_addr_1_reg_1651|    8   |
|word_buffer_m_V_addr_2_reg_1464|    8   |
|word_buffer_m_V_addr_3_reg_1623|    8   |
|word_buffer_m_V_addr_4_reg_1628|    8   |
|word_buffer_m_V_addr_5_reg_1469|    8   |
|word_buffer_m_V_addr_6_reg_1697|    8   |
|word_buffer_m_V_addr_7_reg_1577|    8   |
|word_buffer_m_V_addr_8_reg_1582|    8   |
| word_buffer_m_V_addr_reg_1497 |    8   |
| word_buffer_m_V_offs_reg_1380 |    2   |
|     zext_ln544_5_reg_1562     |   64   |
|      zext_ln544_reg_1435      |   64   |
|      zext_ln94_1_reg_1390     |    6   |
|       zext_ln94_reg_1385      |    7   |
+-------------------------------+--------+
|             Total             |   510  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_161  |  p0  |   7  |   8  |   56   ||    38   |
|   grp_access_fu_161  |  p2  |   5  |   0  |    0   ||    27   |
|   grp_access_fu_174  |  p0  |  10  |   3  |   30   ||    47   |
|   grp_access_fu_187  |  p0  |  10  |   3  |   30   ||    47   |
|   grp_access_fu_204  |  p0  |   7  |   9  |   63   ||    38   |
|   grp_access_fu_204  |  p1  |   9  |   2  |   18   ||    44   |
|   grp_access_fu_204  |  p2  |   4  |   0  |    0   ||    21   |
|   grp_access_fu_204  |  p4  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_217  |  p0  |   4  |   8  |   32   ||    21   |
|   grp_access_fu_217  |  p2  |   4  |   0  |    0   ||    21   |
|   p_0249_0_reg_435   |  p0  |   2  |   4  |    8   ||    9    |
|    p_027_0_reg_447   |  p0  |   2  |   4  |    8   ||    9    |
|   p_0324_0_reg_480   |  p0  |   2  |   4  |    8   ||    9    |
|   p_0284_0_reg_502   |  p0  |   2  |   4  |    8   ||    9    |
| grp_conv_word_fu_525 |  p2  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   299  || 18.3765 ||   370   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   166  |  1177  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   18   |    -   |   370  |
|  Register |    -   |   510  |    -   |
+-----------+--------+--------+--------+
|   Total   |   23   |   676  |  1547  |
+-----------+--------+--------+--------+
