Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 9AADE15F339
	for <lists+qemu-devel@lfdr.de>; Fri, 14 Feb 2020 19:21:26 +0100 (CET)
Received: from localhost ([::1]:43636 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j2faf-0005jD-ID
	for lists+qemu-devel@lfdr.de; Fri, 14 Feb 2020 13:21:25 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:33460)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <groug@kaod.org>) id 1j2fYX-0001ne-J7
 for qemu-devel@nongnu.org; Fri, 14 Feb 2020 13:19:15 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <groug@kaod.org>) id 1j2fYV-0003E5-Ep
 for qemu-devel@nongnu.org; Fri, 14 Feb 2020 13:19:13 -0500
Received: from 5.mo2.mail-out.ovh.net ([87.98.181.248]:52594)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <groug@kaod.org>) id 1j2fYV-0003Cr-3d
 for qemu-devel@nongnu.org; Fri, 14 Feb 2020 13:19:11 -0500
Received: from player731.ha.ovh.net (unknown [10.110.171.131])
 by mo2.mail-out.ovh.net (Postfix) with ESMTP id DF7391C9EDE
 for <qemu-devel@nongnu.org>; Fri, 14 Feb 2020 19:19:08 +0100 (CET)
Received: from kaod.org (lns-bzn-46-82-253-208-248.adsl.proxad.net
 [82.253.208.248]) (Authenticated sender: groug@kaod.org)
 by player731.ha.ovh.net (Postfix) with ESMTPSA id 2CBC6F315611;
 Fri, 14 Feb 2020 18:19:03 +0000 (UTC)
Date: Fri, 14 Feb 2020 19:19:00 +0100
From: Greg Kurz <groug@kaod.org>
To: David Gibson <david@gibson.dropbear.id.au>
Subject: Re: [PATCH] spapr: Rework hash<->radix transitions at CAS
Message-ID: <20200214191900.7e4f91fc@bahia.lan>
In-Reply-To: <20200213222835.GG124369@umbus.fritz.box>
References: <158160831807.3339719.7059822505220975954.stgit@bahia.lan>
 <20200213222835.GG124369@umbus.fritz.box>
X-Mailer: Claws Mail 3.17.4 (GTK+ 2.24.32; x86_64-redhat-linux-gnu)
MIME-Version: 1.0
Content-Type: multipart/signed; boundary="Sig_/V4lNYczea_QSq7bXvrIEx=r";
 protocol="application/pgp-signature"; micalg=pgp-sha256
X-Ovh-Tracer-Id: 16473041540276460006
X-VR-SPAMSTATE: OK
X-VR-SPAMSCORE: -100
X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrgedugedrjedtgdduuddvucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuqfggjfdpvefjgfevmfevgfenuceurghilhhouhhtmecuhedttdenucesvcftvggtihhpihgvnhhtshculddquddttddmnecujfgurhepfffhvffukfgjfhfogggtsehgtderreertddvnecuhfhrohhmpefirhgvghcumfhurhiiuceoghhrohhugheskhgrohgurdhorhhgqeenucfkpheptddrtddrtddrtddpkedvrddvheefrddvtdekrddvgeeknecuvehluhhsthgvrhfuihiivgeptdenucfrrghrrghmpehmohguvgepshhmthhpqdhouhhtpdhhvghlohepphhlrgihvghrjeefuddrhhgrrdhovhhhrdhnvghtpdhinhgvtheptddrtddrtddrtddpmhgrihhlfhhrohhmpehgrhhouhhgsehkrghougdrohhrghdprhgtphhtthhopehqvghmuhdquggvvhgvlhesnhhonhhgnhhurdhorhhg
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 87.98.181.248
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Alexey Kardashevskiy <aik@ozlabs.ru>, Laurent Vivier <lvivier@redhat.com>,
 qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--Sig_/V4lNYczea_QSq7bXvrIEx=r
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: quoted-printable

On Fri, 14 Feb 2020 09:28:35 +1100
David Gibson <david@gibson.dropbear.id.au> wrote:

> On Thu, Feb 13, 2020 at 04:38:38PM +0100, Greg Kurz wrote:
> > Until the CAS negotiation is over, an HPT can be allocated on three
> > different paths:
> >=20
> > 1) during machine reset if the host doesn't support radix,
> >=20
> > 2) during CAS if the guest wants hash and doesn't support HPT resizing,
> >    in which case we pre-emptively resize the HPT to accomodate maxram,
> >=20
> > 3) during CAS if no CAS reboot was requested, the guest wants hash but
> >    we're currently configured for radix.
> >=20
> > Depending on the various combinations of host or guest MMU support,
> > HPT resizing guest support and the possibility of a CAS reboot, it
> > is quite hard to know which of these allocates the HPT that will
> > be ultimately used by the guest that wants to do hash. Also, some of
> > them have bugs:
> >=20
> > - 2) calls spapr_reallocate_hpt() instead of spapr_setup_hpt_and_vrma()
> >   and thus doesn't update the VRMA size, even though we've just extended
> >   the HPT. Not sure what issues this can cause,
> >=20
> > - 3) doesn't check for HPT resizing support and will always allocate a
> >   small HPT based on the initial RAM size. This caps the total amount of
> >   RAM the guest can see, especially if maxram is much higher than the
> >   initial ram.
> >=20
> > We only support guests that do CAS and we already assume that the HPT
> > isn't being used when we do the pre-emptive resizing at CAS. It thus
> > seems reasonable to only allocate the HPT at the end of CAS, when no
> > CAS reboot was requested.
> >=20
> > Consolidate the logic so that we only create the HPT during 3), ie.
> > when we're done with the CAS reboot cycles, and ensure HPT resizing
> > is taken into account. This fixes the radix->hash transition for
> > all cases.
>=20
> Uh.. I'm pretty sure this can't work for KVM on a POWER8 host.  We
> need the HPT at all times there, or there's nowhere to put VRMA
> entries, so we can't run even in real mode.
>=20

Well it happens to be working anyway because KVM automatically
creates an HPT (default size 16MB) in kvmppc_hv_setup_htab_rma()
if QEMU didn't do so already... Would a comment to emphasize this
be enough or do you prefer I don't drop the HPT allocation currently
performed at machine reset ?

> > The guest can theoretically call CAS several times, without a CAS
> > reboot in between. Linux guests don't do that, but better safe than
> > sorry, let's ensure we can also handle the symmetrical hash->radix
> > transition correctly: free the HPT and set the GR bit in PATE.
> > An helper is introduced for the latter since this is already what
> > we do during machine reset when going for radix.
> >=20
> > As a bonus, this removes one user of spapr->cas_reboot, which we
> > want to get rid of in the future.
> >=20
> > Signed-off-by: Greg Kurz <groug@kaod.org>
> > ---
> >  hw/ppc/spapr.c         |   25 +++++++++++++++-----
> >  hw/ppc/spapr_hcall.c   |   59 ++++++++++++++++++++--------------------=
--------
> >  include/hw/ppc/spapr.h |    1 +
> >  3 files changed, 44 insertions(+), 41 deletions(-)
> >=20
> > diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c
> > index 828e2cc1359a..88bc0e4e3ca1 100644
> > --- a/hw/ppc/spapr.c
> > +++ b/hw/ppc/spapr.c
> > @@ -1573,9 +1573,19 @@ void spapr_setup_hpt_and_vrma(SpaprMachineState =
*spapr)
> >  {
> >      int hpt_shift;
> > =20
> > +    /*
> > +     * HPT resizing is a bit of a special case, because when enabled
> > +     * we assume an HPT guest will support it until it says it
> > +     * doesn't, instead of assuming it won't support it until it says
> > +     * it does.  Strictly speaking that approach could break for
> > +     * guests which don't make a CAS call, but those are so old we
> > +     * don't care about them.  Without that assumption we'd have to
> > +     * make at least a temporary allocation of an HPT sized for max
> > +     * memory, which could be impossibly difficult under KVM HV if
> > +     * maxram is large.
> > +     */
> >      if ((spapr->resize_hpt =3D=3D SPAPR_RESIZE_HPT_DISABLED)
> > -        || (spapr->cas_reboot
> > -            && !spapr_ovec_test(spapr->ov5_cas, OV5_HPT_RESIZE))) {
> > +        || !spapr_ovec_test(spapr->ov5_cas, OV5_HPT_RESIZE)) {
> >          hpt_shift =3D spapr_hpt_shift_for_ramsize(MACHINE(spapr)->maxr=
am_size);
> >      } else {
> >          uint64_t current_ram_size;
> > @@ -1604,6 +1614,12 @@ static int spapr_reset_drcs(Object *child, void =
*opaque)
> >      return 0;
> >  }
> > =20
> > +void spapr_reset_patb_entry(SpaprMachineState *spapr)
> > +{
> > +    spapr->patb_entry =3D PATE1_GR;
> > +    spapr_set_all_lpcrs(LPCR_HR | LPCR_UPRT, LPCR_HR | LPCR_UPRT);
> > +}
> > +
> >  static void spapr_machine_reset(MachineState *machine)
> >  {
> >      SpaprMachineState *spapr =3D SPAPR_MACHINE(machine);
> > @@ -1624,10 +1640,7 @@ static void spapr_machine_reset(MachineState *ma=
chine)
> >           * without a HPT because KVM will start them in radix mode.
> >           * Set the GR bit in PATE so that we know there is no HPT.
> >           */
> > -        spapr->patb_entry =3D PATE1_GR;
> > -        spapr_set_all_lpcrs(LPCR_HR | LPCR_UPRT, LPCR_HR | LPCR_UPRT);
> > -    } else {
> > -        spapr_setup_hpt_and_vrma(spapr);
> > +        spapr_reset_patb_entry(spapr);
> >      }
> > =20
> >      qemu_devices_reset();
> > diff --git a/hw/ppc/spapr_hcall.c b/hw/ppc/spapr_hcall.c
> > index b8bb66b5c0d4..57ddf0fa6d05 100644
> > --- a/hw/ppc/spapr_hcall.c
> > +++ b/hw/ppc/spapr_hcall.c
> > @@ -1677,6 +1677,7 @@ static target_ulong h_client_architecture_support=
(PowerPCCPU *cpu,
> >      bool raw_mode_supported =3D false;
> >      bool guest_xive;
> >      CPUState *cs;
> > +    int maxshift =3D spapr_hpt_shift_for_ramsize(MACHINE(spapr)->maxra=
m_size);
> > =20
> >      /* CAS is supposed to be called early when only the boot vCPU is a=
ctive. */
> >      CPU_FOREACH(cs) {
> > @@ -1739,36 +1740,6 @@ static target_ulong h_client_architecture_suppor=
t(PowerPCCPU *cpu,
> > =20
> >      guest_xive =3D spapr_ovec_test(ov5_guest, OV5_XIVE_EXPLOIT);
> > =20
> > -    /*
> > -     * HPT resizing is a bit of a special case, because when enabled
> > -     * we assume an HPT guest will support it until it says it
> > -     * doesn't, instead of assuming it won't support it until it says
> > -     * it does.  Strictly speaking that approach could break for
> > -     * guests which don't make a CAS call, but those are so old we
> > -     * don't care about them.  Without that assumption we'd have to
> > -     * make at least a temporary allocation of an HPT sized for max
> > -     * memory, which could be impossibly difficult under KVM HV if
> > -     * maxram is large.
> > -     */
> > -    if (!guest_radix && !spapr_ovec_test(ov5_guest, OV5_HPT_RESIZE)) {
> > -        int maxshift =3D spapr_hpt_shift_for_ramsize(MACHINE(spapr)->m=
axram_size);
> > -
> > -        if (spapr->resize_hpt =3D=3D SPAPR_RESIZE_HPT_REQUIRED) {
> > -            error_report(
> > -                "h_client_architecture_support: Guest doesn't support =
HPT resizing, but resize-hpt=3Drequired");
> > -            exit(1);
> > -        }
> > -
> > -        if (spapr->htab_shift < maxshift) {
> > -            /* Guest doesn't know about HPT resizing, so we
> > -             * pre-emptively resize for the maximum permitted RAM.  At
> > -             * the point this is called, nothing should have been
> > -             * entered into the existing HPT */
> > -            spapr_reallocate_hpt(spapr, maxshift, &error_fatal);
> > -            push_sregs_to_kvm_pr(spapr);
> > -        }
> > -    }
> > -
> >      /* NOTE: there are actually a number of ov5 bits where input from =
the
> >       * guest is always zero, and the platform/QEMU enables them indepe=
ndently
> >       * of guest input. To model these properly we'd want some sort of =
mask,
> > @@ -1806,6 +1777,12 @@ static target_ulong h_client_architecture_suppor=
t(PowerPCCPU *cpu,
> >              error_report("Guest requested unavailable MMU mode (hash).=
");
> >              exit(EXIT_FAILURE);
> >          }
> > +        if (spapr->resize_hpt =3D=3D SPAPR_RESIZE_HPT_REQUIRED &&
> > +            !spapr_ovec_test(ov5_guest, OV5_HPT_RESIZE)) {
> > +            error_report(
> > +                "h_client_architecture_support: Guest doesn't support =
HPT resizing, but resize-hpt=3Drequired");
> > +            exit(1);
> > +        }
> >      }
> >      spapr->cas_pre_isa3_guest =3D !spapr_ovec_test(ov1_guest, OV1_PPC_=
3_00);
> >      spapr_ovec_cleanup(ov1_guest);
> > @@ -1838,11 +1815,23 @@ static target_ulong h_client_architecture_suppo=
rt(PowerPCCPU *cpu,
> >          void *fdt;
> >          SpaprDeviceTreeUpdateHeader hdr =3D { .version_id =3D 1 };
> > =20
> > -        /* If spapr_machine_reset() did not set up a HPT but one is ne=
cessary
> > -         * (because the guest isn't going to use radix) then set it up=
 here. */
> > -        if ((spapr->patb_entry & PATE1_GR) && !guest_radix) {
> > -            /* legacy hash or new hash: */
> > -            spapr_setup_hpt_and_vrma(spapr);
> > +        if (!guest_radix) {
> > +            /*
> > +             * Either spapr_machine_reset() did not set up a HPT but o=
ne
> > +             * is necessary (because the guest isn't going to use radi=
x),
> > +             * or the guest doesn't know about HPT resizing and we nee=
d to
> > +             * pre-emptively resize for the maximum permitted RAM. Set=
 it
> > +             * up here. At the point this is called, nothing should ha=
ve
> > +             * been entered into the existing HPT.
> > +             */
> > +            if (spapr->patb_entry & PATE1_GR || spapr->htab_shift < ma=
xshift) {
> > +                /* legacy hash or new hash: */
> > +                spapr_setup_hpt_and_vrma(spapr);
> > +                push_sregs_to_kvm_pr(spapr);
> > +            }
> > +        } else {
> > +            spapr_free_hpt(spapr);
> > +            spapr_reset_patb_entry(spapr);
> >          }
> > =20
> >          if (fdt_bufsize < sizeof(hdr)) {
> > diff --git a/include/hw/ppc/spapr.h b/include/hw/ppc/spapr.h
> > index 09110961a589..9d88b5596481 100644
> > --- a/include/hw/ppc/spapr.h
> > +++ b/include/hw/ppc/spapr.h
> > @@ -919,4 +919,5 @@ void spapr_check_pagesize(SpaprMachineState *spapr,=
 hwaddr pagesize,
> > =20
> >  void spapr_set_all_lpcrs(target_ulong value, target_ulong mask);
> >  hwaddr spapr_get_rtas_addr(void);
> > +void spapr_reset_patb_entry(SpaprMachineState *spapr);
> >  #endif /* HW_SPAPR_H */
> >=20
>=20


--Sig_/V4lNYczea_QSq7bXvrIEx=r
Content-Type: application/pgp-signature
Content-Description: OpenPGP digital signature

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEtIKLr5QxQM7yo0kQcdTV5YIvc9YFAl5G5JQACgkQcdTV5YIv
c9YqPhAAtYXbiQEPxeSw4ALjTMI6G08aaZi1RZ3uYPvQN9n/ofAW//c4q9iy4CpF
t4sEUne8dNKx02DChgH955NDYJVHS1MdE/N4SB1Jelpo5KnWEaJniGAsjKE8QDeR
dJm62qPw5B2/Q0W4bo2c7ihX3NQxvEJeWLqgZ9OFlWtoHfLC+ZcqZTc0V0Lvif7M
cnQj+rZCn/eCmDK6/g6y4bEWWhjU9YOtgYyuSHAwzkG5KSSusw1DMjXx3TytzZeC
xB5OSNhWWfkoU8YWD095+nIw4GXkpbfx/VBxOtYDtWCvdBV2Ml1/PM4zszkGhxT3
9XH85ZAeuKaWwpWbU/BLlwXp5MBRH37q9hOesRcT1zwUfqwWdE8CT0uUEbBS4J/p
SY/zRDuAgLTgAH4K05fJYgjHrMp06WyhHMdqov3pXCqgAS/o9tszcdQtTZCUH3Rd
Qexktb8MCjPdqLYBvtES3K2HAz1Htk2YoJ6XFvg/TN9wWwFcNBDZ9P94+kqyJadg
NNwpJ3cdOVqN8R9HcRir3ezKgXjj/vcr3sE91aiZMgUFjbMAYnWsTKUxCLpPjdyL
qw9fZi6/KXZj9KfhS7+2L2S6XHs7vzsiohO/sOrRhViLIipbb/DrM3jk8ylzwr44
yd/V+ZSXCRWxpEMb2PFG2fwI+qIo15OeDS9FWpQGQW5QA1r1PNc=
=kDG7
-----END PGP SIGNATURE-----

--Sig_/V4lNYczea_QSq7bXvrIEx=r--

