

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L12_L13'
================================================================
* Date:           Sun Jan 26 19:55:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      795|      795|  7.950 us|  7.950 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L12_L13  |      793|      793|        66|          1|          1|   729|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 1, D = 66, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.88>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 69 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 70 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten53"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 73 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln111 = store i5 0, i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 74 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L14"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i10 %indvar_flatten53" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 76 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i10 %indvar_flatten53_load, i10 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 77 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln108_1 = add i10 %indvar_flatten53_load, i10 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 78 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc260, void %L17.preheader.exitStub" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 79 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 80 'load' 'y_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 81 'load' 'x_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln108 = add i5 %x_load, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 82 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i5 %y_load, i5 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 83 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.41ns)   --->   "%select_ln108 = select i1 %icmp_ln111, i5 0, i5 %y_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 84 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.41ns)   --->   "%select_ln108_1 = select i1 %icmp_ln111, i5 %add_ln108, i5 %x_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 85 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %select_ln108_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 86 'zext' 'zext_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%mul_ln116 = mul i10 %zext_ln116, i10 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 87 'mul' 'mul_ln116' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i5 %select_ln108" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 88 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln116 = add i10 %mul_ln116, i10 %zext_ln116_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 89 'add' 'add_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i10 %add_ln116" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 90 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%inp_image_92_addr = getelementptr i32 %inp_image_92, i64 0, i64 %zext_ln116_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 91 'getelementptr' 'inp_image_92_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%inp_image_92_load = load i10 %inp_image_92_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 92 'load' 'inp_image_92_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_1 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln111 = add i5 %select_ln108, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 93 'add' 'add_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln108 = store i10 %add_ln108_1, i10 %indvar_flatten53" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 94 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 %select_ln108_1, i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108]   --->   Operation 95 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln111 = store i5 %add_ln111, i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 96 'store' 'store_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 97 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_92_load = load i10 %inp_image_92_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 97 'load' 'inp_image_92_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_2 : Operation 98 [13/13] (1.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 98 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.23>
ST_3 : Operation 99 [12/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 99 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.23>
ST_4 : Operation 100 [11/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 100 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.23>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%inp_image_93_addr = getelementptr i32 %inp_image_93, i64 0, i64 %zext_ln116_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 101 'getelementptr' 'inp_image_93_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [10/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 102 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 103 [2/2] (1.23ns)   --->   "%inp_image_93_load = load i10 %inp_image_93_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 103 'load' 'inp_image_93_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 104 [9/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 104 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 105 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_93_load = load i10 %inp_image_93_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 105 'load' 'inp_image_93_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 106 [13/13] (1.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 106 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 107 [8/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 107 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 108 [12/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 108 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 109 [7/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 109 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 110 [11/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 110 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%inp_image_94_addr = getelementptr i32 %inp_image_94, i64 0, i64 %zext_ln116_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 111 'getelementptr' 'inp_image_94_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [6/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 112 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 113 [10/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 113 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 114 [2/2] (1.23ns)   --->   "%inp_image_94_load = load i10 %inp_image_94_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 114 'load' 'inp_image_94_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 115 [5/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 115 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 116 [9/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 116 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 117 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_94_load = load i10 %inp_image_94_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 117 'load' 'inp_image_94_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_10 : Operation 118 [13/13] (1.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 118 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 119 [4/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 119 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 120 [8/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 120 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 121 [12/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 121 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 122 [3/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 122 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 123 [7/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 123 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 124 [11/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 124 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%inp_image_95_addr = getelementptr i32 %inp_image_95, i64 0, i64 %zext_ln116_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 125 'getelementptr' 'inp_image_95_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [2/13] (7.23ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 126 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 127 [6/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 127 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 128 [10/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 128 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 129 [2/2] (1.23ns)   --->   "%inp_image_95_load = load i10 %inp_image_95_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 129 'load' 'inp_image_95_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 130 [1/13] (2.44ns)   --->   "%tmp_40 = call i32 @pow_generic<float>, i32 %inp_image_92_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 130 'call' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 131 [5/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 131 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 132 [9/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 132 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 133 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_95_load = load i10 %inp_image_95_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 133 'load' 'inp_image_95_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_14 : Operation 134 [13/13] (1.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 134 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 135 [4/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_40, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 135 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [4/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 136 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 137 [8/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 137 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 138 [12/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 138 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 139 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_40, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 139 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [3/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 140 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 141 [7/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 141 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 142 [11/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 142 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 143 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_40, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 143 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/13] (7.23ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 144 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 145 [6/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 145 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 146 [10/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 146 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 147 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %tmp_40, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 147 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/13] (2.44ns)   --->   "%tmp_41 = call i32 @pow_generic<float>, i32 %inp_image_93_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 148 'call' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 149 [5/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 149 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 150 [9/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 150 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 151 [4/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_41" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 151 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [4/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 152 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 153 [8/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 153 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 154 [3/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_41" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 154 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [3/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 155 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 156 [7/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 156 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 157 [2/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_41" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 157 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [2/13] (7.23ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 158 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 159 [6/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 159 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 160 [1/4] (6.43ns)   --->   "%add234_1 = fadd i32 %add4, i32 %tmp_41" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 160 'fadd' 'add234_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/13] (2.44ns)   --->   "%tmp_42 = call i32 @pow_generic<float>, i32 %inp_image_94_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 161 'call' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 162 [5/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 162 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 163 [4/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_42" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 163 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [4/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 164 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 165 [3/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_42" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 165 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [3/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 166 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 7.23>
ST_25 : Operation 167 [2/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_42" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 167 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [2/13] (7.23ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 168 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 169 [1/4] (6.43ns)   --->   "%add234_2 = fadd i32 %add234_1, i32 %tmp_42" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 169 'fadd' 'add234_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [1/13] (2.44ns)   --->   "%tmp_43 = call i32 @pow_generic<float>, i32 %inp_image_95_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 170 'call' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 171 [4/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_43" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 171 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 172 [3/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_43" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 172 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 173 [2/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_43" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 173 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 174 [1/4] (6.43ns)   --->   "%add234_3 = fadd i32 %add234_2, i32 %tmp_43" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116]   --->   Operation 174 'fadd' 'add234_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.30>
ST_31 : Operation 175 [2/2] (2.30ns)   --->   "%conv2_1 = fpext i32 %add234_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 175 'fpext' 'conv2_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.30>
ST_32 : Operation 176 [1/2] (2.30ns)   --->   "%conv2_1 = fpext i32 %add234_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 176 'fpext' 'conv2_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 177 [5/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv2_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 177 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 178 [4/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv2_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 178 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 179 [3/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv2_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 179 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 180 [2/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv2_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 180 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 181 [1/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv2_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 181 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 182 [5/5] (5.06ns)   --->   "%add5 = dadd i64 %mul6, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 182 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.06>
ST_39 : Operation 183 [4/5] (5.06ns)   --->   "%add5 = dadd i64 %mul6, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 183 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.06>
ST_40 : Operation 184 [3/5] (5.06ns)   --->   "%add5 = dadd i64 %mul6, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 184 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 185 [2/5] (5.06ns)   --->   "%add5 = dadd i64 %mul6, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 185 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.06>
ST_42 : Operation 186 [1/5] (5.06ns)   --->   "%add5 = dadd i64 %mul6, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 186 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 187 [2/2] (2.89ns)   --->   "%x_assign_s = fptrunc i64 %add5" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 187 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.12>
ST_44 : Operation 188 [1/2] (2.89ns)   --->   "%x_assign_s = fptrunc i64 %add5" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 188 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 189 [13/13] (1.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 189 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.23>
ST_45 : Operation 190 [12/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 190 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.23>
ST_46 : Operation 191 [11/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 191 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.23>
ST_47 : Operation 192 [10/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 192 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.23>
ST_48 : Operation 193 [9/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 193 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.23>
ST_49 : Operation 194 [8/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 194 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.23>
ST_50 : Operation 195 [7/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 195 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.23>
ST_51 : Operation 196 [6/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 196 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.23>
ST_52 : Operation 197 [5/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 197 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.23>
ST_53 : Operation 198 [4/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 198 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.23>
ST_54 : Operation 199 [3/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 199 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 7.23>
ST_55 : Operation 200 [2/13] (7.23ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 200 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 2.44>
ST_56 : Operation 201 [1/13] (2.44ns)   --->   "%tmp_44 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 201 'call' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 202 [9/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 202 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 203 [8/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 203 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.05>
ST_59 : Operation 204 [7/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 204 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 205 [6/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 205 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 206 [5/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 206 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.05>
ST_62 : Operation 207 [4/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 207 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 208 [3/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 208 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 209 [2/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 209 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.05>
ST_65 : Operation 210 [1/9] (7.05ns)   --->   "%div6 = fdiv i32 %inp_image_94_load, i32 %tmp_44" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 210 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 222 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 66 <SV = 65> <Delay = 1.92>
ST_66 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L12_L13_str"   --->   Operation 211 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 212 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729"   --->   Operation 212 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i10 %mul_ln116" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 213 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i5 %select_ln108" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 214 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:112]   --->   Operation 215 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i17 %zext_ln111_1, i17 68526" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 216 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 217 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i17 %add_ln117_1, i17 %zext_ln111" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 217 'add' 'add_ln117' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i17 %add_ln117" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 218 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 219 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln117" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 219 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 220 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln117 = store i32 %div6, i17 %out_img_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117]   --->   Operation 220 'store' 'store_ln117' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_66 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln111 = br void %L14" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111]   --->   Operation 221 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.884ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln108', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108) of constant 0 on local variable 'x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108 [17]  (0.427 ns)
	'load' operation 5 bit ('x_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108) on local variable 'x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108 [27]  (0.000 ns)
	'add' operation 5 bit ('add_ln108', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108) [28]  (0.789 ns)
	'select' operation 5 bit ('select_ln108_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108) [33]  (0.414 ns)
	'mul' operation 10 bit ('mul_ln116', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [35]  (1.230 ns)
	'add' operation 10 bit ('add_ln116', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [38]  (0.787 ns)
	'getelementptr' operation 10 bit ('inp_image_92_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [40]  (0.000 ns)
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) on array 'inp_image_92' [46]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) on array 'inp_image_92' [46]  (1.237 ns)
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (1.237 ns)

 <State 3>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 4>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 5>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 6>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_40', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [47]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_41', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [50]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_41', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [50]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_41', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [50]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_41', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [50]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_42', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [53]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_42', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [53]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_42', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [53]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_42', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [53]  (7.232 ns)

 <State 22>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_43', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [56]  (7.232 ns)

 <State 23>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_43', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [56]  (7.232 ns)

 <State 24>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_43', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [56]  (7.232 ns)

 <State 25>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_43', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) to 'pow_generic<float>' [56]  (7.232 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [54]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [57]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [57]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [57]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add234_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116) [57]  (6.437 ns)

 <State 31>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv2_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [58]  (2.306 ns)

 <State 32>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv2_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [58]  (2.306 ns)

 <State 33>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [59]  (7.042 ns)

 <State 34>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [59]  (7.042 ns)

 <State 35>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [59]  (7.042 ns)

 <State 36>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [59]  (7.042 ns)

 <State 37>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [59]  (7.042 ns)

 <State 38>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [60]  (5.069 ns)

 <State 39>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [60]  (5.069 ns)

 <State 40>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [60]  (5.069 ns)

 <State 41>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [60]  (5.069 ns)

 <State 42>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [60]  (5.069 ns)

 <State 43>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [61]  (2.891 ns)

 <State 44>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [61]  (2.891 ns)
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (1.237 ns)

 <State 45>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 46>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 47>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 48>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 49>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 50>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 51>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 52>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 53>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 54>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 55>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (7.232 ns)

 <State 56>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_44', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) to 'pow_generic<float>' [62]  (2.443 ns)

 <State 57>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 58>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 59>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 60>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 61>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 62>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 63>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 64>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 65>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [63]  (7.057 ns)

 <State 66>: 1.927ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln117', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [65]  (0.690 ns)
	'getelementptr' operation 17 bit ('out_img_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117) of variable 'div6', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:117 on array 'out_img' [68]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
