

================================================================
== Vitis HLS Report for 'dataflow_in_loop_loop_ctr_encrypt'
================================================================
* Date:           Sat Dec 10 13:08:43 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      116|      116|  1.160 us|  1.160 us|  117|  117|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                             |                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance          |          Module          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |entry_proc_U0                |entry_proc                |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |ctr_compute_nonce_U0         |ctr_compute_nonce         |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |assign_swap_endianness_U0    |assign_swap_endianness    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |aes_encrypt_block_U0         |aes_encrypt_block         |      116|      116|   1.160 us|   1.160 us|  116|  116|       no|
        |ctr_xor_block_U0             |ctr_xor_block             |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |assign_swap_endianness_1_U0  |assign_swap_endianness_1  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        +-----------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|     594|    407|    -|
|Instance         |        2|    -|    1925|  40357|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    2523|  40822|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       2|     76|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+------+-------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------+--------------------------+---------+----+------+-------+-----+
    |aes_encrypt_block_U0         |aes_encrypt_block         |        2|   0|  1268|  39823|    0|
    |assign_swap_endianness_U0    |assign_swap_endianness    |        0|   0|   198|    171|    0|
    |assign_swap_endianness_1_U0  |assign_swap_endianness_1  |        0|   0|   197|    175|    0|
    |ctr_compute_nonce_U0         |ctr_compute_nonce         |        0|   0|   130|     20|    0|
    |ctr_xor_block_U0             |ctr_xor_block             |        0|   0|   130|    148|    0|
    |entry_proc_U0                |entry_proc                |        0|   0|     2|     20|    0|
    +-----------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                        |                          |        2|   0|  1925|  40357|    0|
    +-----------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |block_V1_out_tmp_channel_U  |        0|  99|   0|    -|     3|  128|      384|
    |block_V_U                   |        0|  99|   0|    -|     2|  128|      256|
    |block_nonce_V_U             |        0|  99|   0|    -|     2|  128|      256|
    |ciphertext_c_U              |        0|  99|   0|    -|     5|   64|      320|
    |i_c_U                       |        0|  99|   0|    -|     4|   60|      240|
    |tmp_U                       |        0|  99|   0|    -|     2|  128|      256|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                       |        0| 594|   0|    0|    18|  636|     1712|
    +----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |aes_encrypt_block_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_idle                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                               |       and|   0|  0|   2|           1|           1|
    |assign_swap_endianness_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ctr_compute_nonce_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ctr_xor_block_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_aes_encrypt_block_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_assign_swap_endianness_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_ctr_compute_nonce_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  22|          11|          11|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_aes_encrypt_block_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_assign_swap_endianness_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_ctr_compute_nonce_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready              |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  36|          8|    4|          8|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_aes_encrypt_block_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_assign_swap_endianness_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_ctr_compute_nonce_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready              |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  4|   0|    4|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA          |  out|  128|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|   16|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA          |   in|  128|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                               gmem|       pointer|
|i                         |   in|   60|     ap_none|                                  i|        scalar|
|i_ap_vld                  |   in|    1|     ap_none|                                  i|        scalar|
|plaintext                 |   in|   64|     ap_none|                          plaintext|        scalar|
|plaintext_ap_vld          |   in|    1|     ap_none|                          plaintext|        scalar|
|p_read                    |   in|   96|     ap_none|                             p_read|        scalar|
|p_read_ap_vld             |   in|    1|     ap_none|                             p_read|        scalar|
|this_round_keys_address0  |  out|    4|   ap_memory|                    this_round_keys|         array|
|this_round_keys_ce0       |  out|    1|   ap_memory|                    this_round_keys|         array|
|this_round_keys_d0        |  out|  128|   ap_memory|                    this_round_keys|         array|
|this_round_keys_q0        |   in|  128|   ap_memory|                    this_round_keys|         array|
|this_round_keys_we0       |  out|    1|   ap_memory|                    this_round_keys|         array|
|this_round_keys_address1  |  out|    4|   ap_memory|                    this_round_keys|         array|
|this_round_keys_ce1       |  out|    1|   ap_memory|                    this_round_keys|         array|
|this_round_keys_d1        |  out|  128|   ap_memory|                    this_round_keys|         array|
|this_round_keys_q1        |   in|  128|   ap_memory|                    this_round_keys|         array|
|this_round_keys_we1       |  out|    1|   ap_memory|                    this_round_keys|         array|
|ciphertext                |   in|   64|     ap_none|                         ciphertext|        scalar|
|ciphertext_ap_vld         |   in|    1|     ap_none|                         ciphertext|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_loop_ctr_encrypt|  return value|
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ciphertext"   --->   Operation 7 'read' 'ciphertext_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %i"   --->   Operation 9 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i60 %i_read"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ciphertext_c = alloca i64 1"   --->   Operation 11 'alloca' 'ciphertext_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_c = alloca i64 1"   --->   Operation 12 'alloca' 'i_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (3.61ns)   --->   "%call_ln0 = call void @entry_proc, i64 %ciphertext_read, i64 %ciphertext_c"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%tmp = call i128 @ctr_compute_nonce, i96 %p_read_1, i32 %empty" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 14 'call' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext"   --->   Operation 15 'read' 'plaintext_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.63ns)   --->   "%block_V1_out_tmp_channel = call i128 @assign_swap_endianness, i128 %gmem, i60 %i_read, i64 %plaintext_read, i60 %i_c" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 16 'call' 'block_V1_out_tmp_channel' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_2 : Operation 17 [2/2] (6.25ns)   --->   "%block_nonce_V = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %tmp, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 17 'call' 'block_nonce_V' <Predicate = true> <Delay = 6.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 18 [1/2] (7.30ns)   --->   "%block_V1_out_tmp_channel = call i128 @assign_swap_endianness, i128 %gmem, i60 %i_read, i64 %plaintext_read, i60 %i_c" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 18 'call' 'block_V1_out_tmp_channel' <Predicate = true> <Delay = 7.30> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_3 : Operation 19 [1/2] (4.28ns)   --->   "%block_nonce_V = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %tmp, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 19 'call' 'block_nonce_V' <Predicate = true> <Delay = 4.28> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 20 [1/1] (4.66ns)   --->   "%block_V = call i128 @ctr_xor_block, i128 %block_V1_out_tmp_channel, i128 %block_nonce_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 20 'call' 'block_V' <Predicate = true> <Delay = 4.66> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 21 [2/2] (3.63ns)   --->   "%call_ln26 = call void @assign_swap_endianness.1, i128 %block_V, i128 %gmem, i60 %i_c, i64 %ciphertext_c" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 21 'call' 'call_ln26' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @ciphertext_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %ciphertext_c, i64 %ciphertext_c"   --->   Operation 22 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @i_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i60 %i_c, i60 %i_c"   --->   Operation 24 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %i_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 1024, void @empty_11, void @empty_3, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln19 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2" [hw-impl/src/pynqrypt.cpp:19]   --->   Operation 27 'specdataflowpipeline' 'specdataflowpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln26 = call void @assign_swap_endianness.1, i128 %block_V, i128 %gmem, i60 %i_c, i64 %ciphertext_c" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 28 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 29 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crypto_aes_mul2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ciphertext_read           (read                ) [ 0000000]
p_read_1                  (read                ) [ 0000000]
i_read                    (read                ) [ 0011000]
empty                     (trunc               ) [ 0000000]
ciphertext_c              (alloca              ) [ 0111111]
i_c                       (alloca              ) [ 0011111]
call_ln0                  (call                ) [ 0000000]
tmp                       (call                ) [ 0011000]
plaintext_read            (read                ) [ 0001000]
block_V1_out_tmp_channel  (call                ) [ 0000100]
block_nonce_V             (call                ) [ 0000100]
block_V                   (call                ) [ 0000011]
empty_31                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_32                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specdataflowpipeline_ln19 (specdataflowpipeline) [ 0000000]
call_ln26                 (call                ) [ 0000000]
ret_ln26                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plaintext">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_round_keys">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_round_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_mul2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crypto_aes_mul3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_compute_nonce"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assign_swap_endianness"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_xor_block"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="assign_swap_endianness.1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_c_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="ciphertext_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ciphertext_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ciphertext_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="96" slack="0"/>
<pin id="90" dir="0" index="1" bw="96" slack="0"/>
<pin id="91" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="60" slack="0"/>
<pin id="96" dir="0" index="1" bw="60" slack="0"/>
<pin id="97" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="plaintext_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="call_ln0_entry_proc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="64" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_ctr_compute_nonce_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="128" slack="0"/>
<pin id="115" dir="0" index="1" bw="96" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_assign_swap_endianness_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="0" index="2" bw="60" slack="1"/>
<pin id="124" dir="0" index="3" bw="64" slack="0"/>
<pin id="125" dir="0" index="4" bw="60" slack="1"/>
<pin id="126" dir="1" index="5" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="block_V1_out_tmp_channel/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_aes_encrypt_block_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="128" slack="1"/>
<pin id="134" dir="0" index="3" bw="8" slack="0"/>
<pin id="135" dir="0" index="4" bw="8" slack="0"/>
<pin id="136" dir="1" index="5" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="block_nonce_V/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="block_V_ctr_xor_block_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="1"/>
<pin id="144" dir="0" index="2" bw="128" slack="1"/>
<pin id="145" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="block_V/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_assign_swap_endianness_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="128" slack="1"/>
<pin id="150" dir="0" index="2" bw="128" slack="0"/>
<pin id="151" dir="0" index="3" bw="60" slack="4"/>
<pin id="152" dir="0" index="4" bw="64" slack="4"/>
<pin id="153" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="60" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="60" slack="1"/>
<pin id="163" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="ciphertext_c_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="ciphertext_c "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_c_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="60" slack="1"/>
<pin id="174" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="i_c "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="1"/>
<pin id="180" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="plaintext_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="block_V1_out_tmp_channel_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="1"/>
<pin id="190" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="block_V1_out_tmp_channel "/>
</bind>
</comp>

<comp id="193" class="1005" name="block_nonce_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="128" slack="1"/>
<pin id="195" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="block_nonce_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="block_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="128" slack="1"/>
<pin id="200" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="block_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="82" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="88" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="100" pin="2"/><net_sink comp="120" pin=3"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="94" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="164"><net_src comp="94" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="169"><net_src comp="74" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="175"><net_src comp="78" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="181"><net_src comp="113" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="186"><net_src comp="100" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="191"><net_src comp="120" pin="5"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="196"><net_src comp="130" pin="5"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="201"><net_src comp="141" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="147" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 }
	Port: this_round_keys | {}
	Port: crypto_aes_mul2_V | {}
	Port: crypto_aes_mul3_V | {}
 - Input state : 
	Port: dataflow_in_loop_loop_ctr_encrypt : gmem | {2 3 }
	Port: dataflow_in_loop_loop_ctr_encrypt : i | {1 }
	Port: dataflow_in_loop_loop_ctr_encrypt : plaintext | {2 }
	Port: dataflow_in_loop_loop_ctr_encrypt : p_read | {1 }
	Port: dataflow_in_loop_loop_ctr_encrypt : this_round_keys | {2 3 }
	Port: dataflow_in_loop_loop_ctr_encrypt : ciphertext | {1 }
	Port: dataflow_in_loop_loop_ctr_encrypt : crypto_aes_mul2_V | {2 3 }
	Port: dataflow_in_loop_loop_ctr_encrypt : crypto_aes_mul3_V | {2 3 }
  - Chain level:
	State 1
		call_ln0 : 1
		tmp : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |      call_ln0_entry_proc_fu_106     |    0    |    0    |    0    |
|          |     tmp_ctr_compute_nonce_fu_113    |    0    |    0    |    0    |
|   call   |  grp_assign_swap_endianness_fu_120  |  1.588  |   188   |    80   |
|          |     grp_aes_encrypt_block_fu_130    | 13.2586 |   1765  |  38860  |
|          |     block_V_ctr_xor_block_fu_141    |    0    |    0    |   128   |
|          | grp_assign_swap_endianness_1_fu_147 |  3.176  |   316   |    80   |
|----------|-------------------------------------|---------|---------|---------|
|          |      ciphertext_read_read_fu_82     |    0    |    0    |    0    |
|   read   |         p_read_1_read_fu_88         |    0    |    0    |    0    |
|          |          i_read_read_fu_94          |    0    |    0    |    0    |
|          |      plaintext_read_read_fu_100     |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |             empty_fu_156            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     | 18.0226 |   2269  |  39148  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|block_V1_out_tmp_channel_reg_188|   128  |
|         block_V_reg_198        |   128  |
|      block_nonce_V_reg_193     |   128  |
|      ciphertext_c_reg_166      |   64   |
|           i_c_reg_172          |   60   |
|         i_read_reg_161         |   60   |
|     plaintext_read_reg_183     |   64   |
|           tmp_reg_178          |   128  |
+--------------------------------+--------+
|              Total             |   760  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_assign_swap_endianness_fu_120 |  p3  |   2  |  64  |   128  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   128  ||  1.588  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |  2269  |  39148 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   760  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |  3029  |  39157 |
+-----------+--------+--------+--------+
