Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Nov 29 20:49:06 2018
| Host             : DESKTOP-HGO3NEF running 64-bit major release  (build 9200)
| Command          : report_power -file thinpad_top_power_routed.rpt -pb thinpad_top_power_summary_routed.pb -rpx thinpad_top_power_routed.rpx
| Design           : thinpad_top
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.215        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.118        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |     8085 |       --- |             --- |
|   LUT as Logic |    <0.001 |     4152 |     63400 |            6.55 |
|   CARRY4       |    <0.001 |      226 |     15850 |            1.43 |
|   Register     |    <0.001 |     2902 |    126800 |            2.29 |
|   BUFG         |    <0.001 |        9 |        32 |           28.13 |
|   F7/F8 Muxes  |    <0.001 |      295 |     63400 |            0.47 |
|   Others       |     0.000 |       47 |       --- |             --- |
| Signals        |    <0.001 |     6912 |       --- |             --- |
| MMCM           |     0.105 |        1 |         6 |           16.67 |
| DSPs           |     0.000 |        4 |       240 |            1.67 |
| I/O            |     0.010 |      209 |       300 |           69.67 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.215 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.004 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------------+-----------------+
| Clock                | Domain                              | Constraint (ns) |
+----------------------+-------------------------------------+-----------------+
| clk_50M              | clk_50M                             |            20.0 |
| clk_50M              | clk_50M_IBUF                        |            20.0 |
| clk_out1_pll_example | clock_gen/inst/clk_out1_pll_example |           100.0 |
| clk_out2_pll_example | clock_gen/inst/clk_out2_pll_example |            50.0 |
| clkfbout_pll_example | clock_gen/inst/clkfbout_pll_example |            20.0 |
+----------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| thinpad_top                 |     0.118 |
|   clock_gen                 |     0.105 |
|     inst                    |     0.105 |
|   dsram                     |    <0.001 |
|     Ram1data_IOBUF[0]_inst  |    <0.001 |
|     Ram1data_IOBUF[10]_inst |    <0.001 |
|     Ram1data_IOBUF[11]_inst |    <0.001 |
|     Ram1data_IOBUF[12]_inst |    <0.001 |
|     Ram1data_IOBUF[13]_inst |    <0.001 |
|     Ram1data_IOBUF[14]_inst |    <0.001 |
|     Ram1data_IOBUF[15]_inst |    <0.001 |
|     Ram1data_IOBUF[16]_inst |    <0.001 |
|     Ram1data_IOBUF[17]_inst |    <0.001 |
|     Ram1data_IOBUF[18]_inst |    <0.001 |
|     Ram1data_IOBUF[19]_inst |    <0.001 |
|     Ram1data_IOBUF[1]_inst  |    <0.001 |
|     Ram1data_IOBUF[20]_inst |    <0.001 |
|     Ram1data_IOBUF[21]_inst |    <0.001 |
|     Ram1data_IOBUF[22]_inst |    <0.001 |
|     Ram1data_IOBUF[23]_inst |    <0.001 |
|     Ram1data_IOBUF[24]_inst |    <0.001 |
|     Ram1data_IOBUF[25]_inst |    <0.001 |
|     Ram1data_IOBUF[26]_inst |    <0.001 |
|     Ram1data_IOBUF[27]_inst |    <0.001 |
|     Ram1data_IOBUF[28]_inst |    <0.001 |
|     Ram1data_IOBUF[29]_inst |    <0.001 |
|     Ram1data_IOBUF[2]_inst  |    <0.001 |
|     Ram1data_IOBUF[30]_inst |    <0.001 |
|     Ram1data_IOBUF[31]_inst |    <0.001 |
|     Ram1data_IOBUF[3]_inst  |    <0.001 |
|     Ram1data_IOBUF[4]_inst  |    <0.001 |
|     Ram1data_IOBUF[5]_inst  |    <0.001 |
|     Ram1data_IOBUF[6]_inst  |    <0.001 |
|     Ram1data_IOBUF[7]_inst  |    <0.001 |
|     Ram1data_IOBUF[8]_inst  |    <0.001 |
|     Ram1data_IOBUF[9]_inst  |    <0.001 |
|   ext_uart_r                |    <0.001 |
|     tickgen                 |    <0.001 |
|   ext_uart_t                |    <0.001 |
|     tickgen                 |    <0.001 |
|   isram                     |    <0.001 |
|     Ram1data_IOBUF[0]_inst  |     0.000 |
|     Ram1data_IOBUF[10]_inst |     0.000 |
|     Ram1data_IOBUF[11]_inst |     0.000 |
|     Ram1data_IOBUF[12]_inst |     0.000 |
|     Ram1data_IOBUF[13]_inst |     0.000 |
|     Ram1data_IOBUF[14]_inst |     0.000 |
|     Ram1data_IOBUF[15]_inst |     0.000 |
|     Ram1data_IOBUF[16]_inst |     0.000 |
|     Ram1data_IOBUF[17]_inst |     0.000 |
|     Ram1data_IOBUF[18]_inst |     0.000 |
|     Ram1data_IOBUF[19]_inst |     0.000 |
|     Ram1data_IOBUF[1]_inst  |     0.000 |
|     Ram1data_IOBUF[20]_inst |     0.000 |
|     Ram1data_IOBUF[21]_inst |     0.000 |
|     Ram1data_IOBUF[22]_inst |     0.000 |
|     Ram1data_IOBUF[23]_inst |     0.000 |
|     Ram1data_IOBUF[24]_inst |     0.000 |
|     Ram1data_IOBUF[25]_inst |     0.000 |
|     Ram1data_IOBUF[26]_inst |     0.000 |
|     Ram1data_IOBUF[27]_inst |     0.000 |
|     Ram1data_IOBUF[28]_inst |     0.000 |
|     Ram1data_IOBUF[29]_inst |     0.000 |
|     Ram1data_IOBUF[2]_inst  |     0.000 |
|     Ram1data_IOBUF[30]_inst |     0.000 |
|     Ram1data_IOBUF[31]_inst |     0.000 |
|     Ram1data_IOBUF[3]_inst  |     0.000 |
|     Ram1data_IOBUF[4]_inst  |     0.000 |
|     Ram1data_IOBUF[5]_inst  |     0.000 |
|     Ram1data_IOBUF[6]_inst  |     0.000 |
|     Ram1data_IOBUF[7]_inst  |     0.000 |
|     Ram1data_IOBUF[8]_inst  |     0.000 |
|     Ram1data_IOBUF[9]_inst  |     0.000 |
|   openmips0                 |     0.002 |
|     LLbit_reg0              |    <0.001 |
|     cp0_reg0                |    <0.001 |
|     ctrl0                   |    <0.001 |
|     div0                    |    <0.001 |
|     dwishbone_bus_if        |    <0.001 |
|     ex0                     |    <0.001 |
|     ex_mem0                 |    <0.001 |
|     hilo_reg0               |    <0.001 |
|     id0                     |    <0.001 |
|     id_ex0                  |    <0.001 |
|     if_id0                  |    <0.001 |
|     iwishbone_bus_if        |    <0.001 |
|     mem0                    |    <0.001 |
|     mem_wb0                 |    <0.001 |
|     pc_reg0                 |    <0.001 |
|     regfile1                |    <0.001 |
|   segH                      |     0.000 |
|   segL                      |     0.000 |
|   vga800x600at75            |    <0.001 |
+-----------------------------+-----------+


