
avProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a374  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800a514  0800a514  0001a514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a588  0800a588  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800a588  0800a588  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a588  0800a588  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a588  0800a588  0001a588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a58c  0800a58c  0001a58c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800a590  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00001750  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200017c8  200017c8  00020078  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c21b  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c6d  00000000  00000000  0003c2bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001900  00000000  00000000  0003ff30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016a8  00000000  00000000  00041830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f01  00000000  00000000  00042ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000263a7  00000000  00000000  00067dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d804c  00000000  00000000  0008e180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001661cc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000689c  00000000  00000000  0016621c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a4fc 	.word	0x0800a4fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800a4fc 	.word	0x0800a4fc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <Access_Init>:
/**
  * @brief	Access module initialization function
  * @return	None
  */
void Access_Init(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Access_InitDone_b = TRUE;
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <Access_Init+0x14>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000094 	.word	0x20000094

08000a84 <Access_MainFunction>:
/**
  * @brief	Access module main function (runs in task)
  * @return	None
  */
void Access_MainFunction(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Access_InitDone_b)
	{

	}
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr

08000a90 <Brakes_Init>:
/**
  * @brief	Brakes module initialization function
  * @return	None
  */
void Brakes_Init(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Brakes_InitDone_b = TRUE;
 8000a94:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <Brakes_Init+0x14>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	20000095 	.word	0x20000095

08000aa8 <Brakes_MainFunction>:
/**
  * @brief	Brakes module main function (runs in task)
  * @return	None
  */
void Brakes_MainFunction(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Brakes_InitDone_b)
 8000aac:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <Brakes_MainFunction+0x18>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d102      	bne.n	8000aba <Brakes_MainFunction+0x12>
	{
		/* Read AN0 analog voltage (mV) */
		Rte_Read_AN0_Voltage_u16(&g_Brakes_AN0_Voltage_u16);
 8000ab4:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <Brakes_MainFunction+0x1c>)
 8000ab6:	f009 f86f 	bl	8009b98 <Rte_Read_AN0_Voltage_u16>
	}
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000095 	.word	0x20000095
 8000ac4:	20000096 	.word	0x20000096

08000ac8 <Engine_Init>:
/**
  * @brief	Engine module initialization function
  * @return	None
  */
void Engine_Init(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Engine_InitDone_b = TRUE;
 8000acc:	4b03      	ldr	r3, [pc, #12]	; (8000adc <Engine_Init+0x14>)
 8000ace:	2201      	movs	r2, #1
 8000ad0:	701a      	strb	r2, [r3, #0]
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	20000098 	.word	0x20000098

08000ae0 <Engine_MainFunction>:
/**
  * @brief	Engine module main function (runs in task)
  * @return	None
  */
void Engine_MainFunction(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Engine_InitDone_b)
	{

	}
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr

08000aec <LED_UpdatePulseDirection>:
/**
  * @brief  Updates the PWM pulse direction
  * @return None
  */
static void LED_UpdatePulseDirection(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
	/* Check is pulse value reached the maximum allowed value */
	if(g_LED_Pulse_u16 >= LED_FADE_MAX_PULSE)
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <LED_UpdatePulseDirection+0x2c>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8000af8:	d302      	bcc.n	8000b00 <LED_UpdatePulseDirection+0x14>
	{
		/* Switch pulse direction to downward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_DOWN;
 8000afa:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <LED_UpdatePulseDirection+0x30>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
	}
	/* Check is pulse value reached the minimum allowed value */
	if(g_LED_Pulse_u16 <= LED_FADE_MIN_PULSE)
 8000b00:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <LED_UpdatePulseDirection+0x2c>)
 8000b02:	881b      	ldrh	r3, [r3, #0]
 8000b04:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b08:	d802      	bhi.n	8000b10 <LED_UpdatePulseDirection+0x24>
	{
		/* Switch pulse direction to upward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP;
 8000b0a:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <LED_UpdatePulseDirection+0x30>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
	}
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr
 8000b18:	2000009c 	.word	0x2000009c
 8000b1c:	2000009e 	.word	0x2000009e

08000b20 <LED_UpdatePulseWidth>:
/**
  * @brief  Updates the PWM pulse step
  * @return None
  */
static void LED_UpdatePulseWidth(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	/* Check if pulse direction is upward */
	if(LED_PULSE_DIRECTION_UP == g_LED_Pulse_Direction_u8)
 8000b24:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <LED_UpdatePulseWidth+0x48>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d10c      	bne.n	8000b46 <LED_UpdatePulseWidth+0x26>
	{
		if(g_LED_Pulse_u16 <= LED_FADE_MAX_PULSE)
 8000b2c:	4b0f      	ldr	r3, [pc, #60]	; (8000b6c <LED_UpdatePulseWidth+0x4c>)
 8000b2e:	881b      	ldrh	r3, [r3, #0]
 8000b30:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8000b34:	d813      	bhi.n	8000b5e <LED_UpdatePulseWidth+0x3e>
		{
			/* Increment the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16+LED_FADE_PULSE_STEP;
 8000b36:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <LED_UpdatePulseWidth+0x4c>)
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8000b3e:	b29a      	uxth	r2, r3
 8000b40:	4b0a      	ldr	r3, [pc, #40]	; (8000b6c <LED_UpdatePulseWidth+0x4c>)
 8000b42:	801a      	strh	r2, [r3, #0]
 8000b44:	e00b      	b.n	8000b5e <LED_UpdatePulseWidth+0x3e>
		}
	}
	else
	{
		if(g_LED_Pulse_u16 >= LED_FADE_PULSE_STEP)
 8000b46:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <LED_UpdatePulseWidth+0x4c>)
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000b4e:	d306      	bcc.n	8000b5e <LED_UpdatePulseWidth+0x3e>
		{
			/* Decrement the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16-LED_FADE_PULSE_STEP;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <LED_UpdatePulseWidth+0x4c>)
 8000b52:	881b      	ldrh	r3, [r3, #0]
 8000b54:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	4b04      	ldr	r3, [pc, #16]	; (8000b6c <LED_UpdatePulseWidth+0x4c>)
 8000b5c:	801a      	strh	r2, [r3, #0]
		}
	}
	/* Update pulse direction */
	LED_UpdatePulseDirection();
 8000b5e:	f7ff ffc5 	bl	8000aec <LED_UpdatePulseDirection>
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	2000009e 	.word	0x2000009e
 8000b6c:	2000009c 	.word	0x2000009c

08000b70 <LED_Init>:
/**
  * @brief  Initializes the LED module
  * @return None
  */
void LED_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	/* Set servo initial position */
	Rte_Write_Servo_RawPulseWidth_u16(0u);
 8000b74:	2000      	movs	r0, #0
 8000b76:	f008 ffe5 	bl	8009b44 <Rte_Cdd_Servo_RawMove>
	/* Set initialization flag to done */
	g_LED_InitDone_b = TRUE;
 8000b7a:	4b02      	ldr	r3, [pc, #8]	; (8000b84 <LED_Init+0x14>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	701a      	strb	r2, [r3, #0]
}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000099 	.word	0x20000099

08000b88 <LED_MainFunction>:
/**
  * @brief  LED Main function (runs in periodic task)
  * @return None
  */
void LED_MainFunction(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_LED_InitDone_b)
 8000b8c:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <LED_MainFunction+0x40>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d117      	bne.n	8000bc4 <LED_MainFunction+0x3c>
	{
		/* Send NvM Read request once */
		if(FALSE == g_LED_NvMReadRequestFinished_b)
 8000b94:	4b0d      	ldr	r3, [pc, #52]	; (8000bcc <LED_MainFunction+0x44>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d105      	bne.n	8000ba8 <LED_MainFunction+0x20>
		{
			Rte_Read_NvM_LED_Block(g_LED_NvMBlock_a);
 8000b9c:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <LED_MainFunction+0x48>)
 8000b9e:	f008 ffde 	bl	8009b5e <Rte_Read_NvM_Block_0>
			g_LED_NvMReadRequestFinished_b = TRUE;
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <LED_MainFunction+0x44>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	701a      	strb	r2, [r3, #0]
		}
		/* Read the blue button state */
		Rte_Read_Button_State(&g_LED_ButtonState_b);
 8000ba8:	480a      	ldr	r0, [pc, #40]	; (8000bd4 <LED_MainFunction+0x4c>)
 8000baa:	f008 ffab 	bl	8009b04 <Rte_Read_PC13_Pin_State>
		/* Check if the button is released */
		if(TRUE == (boolean)g_LED_ButtonState_b)
 8000bae:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <LED_MainFunction+0x4c>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d106      	bne.n	8000bc4 <LED_MainFunction+0x3c>
		{
			/* Update PWM pulse width */
			LED_UpdatePulseWidth();
 8000bb6:	f7ff ffb3 	bl	8000b20 <LED_UpdatePulseWidth>
			/* Call the servo interface with the new pulse width */
			Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <LED_MainFunction+0x50>)
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f008 ffc0 	bl	8009b44 <Rte_Cdd_Servo_RawMove>
		else
		{
			/* Stop fading */
		}
	}
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000099 	.word	0x20000099
 8000bcc:	2000009f 	.word	0x2000009f
 8000bd0:	200000a0 	.word	0x200000a0
 8000bd4:	2000009a 	.word	0x2000009a
 8000bd8:	2000009c 	.word	0x2000009c

08000bdc <Blinker_Init>:
/**
  * @brief	Blinker module initialization function
  * @return	None
  */
void Blinker_Init(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Blinker_InitDone_b = TRUE;
 8000be0:	4b03      	ldr	r3, [pc, #12]	; (8000bf0 <Blinker_Init+0x14>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	701a      	strb	r2, [r3, #0]
}
 8000be6:	bf00      	nop
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	200000c0 	.word	0x200000c0

08000bf4 <Blinker_MainFunction>:
/**
  * @brief	Blinker module main function (runs in task)
  * @return	None
  */
void Blinker_MainFunction(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Blinker_InitDone_b)
	{

	}
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <FrontLights_Init>:
/**
  * @brief	FrontLights module initialization function
  * @return	None
  */
void FrontLights_Init(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_FrontLights_InitDone_b = TRUE;
 8000c04:	4b03      	ldr	r3, [pc, #12]	; (8000c14 <FrontLights_Init+0x14>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	701a      	strb	r2, [r3, #0]
}
 8000c0a:	bf00      	nop
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc80      	pop	{r7}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	200000c1 	.word	0x200000c1

08000c18 <FrontLights_MainFunction>:
/**
  * @brief	FrontLights module main function (runs in task)
  * @return	None
  */
void FrontLights_MainFunction(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_FrontLights_InitDone_b)
	{

	}
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <InteriorLights_Init>:
/**
  * @brief	InteriorLights module initialization function
  * @return	None
  */
void InteriorLights_Init(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_InteriorLights_InitDone_b = TRUE;
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <InteriorLights_Init+0x14>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
}
 8000c2e:	bf00      	nop
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	200000c2 	.word	0x200000c2

08000c3c <InteriorLights_MainFunction>:
/**
  * @brief	InteriorLights module main function (runs in task)
  * @return	None
  */
void InteriorLights_MainFunction(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_InteriorLights_InitDone_b)
	{

	}
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bc80      	pop	{r7}
 8000c46:	4770      	bx	lr

08000c48 <RearLights_Init>:
/**
  * @brief	RearLights module initialization function
  * @return	None
  */
void RearLights_Init(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_RearLights_InitDone_b = TRUE;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <RearLights_Init+0x14>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	701a      	strb	r2, [r3, #0]
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	200000c3 	.word	0x200000c3

08000c60 <RearLights_MainFunction>:
/**
  * @brief	RearLights module main function (runs in task)
  * @return	None
  */
void RearLights_MainFunction(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_RearLights_InitDone_b)
	{

	}
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr

08000c6c <Steering_Init>:
/**
  * @brief	Steering module initialization function
  * @return	None
  */
void Steering_Init(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Steering_InitDone_b = TRUE;
 8000c70:	4b03      	ldr	r3, [pc, #12]	; (8000c80 <Steering_Init+0x14>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	701a      	strb	r2, [r3, #0]
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	200000c4 	.word	0x200000c4

08000c84 <Steering_MainFunction>:
/**
  * @brief	Steering module main function (runs in task)
  * @return	None
  */
void Steering_MainFunction(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Steering_InitDone_b)
	{

	}
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <Cdd_Servo_Init>:
	0.0,
	20.0
};

void Cdd_Servo_Init(void)
{
 8000c90:	b5b0      	push	{r4, r5, r7, lr}
 8000c92:	b0b2      	sub	sp, #200	; 0xc8
 8000c94:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c96:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ca6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	605a      	str	r2, [r3, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000cc0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]
 8000cd0:	615a      	str	r2, [r3, #20]
 8000cd2:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32 PSC_Value = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    uint32 ARR_Value = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    //DWT_Delay_Init();

	/*--------[ Configure The Servo PWM GPIO Pin ]-------*/

    if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOA)
 8000ce0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ce4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ce8:	d10c      	bne.n	8000d04 <Cdd_Servo_Init+0x74>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b70      	ldr	r3, [pc, #448]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	4a6f      	ldr	r2, [pc, #444]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf4:	6153      	str	r3, [r2, #20]
 8000cf6:	4b6d      	ldr	r3, [pc, #436]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8000d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d02:	e046      	b.n	8000d92 <Cdd_Servo_Init+0x102>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOB)
 8000d04:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d08:	4b69      	ldr	r3, [pc, #420]	; (8000eb0 <Cdd_Servo_Init+0x220>)
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d10c      	bne.n	8000d28 <Cdd_Servo_Init+0x98>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0e:	4b67      	ldr	r3, [pc, #412]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d10:	695b      	ldr	r3, [r3, #20]
 8000d12:	4a66      	ldr	r2, [pc, #408]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d18:	6153      	str	r3, [r2, #20]
 8000d1a:	4b64      	ldr	r3, [pc, #400]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d22:	623b      	str	r3, [r7, #32]
 8000d24:	6a3b      	ldr	r3, [r7, #32]
 8000d26:	e034      	b.n	8000d92 <Cdd_Servo_Init+0x102>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOC)
 8000d28:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d2c:	4b61      	ldr	r3, [pc, #388]	; (8000eb4 <Cdd_Servo_Init+0x224>)
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d10c      	bne.n	8000d4c <Cdd_Servo_Init+0xbc>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	4b5e      	ldr	r3, [pc, #376]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	4a5d      	ldr	r2, [pc, #372]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d3c:	6153      	str	r3, [r2, #20]
 8000d3e:	4b5b      	ldr	r3, [pc, #364]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d46:	61fb      	str	r3, [r7, #28]
 8000d48:	69fb      	ldr	r3, [r7, #28]
 8000d4a:	e022      	b.n	8000d92 <Cdd_Servo_Init+0x102>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOD)
 8000d4c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d50:	4b59      	ldr	r3, [pc, #356]	; (8000eb8 <Cdd_Servo_Init+0x228>)
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d10c      	bne.n	8000d70 <Cdd_Servo_Init+0xe0>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d56:	4b55      	ldr	r3, [pc, #340]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	4a54      	ldr	r2, [pc, #336]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d60:	6153      	str	r3, [r2, #20]
 8000d62:	4b52      	ldr	r3, [pc, #328]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	e010      	b.n	8000d92 <Cdd_Servo_Init+0x102>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOE)
 8000d70:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d74:	4b51      	ldr	r3, [pc, #324]	; (8000ebc <Cdd_Servo_Init+0x22c>)
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d10b      	bne.n	8000d92 <Cdd_Servo_Init+0x102>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d7a:	4b4c      	ldr	r3, [pc, #304]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	4a4b      	ldr	r2, [pc, #300]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d84:	6153      	str	r3, [r2, #20]
 8000d86:	4b49      	ldr	r3, [pc, #292]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000d88:	695b      	ldr	r3, [r3, #20]
 8000d8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]
    }
	GPIO_InitStruct.Pin = c_SERVO_CfgParam_s.SERVO_PIN;
 8000d92:	2320      	movs	r3, #32
 8000d94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000da4:	2301      	movs	r3, #1
 8000da6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	HAL_GPIO_Init(c_SERVO_CfgParam_s.SERVO_GPIO, &GPIO_InitStruct);
 8000daa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000dae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000db2:	4619      	mov	r1, r3
 8000db4:	4610      	mov	r0, r2
 8000db6:	f001 f98f 	bl	80020d8 <HAL_GPIO_Init>

	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32) (c_SERVO_CfgParam_s.TIM_CLK / 3276800.0);
 8000dba:	4b41      	ldr	r3, [pc, #260]	; (8000ec0 <Cdd_Servo_Init+0x230>)
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff fba9 	bl	8000514 <__aeabi_ui2d>
 8000dc2:	f04f 0200 	mov.w	r2, #0
 8000dc6:	4b3f      	ldr	r3, [pc, #252]	; (8000ec4 <Cdd_Servo_Init+0x234>)
 8000dc8:	f7ff fd48 	bl	800085c <__aeabi_ddiv>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	460b      	mov	r3, r1
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	f7ff fe2a 	bl	8000a2c <__aeabi_d2uiz>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	ARR_Value = (uint32) ((c_SERVO_CfgParam_s.TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8000dde:	4b38      	ldr	r3, [pc, #224]	; (8000ec0 <Cdd_Servo_Init+0x230>)
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fb97 	bl	8000514 <__aeabi_ui2d>
 8000de6:	4604      	mov	r4, r0
 8000de8:	460d      	mov	r5, r1
 8000dea:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8000dee:	f7ff fb91 	bl	8000514 <__aeabi_ui2d>
 8000df2:	f04f 0200 	mov.w	r2, #0
 8000df6:	4b34      	ldr	r3, [pc, #208]	; (8000ec8 <Cdd_Servo_Init+0x238>)
 8000df8:	f7ff fa50 	bl	800029c <__adddf3>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	460b      	mov	r3, r1
 8000e00:	4610      	mov	r0, r2
 8000e02:	4619      	mov	r1, r3
 8000e04:	f04f 0200 	mov.w	r2, #0
 8000e08:	4b30      	ldr	r3, [pc, #192]	; (8000ecc <Cdd_Servo_Init+0x23c>)
 8000e0a:	f7ff fbfd 	bl	8000608 <__aeabi_dmul>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	460b      	mov	r3, r1
 8000e12:	4620      	mov	r0, r4
 8000e14:	4629      	mov	r1, r5
 8000e16:	f7ff fd21 	bl	800085c <__aeabi_ddiv>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 0200 	mov.w	r2, #0
 8000e26:	4b28      	ldr	r3, [pc, #160]	; (8000ec8 <Cdd_Servo_Init+0x238>)
 8000e28:	f7ff fa36 	bl	8000298 <__aeabi_dsub>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	460b      	mov	r3, r1
 8000e30:	4610      	mov	r0, r2
 8000e32:	4619      	mov	r1, r3
 8000e34:	f7ff fdfa 	bl	8000a2c <__aeabi_d2uiz>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(c_SERVO_CfgParam_s.TIM_Instance == TIM1)
 8000e3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e42:	4b23      	ldr	r3, [pc, #140]	; (8000ed0 <Cdd_Servo_Init+0x240>)
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d10c      	bne.n	8000e62 <Cdd_Servo_Init+0x1d2>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	4a17      	ldr	r2, [pc, #92]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e52:	6193      	str	r3, [r2, #24]
 8000e54:	4b15      	ldr	r3, [pc, #84]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e5c:	613b      	str	r3, [r7, #16]
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	e04b      	b.n	8000efa <Cdd_Servo_Init+0x26a>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM2)
 8000e62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e6a:	d10c      	bne.n	8000e86 <Cdd_Servo_Init+0x1f6>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e6e:	69db      	ldr	r3, [r3, #28]
 8000e70:	4a0e      	ldr	r2, [pc, #56]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	61d3      	str	r3, [r2, #28]
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e7a:	69db      	ldr	r3, [r3, #28]
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	e039      	b.n	8000efa <Cdd_Servo_Init+0x26a>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM3)
 8000e86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e8a:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <Cdd_Servo_Init+0x244>)
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d123      	bne.n	8000ed8 <Cdd_Servo_Init+0x248>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e92:	69db      	ldr	r3, [r3, #28]
 8000e94:	4a05      	ldr	r2, [pc, #20]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e96:	f043 0302 	orr.w	r3, r3, #2
 8000e9a:	61d3      	str	r3, [r2, #28]
 8000e9c:	4b03      	ldr	r3, [pc, #12]	; (8000eac <Cdd_Servo_Init+0x21c>)
 8000e9e:	69db      	ldr	r3, [r3, #28]
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	60bb      	str	r3, [r7, #8]
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	e027      	b.n	8000efa <Cdd_Servo_Init+0x26a>
 8000eaa:	bf00      	nop
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	48000800 	.word	0x48000800
 8000eb8:	48000c00 	.word	0x48000c00
 8000ebc:	48001000 	.word	0x48001000
 8000ec0:	044aa200 	.word	0x044aa200
 8000ec4:	41490000 	.word	0x41490000
 8000ec8:	3ff00000 	.word	0x3ff00000
 8000ecc:	40490000 	.word	0x40490000
 8000ed0:	40012c00 	.word	0x40012c00
 8000ed4:	40000400 	.word	0x40000400
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM4)
 8000ed8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000edc:	4b4e      	ldr	r3, [pc, #312]	; (8001018 <Cdd_Servo_Init+0x388>)
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d10b      	bne.n	8000efa <Cdd_Servo_Init+0x26a>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8000ee2:	4b4e      	ldr	r3, [pc, #312]	; (800101c <Cdd_Servo_Init+0x38c>)
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	4a4d      	ldr	r2, [pc, #308]	; (800101c <Cdd_Servo_Init+0x38c>)
 8000ee8:	f043 0304 	orr.w	r3, r3, #4
 8000eec:	61d3      	str	r3, [r2, #28]
 8000eee:	4b4b      	ldr	r3, [pc, #300]	; (800101c <Cdd_Servo_Init+0x38c>)
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	f003 0304 	and.w	r3, r3, #4
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]
	}

	htim.Instance = c_SERVO_CfgParam_s.TIM_Instance;
 8000efa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.Prescaler = PSC_Value;
 8000f00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000f04:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f06:	2300      	movs	r3, #0
 8000f08:	633b      	str	r3, [r7, #48]	; 0x30
	htim.Init.Period = ARR_Value;
 8000f0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000f0e:	637b      	str	r3, [r7, #52]	; 0x34
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	63bb      	str	r3, [r7, #56]	; 0x38
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	643b      	str	r3, [r7, #64]	; 0x40
	HAL_TIM_Base_Init(&htim);
 8000f18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f001 fdf4 	bl	8002b0a <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8000f2a:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8000f2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f32:	4611      	mov	r1, r2
 8000f34:	4618      	mov	r0, r3
 8000f36:	f002 fa4f 	bl	80033d8 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8000f3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f001 feaa 	bl	8002c98 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f44:	2300      	movs	r3, #0
 8000f46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8000f50:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8000f54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f58:	4611      	mov	r1, r2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f002 ff80 	bl	8003e60 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f60:	2360      	movs	r3, #96	; 0x60
 8000f62:	677b      	str	r3, [r7, #116]	; 0x74
	sConfigOC.Pulse = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	67bb      	str	r3, [r7, #120]	; 0x78
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	67fb      	str	r3, [r7, #124]	; 0x7c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, c_SERVO_CfgParam_s.PWM_TIM_CH);
 8000f72:	2200      	movs	r2, #0
 8000f74:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8000f78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f002 f917 	bl	80031b0 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info_s.Period_Min_u16 = (uint16) (ARR_Value * (c_SERVO_CfgParam_s.MinPulse/20.0));
 8000f82:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8000f86:	f7ff fac5 	bl	8000514 <__aeabi_ui2d>
 8000f8a:	4604      	mov	r4, r0
 8000f8c:	460d      	mov	r5, r1
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fae0 	bl	8000558 <__aeabi_f2d>
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	4b20      	ldr	r3, [pc, #128]	; (8001020 <Cdd_Servo_Init+0x390>)
 8000f9e:	f7ff fc5d 	bl	800085c <__aeabi_ddiv>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	4629      	mov	r1, r5
 8000faa:	f7ff fb2d 	bl	8000608 <__aeabi_dmul>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f7ff fd39 	bl	8000a2c <__aeabi_d2uiz>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	4b19      	ldr	r3, [pc, #100]	; (8001024 <Cdd_Servo_Init+0x394>)
 8000fc0:	801a      	strh	r2, [r3, #0]
	gs_SERVO_info_s.Period_Max_u16 = (uint16) (ARR_Value * (c_SERVO_CfgParam_s.MaxPulse/20.0));
 8000fc2:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8000fc6:	f7ff faa5 	bl	8000514 <__aeabi_ui2d>
 8000fca:	4604      	mov	r4, r0
 8000fcc:	460d      	mov	r5, r1
 8000fce:	4b16      	ldr	r3, [pc, #88]	; (8001028 <Cdd_Servo_Init+0x398>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fac1 	bl	8000558 <__aeabi_f2d>
 8000fd6:	f04f 0200 	mov.w	r2, #0
 8000fda:	4b11      	ldr	r3, [pc, #68]	; (8001020 <Cdd_Servo_Init+0x390>)
 8000fdc:	f7ff fc3e 	bl	800085c <__aeabi_ddiv>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	f7ff fb0e 	bl	8000608 <__aeabi_dmul>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f7ff fd1a 	bl	8000a2c <__aeabi_d2uiz>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	4b09      	ldr	r3, [pc, #36]	; (8001024 <Cdd_Servo_Init+0x394>)
 8000ffe:	805a      	strh	r2, [r3, #2]

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, c_SERVO_CfgParam_s.PWM_TIM_CH);
 8001000:	2200      	movs	r2, #0
 8001002:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f001 fea5 	bl	8002d58 <HAL_TIM_PWM_Start>
}
 800100e:	bf00      	nop
 8001010:	37c8      	adds	r7, #200	; 0xc8
 8001012:	46bd      	mov	sp, r7
 8001014:	bdb0      	pop	{r4, r5, r7, pc}
 8001016:	bf00      	nop
 8001018:	40000800 	.word	0x40000800
 800101c:	40021000 	.word	0x40021000
 8001020:	40340000 	.word	0x40340000
 8001024:	200000c8 	.word	0x200000c8
 8001028:	41a00000 	.word	0x41a00000

0800102c <Cdd_Servo_RawMove>:
	*(c_SERVO_CfgParam_s.TIM_CCRx) = l_Pulse_u16;
}

/* Moves A Specific Motor With A Raw Pulse Width Value */
void Cdd_Servo_RawMove(uint16 Pulse)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
	if(Pulse <= gs_SERVO_info_s.Period_Max_u16 && Pulse >= gs_SERVO_info_s.Period_Min_u16)
 8001036:	4b09      	ldr	r3, [pc, #36]	; (800105c <Cdd_Servo_RawMove+0x30>)
 8001038:	885b      	ldrh	r3, [r3, #2]
 800103a:	88fa      	ldrh	r2, [r7, #6]
 800103c:	429a      	cmp	r2, r3
 800103e:	d807      	bhi.n	8001050 <Cdd_Servo_RawMove+0x24>
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <Cdd_Servo_RawMove+0x30>)
 8001042:	881b      	ldrh	r3, [r3, #0]
 8001044:	88fa      	ldrh	r2, [r7, #6]
 8001046:	429a      	cmp	r2, r3
 8001048:	d302      	bcc.n	8001050 <Cdd_Servo_RawMove+0x24>
	{
		*(c_SERVO_CfgParam_s.TIM_CCRx) = Pulse;
 800104a:	4a05      	ldr	r2, [pc, #20]	; (8001060 <Cdd_Servo_RawMove+0x34>)
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	6013      	str	r3, [r2, #0]
	}
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	200000c8 	.word	0x200000c8
 8001060:	40000034 	.word	0x40000034

08001064 <Cdd_Servo_MainFunction>:
		Cdd_Servo_MoveTo(l_Angle_u8--);
	}
}

void Cdd_Servo_MainFunction(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0

}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr

08001082 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b09a      	sub	sp, #104	; 0x68
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800109c:	2300      	movs	r3, #0
 800109e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80010a2:	2300      	movs	r3, #0
 80010a4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d101      	bne.n	80010b4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	e1e3      	b.n	800147c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	691b      	ldr	r3, [r3, #16]
 80010b8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	f003 0310 	and.w	r3, r3, #16
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d176      	bne.n	80011b4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d152      	bne.n	8001174 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2200      	movs	r2, #0
 80010e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f004 fdd3 	bl	8005c94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d13b      	bne.n	8001174 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f000 ff85 	bl	800200c <ADC_Disable>
 8001102:	4603      	mov	r3, r0
 8001104:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f003 0310 	and.w	r3, r3, #16
 8001110:	2b00      	cmp	r3, #0
 8001112:	d12f      	bne.n	8001174 <HAL_ADC_Init+0xe0>
 8001114:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001118:	2b00      	cmp	r3, #0
 800111a:	d12b      	bne.n	8001174 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001120:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001124:	f023 0302 	bic.w	r3, r3, #2
 8001128:	f043 0202 	orr.w	r2, r3, #2
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800113e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	689a      	ldr	r2, [r3, #8]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800114e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001150:	4b92      	ldr	r3, [pc, #584]	; (800139c <HAL_ADC_Init+0x308>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a92      	ldr	r2, [pc, #584]	; (80013a0 <HAL_ADC_Init+0x30c>)
 8001156:	fba2 2303 	umull	r2, r3, r2, r3
 800115a:	0c9a      	lsrs	r2, r3, #18
 800115c:	4613      	mov	r3, r2
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	4413      	add	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001166:	e002      	b.n	800116e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	3b01      	subs	r3, #1
 800116c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f9      	bne.n	8001168 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d007      	beq.n	8001192 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800118c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001190:	d110      	bne.n	80011b4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001196:	f023 0312 	bic.w	r3, r3, #18
 800119a:	f043 0210 	orr.w	r2, r3, #16
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a6:	f043 0201 	orr.w	r2, r3, #1
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b8:	f003 0310 	and.w	r3, r3, #16
 80011bc:	2b00      	cmp	r3, #0
 80011be:	f040 8150 	bne.w	8001462 <HAL_ADC_Init+0x3ce>
 80011c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f040 814b 	bne.w	8001462 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f040 8143 	bne.w	8001462 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80011e4:	f043 0202 	orr.w	r2, r3, #2
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011f4:	d004      	beq.n	8001200 <HAL_ADC_Init+0x16c>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a6a      	ldr	r2, [pc, #424]	; (80013a4 <HAL_ADC_Init+0x310>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d101      	bne.n	8001204 <HAL_ADC_Init+0x170>
 8001200:	4b69      	ldr	r3, [pc, #420]	; (80013a8 <HAL_ADC_Init+0x314>)
 8001202:	e000      	b.n	8001206 <HAL_ADC_Init+0x172>
 8001204:	4b69      	ldr	r3, [pc, #420]	; (80013ac <HAL_ADC_Init+0x318>)
 8001206:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001210:	d102      	bne.n	8001218 <HAL_ADC_Init+0x184>
 8001212:	4b64      	ldr	r3, [pc, #400]	; (80013a4 <HAL_ADC_Init+0x310>)
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	e01a      	b.n	800124e <HAL_ADC_Init+0x1ba>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a61      	ldr	r2, [pc, #388]	; (80013a4 <HAL_ADC_Init+0x310>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d103      	bne.n	800122a <HAL_ADC_Init+0x196>
 8001222:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	e011      	b.n	800124e <HAL_ADC_Init+0x1ba>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a60      	ldr	r2, [pc, #384]	; (80013b0 <HAL_ADC_Init+0x31c>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d102      	bne.n	800123a <HAL_ADC_Init+0x1a6>
 8001234:	4b5f      	ldr	r3, [pc, #380]	; (80013b4 <HAL_ADC_Init+0x320>)
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	e009      	b.n	800124e <HAL_ADC_Init+0x1ba>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a5d      	ldr	r2, [pc, #372]	; (80013b4 <HAL_ADC_Init+0x320>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d102      	bne.n	800124a <HAL_ADC_Init+0x1b6>
 8001244:	4b5a      	ldr	r3, [pc, #360]	; (80013b0 <HAL_ADC_Init+0x31c>)
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	e001      	b.n	800124e <HAL_ADC_Init+0x1ba>
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	2b01      	cmp	r3, #1
 800125a:	d108      	bne.n	800126e <HAL_ADC_Init+0x1da>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	2b01      	cmp	r3, #1
 8001268:	d101      	bne.n	800126e <HAL_ADC_Init+0x1da>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <HAL_ADC_Init+0x1dc>
 800126e:	2300      	movs	r3, #0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d11c      	bne.n	80012ae <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001274:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001276:	2b00      	cmp	r3, #0
 8001278:	d010      	beq.n	800129c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 0303 	and.w	r3, r3, #3
 8001282:	2b01      	cmp	r3, #1
 8001284:	d107      	bne.n	8001296 <HAL_ADC_Init+0x202>
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b01      	cmp	r3, #1
 8001290:	d101      	bne.n	8001296 <HAL_ADC_Init+0x202>
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <HAL_ADC_Init+0x204>
 8001296:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001298:	2b00      	cmp	r3, #0
 800129a:	d108      	bne.n	80012ae <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800129c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	431a      	orrs	r2, r3
 80012aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012ac:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	7e5b      	ldrb	r3, [r3, #25]
 80012b2:	035b      	lsls	r3, r3, #13
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80012b8:	2a01      	cmp	r2, #1
 80012ba:	d002      	beq.n	80012c2 <HAL_ADC_Init+0x22e>
 80012bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012c0:	e000      	b.n	80012c4 <HAL_ADC_Init+0x230>
 80012c2:	2200      	movs	r2, #0
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	431a      	orrs	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80012d4:	4313      	orrs	r3, r2
 80012d6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d11b      	bne.n	800131a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	7e5b      	ldrb	r3, [r3, #25]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d109      	bne.n	80012fe <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ee:	3b01      	subs	r3, #1
 80012f0:	045a      	lsls	r2, r3, #17
 80012f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012f4:	4313      	orrs	r3, r2
 80012f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fa:	663b      	str	r3, [r7, #96]	; 0x60
 80012fc:	e00d      	b.n	800131a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001306:	f043 0220 	orr.w	r2, r3, #32
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	f043 0201 	orr.w	r2, r3, #1
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800131e:	2b01      	cmp	r3, #1
 8001320:	d054      	beq.n	80013cc <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a22      	ldr	r2, [pc, #136]	; (80013b0 <HAL_ADC_Init+0x31c>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d004      	beq.n	8001336 <HAL_ADC_Init+0x2a2>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a20      	ldr	r2, [pc, #128]	; (80013b4 <HAL_ADC_Init+0x320>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d140      	bne.n	80013b8 <HAL_ADC_Init+0x324>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800133a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800133e:	d02a      	beq.n	8001396 <HAL_ADC_Init+0x302>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001344:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001348:	d022      	beq.n	8001390 <HAL_ADC_Init+0x2fc>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001352:	d01a      	beq.n	800138a <HAL_ADC_Init+0x2f6>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001358:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 800135c:	d012      	beq.n	8001384 <HAL_ADC_Init+0x2f0>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001362:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001366:	d00a      	beq.n	800137e <HAL_ADC_Init+0x2ea>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001370:	d002      	beq.n	8001378 <HAL_ADC_Init+0x2e4>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001376:	e023      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 8001378:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800137c:	e020      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 800137e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001382:	e01d      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 8001384:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001388:	e01a      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 800138a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800138e:	e017      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 8001390:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001394:	e014      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 8001396:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800139a:	e011      	b.n	80013c0 <HAL_ADC_Init+0x32c>
 800139c:	20000000 	.word	0x20000000
 80013a0:	431bde83 	.word	0x431bde83
 80013a4:	50000100 	.word	0x50000100
 80013a8:	50000300 	.word	0x50000300
 80013ac:	50000700 	.word	0x50000700
 80013b0:	50000400 	.word	0x50000400
 80013b4:	50000500 	.word	0x50000500
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80013c4:	4313      	orrs	r3, r2
 80013c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013c8:	4313      	orrs	r3, r2
 80013ca:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 030c 	and.w	r3, r3, #12
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d114      	bne.n	8001404 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	6812      	ldr	r2, [r2, #0]
 80013e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80013e8:	f023 0302 	bic.w	r3, r3, #2
 80013ec:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	7e1b      	ldrb	r3, [r3, #24]
 80013f2:	039a      	lsls	r2, r3, #14
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4313      	orrs	r3, r2
 80013fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001400:	4313      	orrs	r3, r2
 8001402:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	68da      	ldr	r2, [r3, #12]
 800140a:	4b1e      	ldr	r3, [pc, #120]	; (8001484 <HAL_ADC_Init+0x3f0>)
 800140c:	4013      	ands	r3, r2
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001414:	430b      	orrs	r3, r1
 8001416:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d10c      	bne.n	800143a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f023 010f 	bic.w	r1, r3, #15
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	1e5a      	subs	r2, r3, #1
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	430a      	orrs	r2, r1
 8001436:	631a      	str	r2, [r3, #48]	; 0x30
 8001438:	e007      	b.n	800144a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 020f 	bic.w	r2, r2, #15
 8001448:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	f023 0303 	bic.w	r3, r3, #3
 8001458:	f043 0201 	orr.w	r2, r3, #1
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	641a      	str	r2, [r3, #64]	; 0x40
 8001460:	e00a      	b.n	8001478 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	f023 0312 	bic.w	r3, r3, #18
 800146a:	f043 0210 	orr.w	r2, r3, #16
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001472:	2301      	movs	r3, #1
 8001474:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001478:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800147c:	4618      	mov	r0, r3
 800147e:	3768      	adds	r7, #104	; 0x68
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	fff0c007 	.word	0xfff0c007

08001488 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001494:	2300      	movs	r3, #0
 8001496:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f040 80f7 	bne.w	8001696 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d101      	bne.n	80014b6 <HAL_ADC_Start_DMA+0x2e>
 80014b2:	2302      	movs	r3, #2
 80014b4:	e0f2      	b.n	800169c <HAL_ADC_Start_DMA+0x214>
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2201      	movs	r2, #1
 80014ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014c6:	d004      	beq.n	80014d2 <HAL_ADC_Start_DMA+0x4a>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a75      	ldr	r2, [pc, #468]	; (80016a4 <HAL_ADC_Start_DMA+0x21c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d109      	bne.n	80014e6 <HAL_ADC_Start_DMA+0x5e>
 80014d2:	4b75      	ldr	r3, [pc, #468]	; (80016a8 <HAL_ADC_Start_DMA+0x220>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 031f 	and.w	r3, r3, #31
 80014da:	2b00      	cmp	r3, #0
 80014dc:	bf0c      	ite	eq
 80014de:	2301      	moveq	r3, #1
 80014e0:	2300      	movne	r3, #0
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	e008      	b.n	80014f8 <HAL_ADC_Start_DMA+0x70>
 80014e6:	4b71      	ldr	r3, [pc, #452]	; (80016ac <HAL_ADC_Start_DMA+0x224>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 031f 	and.w	r3, r3, #31
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	bf0c      	ite	eq
 80014f2:	2301      	moveq	r3, #1
 80014f4:	2300      	movne	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 80c5 	beq.w	8001688 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f000 fd20 	bl	8001f44 <ADC_Enable>
 8001504:	4603      	mov	r3, r0
 8001506:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001508:	7dfb      	ldrb	r3, [r7, #23]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f040 80b7 	bne.w	800167e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001514:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001518:	f023 0301 	bic.w	r3, r3, #1
 800151c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800152c:	d004      	beq.n	8001538 <HAL_ADC_Start_DMA+0xb0>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a5c      	ldr	r2, [pc, #368]	; (80016a4 <HAL_ADC_Start_DMA+0x21c>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d106      	bne.n	8001546 <HAL_ADC_Start_DMA+0xbe>
 8001538:	4b5b      	ldr	r3, [pc, #364]	; (80016a8 <HAL_ADC_Start_DMA+0x220>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f003 031f 	and.w	r3, r3, #31
 8001540:	2b00      	cmp	r3, #0
 8001542:	d010      	beq.n	8001566 <HAL_ADC_Start_DMA+0xde>
 8001544:	e005      	b.n	8001552 <HAL_ADC_Start_DMA+0xca>
 8001546:	4b59      	ldr	r3, [pc, #356]	; (80016ac <HAL_ADC_Start_DMA+0x224>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 031f 	and.w	r3, r3, #31
 800154e:	2b00      	cmp	r3, #0
 8001550:	d009      	beq.n	8001566 <HAL_ADC_Start_DMA+0xde>
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800155a:	d004      	beq.n	8001566 <HAL_ADC_Start_DMA+0xde>
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a53      	ldr	r2, [pc, #332]	; (80016b0 <HAL_ADC_Start_DMA+0x228>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d115      	bne.n	8001592 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d036      	beq.n	80015ee <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001584:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001588:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001590:	e02d      	b.n	80015ee <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015a6:	d004      	beq.n	80015b2 <HAL_ADC_Start_DMA+0x12a>
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a3d      	ldr	r2, [pc, #244]	; (80016a4 <HAL_ADC_Start_DMA+0x21c>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d10a      	bne.n	80015c8 <HAL_ADC_Start_DMA+0x140>
 80015b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bf14      	ite	ne
 80015c0:	2301      	movne	r3, #1
 80015c2:	2300      	moveq	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	e008      	b.n	80015da <HAL_ADC_Start_DMA+0x152>
 80015c8:	4b39      	ldr	r3, [pc, #228]	; (80016b0 <HAL_ADC_Start_DMA+0x228>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	bf14      	ite	ne
 80015d4:	2301      	movne	r3, #1
 80015d6:	2300      	moveq	r3, #0
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d007      	beq.n	80015ee <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015fa:	d106      	bne.n	800160a <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001600:	f023 0206 	bic.w	r2, r3, #6
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	645a      	str	r2, [r3, #68]	; 0x44
 8001608:	e002      	b.n	8001610 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2200      	movs	r2, #0
 800160e:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800161c:	4a25      	ldr	r2, [pc, #148]	; (80016b4 <HAL_ADC_Start_DMA+0x22c>)
 800161e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001624:	4a24      	ldr	r2, [pc, #144]	; (80016b8 <HAL_ADC_Start_DMA+0x230>)
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800162c:	4a23      	ldr	r2, [pc, #140]	; (80016bc <HAL_ADC_Start_DMA+0x234>)
 800162e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	221c      	movs	r2, #28
 8001636:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0210 	orr.w	r2, r2, #16
 8001646:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f042 0201 	orr.w	r2, r2, #1
 8001656:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	3340      	adds	r3, #64	; 0x40
 8001662:	4619      	mov	r1, r3
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f000 ff4d 	bl	8002506 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	689a      	ldr	r2, [r3, #8]
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f042 0204 	orr.w	r2, r2, #4
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	e00d      	b.n	800169a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001686:	e008      	b.n	800169a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2200      	movs	r2, #0
 8001690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001694:	e001      	b.n	800169a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001696:	2302      	movs	r3, #2
 8001698:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800169a:	7dfb      	ldrb	r3, [r7, #23]
}
 800169c:	4618      	mov	r0, r3
 800169e:	3718      	adds	r7, #24
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	50000100 	.word	0x50000100
 80016a8:	50000300 	.word	0x50000300
 80016ac:	50000700 	.word	0x50000700
 80016b0:	50000400 	.word	0x50000400
 80016b4:	08001e79 	.word	0x08001e79
 80016b8:	08001ef3 	.word	0x08001ef3
 80016bc:	08001f0f 	.word	0x08001f0f

080016c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b09b      	sub	sp, #108	; 0x6c
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d101      	bne.n	80016e2 <HAL_ADC_ConfigChannel+0x22>
 80016de:	2302      	movs	r3, #2
 80016e0:	e2ca      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x5b8>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2201      	movs	r2, #1
 80016e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 0304 	and.w	r3, r3, #4
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f040 82ae 	bne.w	8001c56 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b04      	cmp	r3, #4
 8001700:	d81c      	bhi.n	800173c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	461a      	mov	r2, r3
 8001716:	231f      	movs	r3, #31
 8001718:	4093      	lsls	r3, r2
 800171a:	43db      	mvns	r3, r3
 800171c:	4019      	ands	r1, r3
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	6818      	ldr	r0, [r3, #0]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	4613      	mov	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4413      	add	r3, r2
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	fa00 f203 	lsl.w	r2, r0, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	430a      	orrs	r2, r1
 8001738:	631a      	str	r2, [r3, #48]	; 0x30
 800173a:	e063      	b.n	8001804 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2b09      	cmp	r3, #9
 8001742:	d81e      	bhi.n	8001782 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	3b1e      	subs	r3, #30
 8001758:	221f      	movs	r2, #31
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43db      	mvns	r3, r3
 8001760:	4019      	ands	r1, r3
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	6818      	ldr	r0, [r3, #0]
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	3b1e      	subs	r3, #30
 8001774:	fa00 f203 	lsl.w	r2, r0, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	430a      	orrs	r2, r1
 800177e:	635a      	str	r2, [r3, #52]	; 0x34
 8001780:	e040      	b.n	8001804 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b0e      	cmp	r3, #14
 8001788:	d81e      	bhi.n	80017c8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	3b3c      	subs	r3, #60	; 0x3c
 800179e:	221f      	movs	r2, #31
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	4019      	ands	r1, r3
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	6818      	ldr	r0, [r3, #0]
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	4613      	mov	r3, r2
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	4413      	add	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	3b3c      	subs	r3, #60	; 0x3c
 80017ba:	fa00 f203 	lsl.w	r2, r0, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	430a      	orrs	r2, r1
 80017c4:	639a      	str	r2, [r3, #56]	; 0x38
 80017c6:	e01d      	b.n	8001804 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	4613      	mov	r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	4413      	add	r3, r2
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	3b5a      	subs	r3, #90	; 0x5a
 80017dc:	221f      	movs	r2, #31
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	4019      	ands	r1, r3
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	6818      	ldr	r0, [r3, #0]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	3b5a      	subs	r3, #90	; 0x5a
 80017f8:	fa00 f203 	lsl.w	r2, r0, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f003 030c 	and.w	r3, r3, #12
 800180e:	2b00      	cmp	r3, #0
 8001810:	f040 80e5 	bne.w	80019de <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b09      	cmp	r3, #9
 800181a:	d91c      	bls.n	8001856 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6999      	ldr	r1, [r3, #24]
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	3b1e      	subs	r3, #30
 800182e:	2207      	movs	r2, #7
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	4019      	ands	r1, r3
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	6898      	ldr	r0, [r3, #8]
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4613      	mov	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	4413      	add	r3, r2
 8001846:	3b1e      	subs	r3, #30
 8001848:	fa00 f203 	lsl.w	r2, r0, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	430a      	orrs	r2, r1
 8001852:	619a      	str	r2, [r3, #24]
 8001854:	e019      	b.n	800188a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6959      	ldr	r1, [r3, #20]
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4613      	mov	r3, r2
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4413      	add	r3, r2
 8001866:	2207      	movs	r2, #7
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	4019      	ands	r1, r3
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	6898      	ldr	r0, [r3, #8]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4613      	mov	r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4413      	add	r3, r2
 800187e:	fa00 f203 	lsl.w	r2, r0, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	430a      	orrs	r2, r1
 8001888:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	695a      	ldr	r2, [r3, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	08db      	lsrs	r3, r3, #3
 8001896:	f003 0303 	and.w	r3, r3, #3
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	2b03      	cmp	r3, #3
 80018aa:	d84f      	bhi.n	800194c <HAL_ADC_ConfigChannel+0x28c>
 80018ac:	a201      	add	r2, pc, #4	; (adr r2, 80018b4 <HAL_ADC_ConfigChannel+0x1f4>)
 80018ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b2:	bf00      	nop
 80018b4:	080018c5 	.word	0x080018c5
 80018b8:	080018e7 	.word	0x080018e7
 80018bc:	08001909 	.word	0x08001909
 80018c0:	0800192b 	.word	0x0800192b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018ca:	4b9a      	ldr	r3, [pc, #616]	; (8001b34 <HAL_ADC_ConfigChannel+0x474>)
 80018cc:	4013      	ands	r3, r2
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	0691      	lsls	r1, r2, #26
 80018d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018d6:	430a      	orrs	r2, r1
 80018d8:	431a      	orrs	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80018e2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80018e4:	e07e      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80018ec:	4b91      	ldr	r3, [pc, #580]	; (8001b34 <HAL_ADC_ConfigChannel+0x474>)
 80018ee:	4013      	ands	r3, r2
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	0691      	lsls	r1, r2, #26
 80018f6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018f8:	430a      	orrs	r2, r1
 80018fa:	431a      	orrs	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001904:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001906:	e06d      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800190e:	4b89      	ldr	r3, [pc, #548]	; (8001b34 <HAL_ADC_ConfigChannel+0x474>)
 8001910:	4013      	ands	r3, r2
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	0691      	lsls	r1, r2, #26
 8001918:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800191a:	430a      	orrs	r2, r1
 800191c:	431a      	orrs	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001926:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001928:	e05c      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001930:	4b80      	ldr	r3, [pc, #512]	; (8001b34 <HAL_ADC_ConfigChannel+0x474>)
 8001932:	4013      	ands	r3, r2
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	6812      	ldr	r2, [r2, #0]
 8001938:	0691      	lsls	r1, r2, #26
 800193a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800193c:	430a      	orrs	r2, r1
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001948:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800194a:	e04b      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001952:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	069b      	lsls	r3, r3, #26
 800195c:	429a      	cmp	r2, r3
 800195e:	d107      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800196e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001976:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	069b      	lsls	r3, r3, #26
 8001980:	429a      	cmp	r2, r3
 8001982:	d107      	bne.n	8001994 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001992:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800199a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	069b      	lsls	r3, r3, #26
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d107      	bne.n	80019b8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019b6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80019be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	069b      	lsls	r3, r3, #26
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d10a      	bne.n	80019e2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019da:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80019dc:	e001      	b.n	80019e2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80019de:	bf00      	nop
 80019e0:	e000      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80019e2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 0303 	and.w	r3, r3, #3
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d108      	bne.n	8001a04 <HAL_ADC_ConfigChannel+0x344>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d101      	bne.n	8001a04 <HAL_ADC_ConfigChannel+0x344>
 8001a00:	2301      	movs	r3, #1
 8001a02:	e000      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x346>
 8001a04:	2300      	movs	r3, #0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f040 8130 	bne.w	8001c6c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d00f      	beq.n	8001a34 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2201      	movs	r2, #1
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	400a      	ands	r2, r1
 8001a2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001a32:	e049      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2201      	movs	r2, #1
 8001a42:	409a      	lsls	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b09      	cmp	r3, #9
 8001a54:	d91c      	bls.n	8001a90 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6999      	ldr	r1, [r3, #24]
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4613      	mov	r3, r2
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	4413      	add	r3, r2
 8001a66:	3b1b      	subs	r3, #27
 8001a68:	2207      	movs	r2, #7
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	4019      	ands	r1, r3
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	6898      	ldr	r0, [r3, #8]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4413      	add	r3, r2
 8001a80:	3b1b      	subs	r3, #27
 8001a82:	fa00 f203 	lsl.w	r2, r0, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	619a      	str	r2, [r3, #24]
 8001a8e:	e01b      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	6959      	ldr	r1, [r3, #20]
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	2207      	movs	r2, #7
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	4019      	ands	r1, r3
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	6898      	ldr	r0, [r3, #8]
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ad0:	d004      	beq.n	8001adc <HAL_ADC_ConfigChannel+0x41c>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a18      	ldr	r2, [pc, #96]	; (8001b38 <HAL_ADC_ConfigChannel+0x478>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d101      	bne.n	8001ae0 <HAL_ADC_ConfigChannel+0x420>
 8001adc:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <HAL_ADC_ConfigChannel+0x47c>)
 8001ade:	e000      	b.n	8001ae2 <HAL_ADC_ConfigChannel+0x422>
 8001ae0:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <HAL_ADC_ConfigChannel+0x480>)
 8001ae2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b10      	cmp	r3, #16
 8001aea:	d105      	bne.n	8001af8 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001aec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d015      	beq.n	8001b24 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001afc:	2b11      	cmp	r3, #17
 8001afe:	d105      	bne.n	8001b0c <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001b00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00b      	beq.n	8001b24 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001b10:	2b12      	cmp	r3, #18
 8001b12:	f040 80ab 	bne.w	8001c6c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001b16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f040 80a4 	bne.w	8001c6c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b2c:	d10a      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x484>
 8001b2e:	4b02      	ldr	r3, [pc, #8]	; (8001b38 <HAL_ADC_ConfigChannel+0x478>)
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	e022      	b.n	8001b7a <HAL_ADC_ConfigChannel+0x4ba>
 8001b34:	83fff000 	.word	0x83fff000
 8001b38:	50000100 	.word	0x50000100
 8001b3c:	50000300 	.word	0x50000300
 8001b40:	50000700 	.word	0x50000700
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a4e      	ldr	r2, [pc, #312]	; (8001c84 <HAL_ADC_ConfigChannel+0x5c4>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d103      	bne.n	8001b56 <HAL_ADC_ConfigChannel+0x496>
 8001b4e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	e011      	b.n	8001b7a <HAL_ADC_ConfigChannel+0x4ba>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a4b      	ldr	r2, [pc, #300]	; (8001c88 <HAL_ADC_ConfigChannel+0x5c8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d102      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x4a6>
 8001b60:	4b4a      	ldr	r3, [pc, #296]	; (8001c8c <HAL_ADC_ConfigChannel+0x5cc>)
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	e009      	b.n	8001b7a <HAL_ADC_ConfigChannel+0x4ba>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a48      	ldr	r2, [pc, #288]	; (8001c8c <HAL_ADC_ConfigChannel+0x5cc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d102      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0x4b6>
 8001b70:	4b45      	ldr	r3, [pc, #276]	; (8001c88 <HAL_ADC_ConfigChannel+0x5c8>)
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	e001      	b.n	8001b7a <HAL_ADC_ConfigChannel+0x4ba>
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 0303 	and.w	r3, r3, #3
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d108      	bne.n	8001b9a <HAL_ADC_ConfigChannel+0x4da>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d101      	bne.n	8001b9a <HAL_ADC_ConfigChannel+0x4da>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <HAL_ADC_ConfigChannel+0x4dc>
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d150      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ba0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d010      	beq.n	8001bc8 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d107      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x502>
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d101      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x502>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <HAL_ADC_ConfigChannel+0x504>
 8001bc2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d13c      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b10      	cmp	r3, #16
 8001bce:	d11d      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x54c>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bd8:	d118      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001bda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001be2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001be4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001be6:	4b2a      	ldr	r3, [pc, #168]	; (8001c90 <HAL_ADC_ConfigChannel+0x5d0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a2a      	ldr	r2, [pc, #168]	; (8001c94 <HAL_ADC_ConfigChannel+0x5d4>)
 8001bec:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf0:	0c9a      	lsrs	r2, r3, #18
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	4413      	add	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001bfc:	e002      	b.n	8001c04 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f9      	bne.n	8001bfe <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c0a:	e02e      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b11      	cmp	r3, #17
 8001c12:	d10b      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x56c>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c1c:	d106      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001c1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001c26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c28:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c2a:	e01e      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b12      	cmp	r3, #18
 8001c32:	d11a      	bne.n	8001c6a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001c34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c3e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c40:	e013      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	f043 0220 	orr.w	r2, r3, #32
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001c54:	e00a      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	f043 0220 	orr.w	r2, r3, #32
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001c68:	e000      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c6a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001c74:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	376c      	adds	r7, #108	; 0x6c
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	50000100 	.word	0x50000100
 8001c88:	50000400 	.word	0x50000400
 8001c8c:	50000500 	.word	0x50000500
 8001c90:	20000000 	.word	0x20000000
 8001c94:	431bde83 	.word	0x431bde83

08001c98 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b099      	sub	sp, #100	; 0x64
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cb0:	d102      	bne.n	8001cb8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001cb2:	4b6c      	ldr	r3, [pc, #432]	; (8001e64 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	e01a      	b.n	8001cee <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a69      	ldr	r2, [pc, #420]	; (8001e64 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d103      	bne.n	8001cca <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001cc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	e011      	b.n	8001cee <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a66      	ldr	r2, [pc, #408]	; (8001e68 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d102      	bne.n	8001cda <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001cd4:	4b65      	ldr	r3, [pc, #404]	; (8001e6c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	e009      	b.n	8001cee <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a63      	ldr	r2, [pc, #396]	; (8001e6c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d102      	bne.n	8001cea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001ce4:	4b60      	ldr	r3, [pc, #384]	; (8001e68 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	e001      	b.n	8001cee <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001cea:	2300      	movs	r3, #0
 8001cec:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e0b0      	b.n	8001e5a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d101      	bne.n	8001d06 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001d02:	2302      	movs	r3, #2
 8001d04:	e0a9      	b.n	8001e5a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f040 808d 	bne.w	8001e38 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 8086 	bne.w	8001e38 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d34:	d004      	beq.n	8001d40 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a4a      	ldr	r2, [pc, #296]	; (8001e64 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d101      	bne.n	8001d44 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001d40:	4b4b      	ldr	r3, [pc, #300]	; (8001e70 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001d42:	e000      	b.n	8001d46 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001d44:	4b4b      	ldr	r3, [pc, #300]	; (8001e74 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001d46:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d040      	beq.n	8001dd2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001d50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	6859      	ldr	r1, [r3, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d62:	035b      	lsls	r3, r3, #13
 8001d64:	430b      	orrs	r3, r1
 8001d66:	431a      	orrs	r2, r3
 8001d68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d6a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d108      	bne.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d101      	bne.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d15c      	bne.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d107      	bne.n	8001dae <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d101      	bne.n	8001dae <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001dae:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d14b      	bne.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001db4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001dbc:	f023 030f 	bic.w	r3, r3, #15
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	6811      	ldr	r1, [r2, #0]
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	6892      	ldr	r2, [r2, #8]
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dce:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001dd0:	e03c      	b.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001dd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001dda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ddc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d108      	bne.n	8001dfe <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d101      	bne.n	8001dfe <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001dfe:	2300      	movs	r3, #0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d123      	bne.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d107      	bne.n	8001e20 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d101      	bne.n	8001e20 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001e20:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d112      	bne.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001e26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001e2e:	f023 030f 	bic.w	r3, r3, #15
 8001e32:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001e34:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001e36:	e009      	b.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f043 0220 	orr.w	r2, r3, #32
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001e4a:	e000      	b.n	8001e4e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001e4c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001e56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3764      	adds	r7, #100	; 0x64
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	50000100 	.word	0x50000100
 8001e68:	50000400 	.word	0x50000400
 8001e6c:	50000500 	.word	0x50000500
 8001e70:	50000300 	.word	0x50000300
 8001e74:	50000700 	.word	0x50000700

08001e78 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e84:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d126      	bne.n	8001ee0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d115      	bne.n	8001ed8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d111      	bne.n	8001ed8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d105      	bne.n	8001ed8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	f043 0201 	orr.w	r2, r3, #1
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001ed8:	68f8      	ldr	r0, [r7, #12]
 8001eda:	f007 f8f7 	bl	80090cc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001ede:	e004      	b.n	8001eea <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	4798      	blx	r3
}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efe:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f7ff f8b5 	bl	8001070 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8001f06:	bf00      	nop
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b084      	sub	sp, #16
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f1a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2c:	f043 0204 	orr.w	r2, r3, #4
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f7ff f8a4 	bl	8001082 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f3a:	bf00      	nop
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d108      	bne.n	8001f70 <ADC_Enable+0x2c>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <ADC_Enable+0x2c>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e000      	b.n	8001f72 <ADC_Enable+0x2e>
 8001f70:	2300      	movs	r3, #0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d143      	bne.n	8001ffe <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	4b22      	ldr	r3, [pc, #136]	; (8002008 <ADC_Enable+0xc4>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00d      	beq.n	8001fa0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f88:	f043 0210 	orr.w	r2, r3, #16
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f94:	f043 0201 	orr.w	r2, r3, #1
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e02f      	b.n	8002000 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f042 0201 	orr.w	r2, r2, #1
 8001fae:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001fb0:	f003 fd36 	bl	8005a20 <HAL_GetTick>
 8001fb4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001fb6:	e01b      	b.n	8001ff0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001fb8:	f003 fd32 	bl	8005a20 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d914      	bls.n	8001ff0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0301 	and.w	r3, r3, #1
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d00d      	beq.n	8001ff0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	f043 0210 	orr.w	r2, r3, #16
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe4:	f043 0201 	orr.w	r2, r3, #1
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e007      	b.n	8002000 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d1dc      	bne.n	8001fb8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	8000003f 	.word	0x8000003f

0800200c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 0303 	and.w	r3, r3, #3
 8002022:	2b01      	cmp	r3, #1
 8002024:	d108      	bne.n	8002038 <ADC_Disable+0x2c>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	2b01      	cmp	r3, #1
 8002032:	d101      	bne.n	8002038 <ADC_Disable+0x2c>
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <ADC_Disable+0x2e>
 8002038:	2300      	movs	r3, #0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d047      	beq.n	80020ce <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 030d 	and.w	r3, r3, #13
 8002048:	2b01      	cmp	r3, #1
 800204a:	d10f      	bne.n	800206c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f042 0202 	orr.w	r2, r2, #2
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2203      	movs	r2, #3
 8002062:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002064:	f003 fcdc 	bl	8005a20 <HAL_GetTick>
 8002068:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800206a:	e029      	b.n	80020c0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	f043 0210 	orr.w	r2, r3, #16
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207c:	f043 0201 	orr.w	r2, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e023      	b.n	80020d0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002088:	f003 fcca 	bl	8005a20 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d914      	bls.n	80020c0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d10d      	bne.n	80020c0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	f043 0210 	orr.w	r2, r3, #16
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b4:	f043 0201 	orr.w	r2, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e007      	b.n	80020d0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d0dc      	beq.n	8002088 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020d8:	b480      	push	{r7}
 80020da:	b087      	sub	sp, #28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e6:	e160      	b.n	80023aa <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2101      	movs	r1, #1
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	4013      	ands	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 8152 	beq.w	80023a4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	2b01      	cmp	r3, #1
 800210a:	d005      	beq.n	8002118 <HAL_GPIO_Init+0x40>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 0303 	and.w	r3, r3, #3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d130      	bne.n	800217a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	2203      	movs	r2, #3
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4013      	ands	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	4313      	orrs	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800214e:	2201      	movs	r2, #1
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4013      	ands	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	091b      	lsrs	r3, r3, #4
 8002164:	f003 0201 	and.w	r2, r3, #1
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 0303 	and.w	r3, r3, #3
 8002182:	2b03      	cmp	r3, #3
 8002184:	d017      	beq.n	80021b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	2203      	movs	r2, #3
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43db      	mvns	r3, r3
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	4013      	ands	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d123      	bne.n	800220a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	08da      	lsrs	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3208      	adds	r2, #8
 80021ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	220f      	movs	r2, #15
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4013      	ands	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	691a      	ldr	r2, [r3, #16]
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	08da      	lsrs	r2, r3, #3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3208      	adds	r2, #8
 8002204:	6939      	ldr	r1, [r7, #16]
 8002206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	2203      	movs	r2, #3
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43db      	mvns	r3, r3
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4013      	ands	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 0203 	and.w	r2, r3, #3
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 80ac 	beq.w	80023a4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800224c:	4b5e      	ldr	r3, [pc, #376]	; (80023c8 <HAL_GPIO_Init+0x2f0>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	4a5d      	ldr	r2, [pc, #372]	; (80023c8 <HAL_GPIO_Init+0x2f0>)
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	6193      	str	r3, [r2, #24]
 8002258:	4b5b      	ldr	r3, [pc, #364]	; (80023c8 <HAL_GPIO_Init+0x2f0>)
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002264:	4a59      	ldr	r2, [pc, #356]	; (80023cc <HAL_GPIO_Init+0x2f4>)
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	3302      	adds	r3, #2
 800226c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002270:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	220f      	movs	r2, #15
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800228e:	d025      	beq.n	80022dc <HAL_GPIO_Init+0x204>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a4f      	ldr	r2, [pc, #316]	; (80023d0 <HAL_GPIO_Init+0x2f8>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d01f      	beq.n	80022d8 <HAL_GPIO_Init+0x200>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a4e      	ldr	r2, [pc, #312]	; (80023d4 <HAL_GPIO_Init+0x2fc>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d019      	beq.n	80022d4 <HAL_GPIO_Init+0x1fc>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a4d      	ldr	r2, [pc, #308]	; (80023d8 <HAL_GPIO_Init+0x300>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d013      	beq.n	80022d0 <HAL_GPIO_Init+0x1f8>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a4c      	ldr	r2, [pc, #304]	; (80023dc <HAL_GPIO_Init+0x304>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d00d      	beq.n	80022cc <HAL_GPIO_Init+0x1f4>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a4b      	ldr	r2, [pc, #300]	; (80023e0 <HAL_GPIO_Init+0x308>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d007      	beq.n	80022c8 <HAL_GPIO_Init+0x1f0>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a4a      	ldr	r2, [pc, #296]	; (80023e4 <HAL_GPIO_Init+0x30c>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d101      	bne.n	80022c4 <HAL_GPIO_Init+0x1ec>
 80022c0:	2306      	movs	r3, #6
 80022c2:	e00c      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022c4:	2307      	movs	r3, #7
 80022c6:	e00a      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022c8:	2305      	movs	r3, #5
 80022ca:	e008      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022cc:	2304      	movs	r3, #4
 80022ce:	e006      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022d0:	2303      	movs	r3, #3
 80022d2:	e004      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022d4:	2302      	movs	r3, #2
 80022d6:	e002      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022d8:	2301      	movs	r3, #1
 80022da:	e000      	b.n	80022de <HAL_GPIO_Init+0x206>
 80022dc:	2300      	movs	r3, #0
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	f002 0203 	and.w	r2, r2, #3
 80022e4:	0092      	lsls	r2, r2, #2
 80022e6:	4093      	lsls	r3, r2
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022ee:	4937      	ldr	r1, [pc, #220]	; (80023cc <HAL_GPIO_Init+0x2f4>)
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	089b      	lsrs	r3, r3, #2
 80022f4:	3302      	adds	r3, #2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022fc:	4b3a      	ldr	r3, [pc, #232]	; (80023e8 <HAL_GPIO_Init+0x310>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	43db      	mvns	r3, r3
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002320:	4a31      	ldr	r2, [pc, #196]	; (80023e8 <HAL_GPIO_Init+0x310>)
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002326:	4b30      	ldr	r3, [pc, #192]	; (80023e8 <HAL_GPIO_Init+0x310>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	43db      	mvns	r3, r3
 8002330:	693a      	ldr	r2, [r7, #16]
 8002332:	4013      	ands	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4313      	orrs	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800234a:	4a27      	ldr	r2, [pc, #156]	; (80023e8 <HAL_GPIO_Init+0x310>)
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002350:	4b25      	ldr	r3, [pc, #148]	; (80023e8 <HAL_GPIO_Init+0x310>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	43db      	mvns	r3, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4013      	ands	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d003      	beq.n	8002374 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	4313      	orrs	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002374:	4a1c      	ldr	r2, [pc, #112]	; (80023e8 <HAL_GPIO_Init+0x310>)
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800237a:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <HAL_GPIO_Init+0x310>)
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	43db      	mvns	r3, r3
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4013      	ands	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800239e:	4a12      	ldr	r2, [pc, #72]	; (80023e8 <HAL_GPIO_Init+0x310>)
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3301      	adds	r3, #1
 80023a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	fa22 f303 	lsr.w	r3, r2, r3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f47f ae97 	bne.w	80020e8 <HAL_GPIO_Init+0x10>
  }
}
 80023ba:	bf00      	nop
 80023bc:	bf00      	nop
 80023be:	371c      	adds	r7, #28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	40021000 	.word	0x40021000
 80023cc:	40010000 	.word	0x40010000
 80023d0:	48000400 	.word	0x48000400
 80023d4:	48000800 	.word	0x48000800
 80023d8:	48000c00 	.word	0x48000c00
 80023dc:	48001000 	.word	0x48001000
 80023e0:	48001400 	.word	0x48001400
 80023e4:	48001800 	.word	0x48001800
 80023e8:	40010400 	.word	0x40010400

080023ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	887b      	ldrh	r3, [r7, #2]
 80023fe:	4013      	ands	r3, r2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d002      	beq.n	800240a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002404:	2301      	movs	r3, #1
 8002406:	73fb      	strb	r3, [r7, #15]
 8002408:	e001      	b.n	800240e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800240e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr

0800241a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	460b      	mov	r3, r1
 8002424:	807b      	strh	r3, [r7, #2]
 8002426:	4613      	mov	r3, r2
 8002428:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800242a:	787b      	ldrb	r3, [r7, #1]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002430:	887a      	ldrh	r2, [r7, #2]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002436:	e002      	b.n	800243e <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002438:	887a      	ldrh	r2, [r7, #2]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr

08002448 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002452:	4b08      	ldr	r3, [pc, #32]	; (8002474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002454:	695a      	ldr	r2, [r3, #20]
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	4013      	ands	r3, r2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d006      	beq.n	800246c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800245e:	4a05      	ldr	r2, [pc, #20]	; (8002474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002460:	88fb      	ldrh	r3, [r7, #6]
 8002462:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002464:	88fb      	ldrh	r3, [r7, #6]
 8002466:	4618      	mov	r0, r3
 8002468:	f003 fa5e 	bl	8005928 <HAL_GPIO_EXTI_Callback>
  }
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40010400 	.word	0x40010400

08002478 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e037      	b.n	80024fe <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2202      	movs	r2, #2
 8002492:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80024a4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80024a8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80024b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	695b      	ldr	r3, [r3, #20]
 80024c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f9c1 	bl	8002868 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}  
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b086      	sub	sp, #24
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
 8002512:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_DMA_Start_IT+0x20>
 8002522:	2302      	movs	r3, #2
 8002524:	e04a      	b.n	80025bc <HAL_DMA_Start_IT+0xb6>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002534:	2b01      	cmp	r3, #1
 8002536:	d13a      	bne.n	80025ae <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2202      	movs	r2, #2
 800253c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 0201 	bic.w	r2, r2, #1
 8002554:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	68b9      	ldr	r1, [r7, #8]
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	f000 f956 	bl	800280e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002566:	2b00      	cmp	r3, #0
 8002568:	d008      	beq.n	800257c <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f042 020e 	orr.w	r2, r2, #14
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	e00f      	b.n	800259c <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 020a 	orr.w	r2, r2, #10
 800258a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0204 	bic.w	r2, r2, #4
 800259a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f042 0201 	orr.w	r2, r2, #1
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	e005      	b.n	80025ba <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80025b6:	2302      	movs	r3, #2
 80025b8:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80025ba:	7dfb      	ldrb	r3, [r7, #23]
} 
 80025bc:	4618      	mov	r0, r3
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d008      	beq.n	80025e8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2204      	movs	r2, #4
 80025da:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e020      	b.n	800262a <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 020e 	bic.w	r2, r2, #14
 80025f6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002610:	2101      	movs	r1, #1
 8002612:	fa01 f202 	lsl.w	r2, r1, r2
 8002616:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800263c:	2300      	movs	r3, #0
 800263e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002646:	2b02      	cmp	r3, #2
 8002648:	d005      	beq.n	8002656 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2204      	movs	r2, #4
 800264e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	73fb      	strb	r3, [r7, #15]
 8002654:	e027      	b.n	80026a6 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 020e 	bic.w	r2, r2, #14
 8002664:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0201 	bic.w	r2, r2, #1
 8002674:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800267e:	2101      	movs	r1, #1
 8002680:	fa01 f202 	lsl.w	r2, r1, r2
 8002684:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	4798      	blx	r3
    } 
  }
  return status;
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	2204      	movs	r2, #4
 80026ce:	409a      	lsls	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4013      	ands	r3, r2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d024      	beq.n	8002722 <HAL_DMA_IRQHandler+0x72>
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f003 0304 	and.w	r3, r3, #4
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d01f      	beq.n	8002722 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0320 	and.w	r3, r3, #32
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d107      	bne.n	8002700 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0204 	bic.w	r2, r2, #4
 80026fe:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002708:	2104      	movs	r1, #4
 800270a:	fa01 f202 	lsl.w	r2, r1, r2
 800270e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002714:	2b00      	cmp	r3, #0
 8002716:	d06a      	beq.n	80027ee <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002720:	e065      	b.n	80027ee <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	2202      	movs	r2, #2
 8002728:	409a      	lsls	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4013      	ands	r3, r2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d02c      	beq.n	800278c <HAL_DMA_IRQHandler+0xdc>
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d027      	beq.n	800278c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10b      	bne.n	8002762 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 020a 	bic.w	r2, r2, #10
 8002758:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800276a:	2102      	movs	r1, #2
 800276c:	fa01 f202 	lsl.w	r2, r1, r2
 8002770:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277e:	2b00      	cmp	r3, #0
 8002780:	d035      	beq.n	80027ee <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800278a:	e030      	b.n	80027ee <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	2208      	movs	r2, #8
 8002792:	409a      	lsls	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4013      	ands	r3, r2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d028      	beq.n	80027ee <HAL_DMA_IRQHandler+0x13e>
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d023      	beq.n	80027ee <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 020e 	bic.w	r2, r2, #14
 80027b4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027be:	2101      	movs	r1, #1
 80027c0:	fa01 f202 	lsl.w	r2, r1, r2
 80027c4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d004      	beq.n	80027ee <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	4798      	blx	r3
    }
  }
}  
 80027ec:	e7ff      	b.n	80027ee <HAL_DMA_IRQHandler+0x13e>
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8002804:	4618      	mov	r0, r3
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr

0800280e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800280e:	b480      	push	{r7}
 8002810:	b085      	sub	sp, #20
 8002812:	af00      	add	r7, sp, #0
 8002814:	60f8      	str	r0, [r7, #12]
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	607a      	str	r2, [r7, #4]
 800281a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002824:	2101      	movs	r1, #1
 8002826:	fa01 f202 	lsl.w	r2, r1, r2
 800282a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b10      	cmp	r3, #16
 800283a:	d108      	bne.n	800284e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800284c:	e007      	b.n	800285e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	60da      	str	r2, [r3, #12]
}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr

08002868 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	4b13      	ldr	r3, [pc, #76]	; (80028c4 <DMA_CalcBaseAndBitshift+0x5c>)
 8002878:	429a      	cmp	r2, r3
 800287a:	d80f      	bhi.n	800289c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <DMA_CalcBaseAndBitshift+0x60>)
 8002884:	4413      	add	r3, r2
 8002886:	4a11      	ldr	r2, [pc, #68]	; (80028cc <DMA_CalcBaseAndBitshift+0x64>)
 8002888:	fba2 2303 	umull	r2, r3, r2, r3
 800288c:	091b      	lsrs	r3, r3, #4
 800288e:	009a      	lsls	r2, r3, #2
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a0e      	ldr	r2, [pc, #56]	; (80028d0 <DMA_CalcBaseAndBitshift+0x68>)
 8002898:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800289a:	e00e      	b.n	80028ba <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <DMA_CalcBaseAndBitshift+0x6c>)
 80028a4:	4413      	add	r3, r2
 80028a6:	4a09      	ldr	r2, [pc, #36]	; (80028cc <DMA_CalcBaseAndBitshift+0x64>)
 80028a8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ac:	091b      	lsrs	r3, r3, #4
 80028ae:	009a      	lsls	r2, r3, #2
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <DMA_CalcBaseAndBitshift+0x70>)
 80028b8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr
 80028c4:	40020407 	.word	0x40020407
 80028c8:	bffdfff8 	.word	0xbffdfff8
 80028cc:	cccccccd 	.word	0xcccccccd
 80028d0:	40020000 	.word	0x40020000
 80028d4:	bffdfbf8 	.word	0xbffdfbf8
 80028d8:	40020400 	.word	0x40020400

080028dc <Gpt_Init>:

static void Gpt_TIM3_Init(void);
static void Gpt_Error_Handler(void);

void Gpt_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
	Gpt_TIM3_Init();
 80028e0:	f000 f8c0 	bl	8002a64 <Gpt_TIM3_Init>
	Gpt_InitDone = 1u;
 80028e4:	4b02      	ldr	r3, [pc, #8]	; (80028f0 <Gpt_Init+0x14>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	701a      	strb	r2, [r3, #0]
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000134 	.word	0x20000134

080028f4 <Gpt_TIM3_Start_IT>:

void Gpt_TIM3_Start_IT(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
	if(1u == Gpt_InitDone)
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <Gpt_TIM3_Start_IT+0x18>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d102      	bne.n	8002906 <Gpt_TIM3_Start_IT+0x12>
	{
		HAL_TIM_Base_Start_IT(&htim3);
 8002900:	4803      	ldr	r0, [pc, #12]	; (8002910 <Gpt_TIM3_Start_IT+0x1c>)
 8002902:	f000 f959 	bl	8002bb8 <HAL_TIM_Base_Start_IT>
	}
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000134 	.word	0x20000134
 8002910:	200000e8 	.word	0x200000e8

08002914 <HAL_TIM_PeriodElapsedCallback>:
		HAL_TIM_Base_Stop_IT(&htim3);
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
	/* Increment HAL counter */
	HAL_IncTick();
 800291c:	f003 f86e 	bl	80059fc <HAL_IncTick>
	//TODO: Remove and redirect timer callback
	if(tim3_count == 9999)
 8002920:	4b46      	ldr	r3, [pc, #280]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f242 720f 	movw	r2, #9999	; 0x270f
 8002928:	4293      	cmp	r3, r2
 800292a:	d115      	bne.n	8002958 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		tim3_count = 0u;
 800292c:	4b43      	ldr	r3, [pc, #268]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
		tim3_5count = 0u;
 8002932:	4b43      	ldr	r3, [pc, #268]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
		tim3_10count = 0u;
 8002938:	4b42      	ldr	r3, [pc, #264]	; (8002a44 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
		tim3_20count = 0u;
 800293e:	4b42      	ldr	r3, [pc, #264]	; (8002a48 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
		tim3_50count = 0u;
 8002944:	4b41      	ldr	r3, [pc, #260]	; (8002a4c <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
		tim3_100count = 0u;
 800294a:	4b41      	ldr	r3, [pc, #260]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
		tim3_500count = 0u;
 8002950:	4b40      	ldr	r3, [pc, #256]	; (8002a54 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	e004      	b.n	8002962 <HAL_TIM_PeriodElapsedCallback+0x4e>
	}
	else
	{
		tim3_count++;
 8002958:	4b38      	ldr	r3, [pc, #224]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	4a37      	ldr	r2, [pc, #220]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002960:	6013      	str	r3, [r2, #0]
	}

	if((tim3_count % 5) == 0u)
 8002962:	4b36      	ldr	r3, [pc, #216]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002964:	6819      	ldr	r1, [r3, #0]
 8002966:	4b3c      	ldr	r3, [pc, #240]	; (8002a58 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002968:	fba3 2301 	umull	r2, r3, r3, r1
 800296c:	089a      	lsrs	r2, r3, #2
 800296e:	4613      	mov	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	4413      	add	r3, r2
 8002974:	1aca      	subs	r2, r1, r3
 8002976:	2a00      	cmp	r2, #0
 8002978:	d104      	bne.n	8002984 <HAL_TIM_PeriodElapsedCallback+0x70>
	{
		tim3_5count++;
 800297a:	4b31      	ldr	r3, [pc, #196]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	3301      	adds	r3, #1
 8002980:	4a2f      	ldr	r2, [pc, #188]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002982:	6013      	str	r3, [r2, #0]
	}

	if((tim3_count % 10) == 0u)
 8002984:	4b2d      	ldr	r3, [pc, #180]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002986:	6819      	ldr	r1, [r3, #0]
 8002988:	4b33      	ldr	r3, [pc, #204]	; (8002a58 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800298a:	fba3 2301 	umull	r2, r3, r3, r1
 800298e:	08da      	lsrs	r2, r3, #3
 8002990:	4613      	mov	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4413      	add	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	1aca      	subs	r2, r1, r3
 800299a:	2a00      	cmp	r2, #0
 800299c:	d104      	bne.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0x94>
	{
		tim3_10count++;
 800299e:	4b29      	ldr	r3, [pc, #164]	; (8002a44 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	3301      	adds	r3, #1
 80029a4:	4a27      	ldr	r2, [pc, #156]	; (8002a44 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80029a6:	6013      	str	r3, [r2, #0]
	}

	if((tim3_count % 20) == 0u)
 80029a8:	4b24      	ldr	r3, [pc, #144]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80029aa:	6819      	ldr	r1, [r3, #0]
 80029ac:	4b2a      	ldr	r3, [pc, #168]	; (8002a58 <HAL_TIM_PeriodElapsedCallback+0x144>)
 80029ae:	fba3 2301 	umull	r2, r3, r3, r1
 80029b2:	091a      	lsrs	r2, r3, #4
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	1aca      	subs	r2, r1, r3
 80029be:	2a00      	cmp	r2, #0
 80029c0:	d104      	bne.n	80029cc <HAL_TIM_PeriodElapsedCallback+0xb8>
	{
		tim3_20count++;
 80029c2:	4b21      	ldr	r3, [pc, #132]	; (8002a48 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3301      	adds	r3, #1
 80029c8:	4a1f      	ldr	r2, [pc, #124]	; (8002a48 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80029ca:	6013      	str	r3, [r2, #0]
	}

	if((tim3_count % 50) == 0u)
 80029cc:	4b1b      	ldr	r3, [pc, #108]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	4b22      	ldr	r3, [pc, #136]	; (8002a5c <HAL_TIM_PeriodElapsedCallback+0x148>)
 80029d2:	fba3 1302 	umull	r1, r3, r3, r2
 80029d6:	091b      	lsrs	r3, r3, #4
 80029d8:	2132      	movs	r1, #50	; 0x32
 80029da:	fb01 f303 	mul.w	r3, r1, r3
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d104      	bne.n	80029ee <HAL_TIM_PeriodElapsedCallback+0xda>
	{
		tim3_50count++;
 80029e4:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <HAL_TIM_PeriodElapsedCallback+0x138>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	3301      	adds	r3, #1
 80029ea:	4a18      	ldr	r2, [pc, #96]	; (8002a4c <HAL_TIM_PeriodElapsedCallback+0x138>)
 80029ec:	6013      	str	r3, [r2, #0]
	}

	if((tim3_count % 100) == 0u)
 80029ee:	4b13      	ldr	r3, [pc, #76]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	4b1a      	ldr	r3, [pc, #104]	; (8002a5c <HAL_TIM_PeriodElapsedCallback+0x148>)
 80029f4:	fba3 1302 	umull	r1, r3, r3, r2
 80029f8:	095b      	lsrs	r3, r3, #5
 80029fa:	2164      	movs	r1, #100	; 0x64
 80029fc:	fb01 f303 	mul.w	r3, r1, r3
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d104      	bne.n	8002a10 <HAL_TIM_PeriodElapsedCallback+0xfc>
	{
		tim3_100count++;
 8002a06:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	4a10      	ldr	r2, [pc, #64]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002a0e:	6013      	str	r3, [r2, #0]
	}

	if((tim3_count % 500) == 0u)
 8002a10:	4b0a      	ldr	r3, [pc, #40]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002a16:	fba3 1302 	umull	r1, r3, r3, r2
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002a20:	fb01 f303 	mul.w	r3, r1, r3
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d104      	bne.n	8002a34 <HAL_TIM_PeriodElapsedCallback+0x120>
	{
		tim3_500count++;
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	4a08      	ldr	r2, [pc, #32]	; (8002a54 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002a32:	6013      	str	r3, [r2, #0]
	}
	//HAL_IncTick();
}
 8002a34:	bf00      	nop
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	200000cc 	.word	0x200000cc
 8002a40:	200000d0 	.word	0x200000d0
 8002a44:	200000d4 	.word	0x200000d4
 8002a48:	200000d8 	.word	0x200000d8
 8002a4c:	200000dc 	.word	0x200000dc
 8002a50:	200000e0 	.word	0x200000e0
 8002a54:	200000e4 	.word	0x200000e4
 8002a58:	cccccccd 	.word	0xcccccccd
 8002a5c:	51eb851f 	.word	0x51eb851f
 8002a60:	10624dd3 	.word	0x10624dd3

08002a64 <Gpt_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void Gpt_TIM3_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a6a:	f107 0310 	add.w	r3, r7, #16
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	605a      	str	r2, [r3, #4]
 8002a80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a82:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002a84:	4a1d      	ldr	r2, [pc, #116]	; (8002afc <Gpt_TIM3_Init+0x98>)
 8002a86:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10;
 8002a88:	4b1b      	ldr	r3, [pc, #108]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002a8a:	220a      	movs	r2, #10
 8002a8c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a8e:	4b1a      	ldr	r3, [pc, #104]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7200;
 8002a94:	4b18      	ldr	r3, [pc, #96]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002a96:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8002a9a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a9c:	4b16      	ldr	r3, [pc, #88]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002aa2:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002aa8:	4813      	ldr	r0, [pc, #76]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002aaa:	f000 f82e 	bl	8002b0a <HAL_TIM_Base_Init>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <Gpt_TIM3_Init+0x54>
  {
	  Gpt_Error_Handler();
 8002ab4:	f000 f824 	bl	8002b00 <Gpt_Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002abc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002abe:	f107 0310 	add.w	r3, r7, #16
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	480c      	ldr	r0, [pc, #48]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002ac6:	f000 fc87 	bl	80033d8 <HAL_TIM_ConfigClockSource>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <Gpt_TIM3_Init+0x70>
  {
	  Gpt_Error_Handler();
 8002ad0:	f000 f816 	bl	8002b00 <Gpt_Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002adc:	1d3b      	adds	r3, r7, #4
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4805      	ldr	r0, [pc, #20]	; (8002af8 <Gpt_TIM3_Init+0x94>)
 8002ae2:	f001 f9bd 	bl	8003e60 <HAL_TIMEx_MasterConfigSynchronization>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <Gpt_TIM3_Init+0x8c>
  {
	  Gpt_Error_Handler();
 8002aec:	f000 f808 	bl	8002b00 <Gpt_Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002af0:	bf00      	nop
 8002af2:	3720      	adds	r7, #32
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	200000e8 	.word	0x200000e8
 8002afc:	40000400 	.word	0x40000400

08002b00 <Gpt_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Gpt_Error_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b04:	b672      	cpsid	i
}
 8002b06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b08:	e7fe      	b.n	8002b08 <Gpt_Error_Handler+0x8>

08002b0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b082      	sub	sp, #8
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e049      	b.n	8002bb0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d106      	bne.n	8002b36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f003 fa03 	bl	8005f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2202      	movs	r2, #2
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	3304      	adds	r3, #4
 8002b46:	4619      	mov	r1, r3
 8002b48:	4610      	mov	r0, r2
 8002b4a:	f000 fd33 	bl	80035b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d001      	beq.n	8002bd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e04f      	b.n	8002c70 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68da      	ldr	r2, [r3, #12]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f042 0201 	orr.w	r2, r2, #1
 8002be6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a23      	ldr	r2, [pc, #140]	; (8002c7c <HAL_TIM_Base_Start_IT+0xc4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d01d      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x76>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bfa:	d018      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x76>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a1f      	ldr	r2, [pc, #124]	; (8002c80 <HAL_TIM_Base_Start_IT+0xc8>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d013      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x76>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a1e      	ldr	r2, [pc, #120]	; (8002c84 <HAL_TIM_Base_Start_IT+0xcc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d00e      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x76>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a1c      	ldr	r2, [pc, #112]	; (8002c88 <HAL_TIM_Base_Start_IT+0xd0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d009      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x76>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a1b      	ldr	r2, [pc, #108]	; (8002c8c <HAL_TIM_Base_Start_IT+0xd4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d004      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x76>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a19      	ldr	r2, [pc, #100]	; (8002c90 <HAL_TIM_Base_Start_IT+0xd8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d115      	bne.n	8002c5a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	4b17      	ldr	r3, [pc, #92]	; (8002c94 <HAL_TIM_Base_Start_IT+0xdc>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2b06      	cmp	r3, #6
 8002c3e:	d015      	beq.n	8002c6c <HAL_TIM_Base_Start_IT+0xb4>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c46:	d011      	beq.n	8002c6c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 0201 	orr.w	r2, r2, #1
 8002c56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c58:	e008      	b.n	8002c6c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f042 0201 	orr.w	r2, r2, #1
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	e000      	b.n	8002c6e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c6c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40000400 	.word	0x40000400
 8002c84:	40000800 	.word	0x40000800
 8002c88:	40013400 	.word	0x40013400
 8002c8c:	40014000 	.word	0x40014000
 8002c90:	40015000 	.word	0x40015000
 8002c94:	00010007 	.word	0x00010007

08002c98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e049      	b.n	8002d3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d106      	bne.n	8002cc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f841 	bl	8002d46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4610      	mov	r0, r2
 8002cd8:	f000 fc6c 	bl	80035b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d109      	bne.n	8002d7c <HAL_TIM_PWM_Start+0x24>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	bf14      	ite	ne
 8002d74:	2301      	movne	r3, #1
 8002d76:	2300      	moveq	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	e03c      	b.n	8002df6 <HAL_TIM_PWM_Start+0x9e>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d109      	bne.n	8002d96 <HAL_TIM_PWM_Start+0x3e>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	bf14      	ite	ne
 8002d8e:	2301      	movne	r3, #1
 8002d90:	2300      	moveq	r3, #0
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	e02f      	b.n	8002df6 <HAL_TIM_PWM_Start+0x9e>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	2b08      	cmp	r3, #8
 8002d9a:	d109      	bne.n	8002db0 <HAL_TIM_PWM_Start+0x58>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	bf14      	ite	ne
 8002da8:	2301      	movne	r3, #1
 8002daa:	2300      	moveq	r3, #0
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	e022      	b.n	8002df6 <HAL_TIM_PWM_Start+0x9e>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b0c      	cmp	r3, #12
 8002db4:	d109      	bne.n	8002dca <HAL_TIM_PWM_Start+0x72>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	bf14      	ite	ne
 8002dc2:	2301      	movne	r3, #1
 8002dc4:	2300      	moveq	r3, #0
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	e015      	b.n	8002df6 <HAL_TIM_PWM_Start+0x9e>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	2b10      	cmp	r3, #16
 8002dce:	d109      	bne.n	8002de4 <HAL_TIM_PWM_Start+0x8c>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	bf14      	ite	ne
 8002ddc:	2301      	movne	r3, #1
 8002dde:	2300      	moveq	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	e008      	b.n	8002df6 <HAL_TIM_PWM_Start+0x9e>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	bf14      	ite	ne
 8002df0:	2301      	movne	r3, #1
 8002df2:	2300      	moveq	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e0a1      	b.n	8002f42 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d104      	bne.n	8002e0e <HAL_TIM_PWM_Start+0xb6>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2202      	movs	r2, #2
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e0c:	e023      	b.n	8002e56 <HAL_TIM_PWM_Start+0xfe>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d104      	bne.n	8002e1e <HAL_TIM_PWM_Start+0xc6>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e1c:	e01b      	b.n	8002e56 <HAL_TIM_PWM_Start+0xfe>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d104      	bne.n	8002e2e <HAL_TIM_PWM_Start+0xd6>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2202      	movs	r2, #2
 8002e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e2c:	e013      	b.n	8002e56 <HAL_TIM_PWM_Start+0xfe>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	2b0c      	cmp	r3, #12
 8002e32:	d104      	bne.n	8002e3e <HAL_TIM_PWM_Start+0xe6>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e3c:	e00b      	b.n	8002e56 <HAL_TIM_PWM_Start+0xfe>
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	2b10      	cmp	r3, #16
 8002e42:	d104      	bne.n	8002e4e <HAL_TIM_PWM_Start+0xf6>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e4c:	e003      	b.n	8002e56 <HAL_TIM_PWM_Start+0xfe>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2202      	movs	r2, #2
 8002e52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	6839      	ldr	r1, [r7, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 ffda 	bl	8003e18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a38      	ldr	r2, [pc, #224]	; (8002f4c <HAL_TIM_PWM_Start+0x1f4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d018      	beq.n	8002ea0 <HAL_TIM_PWM_Start+0x148>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a37      	ldr	r2, [pc, #220]	; (8002f50 <HAL_TIM_PWM_Start+0x1f8>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d013      	beq.n	8002ea0 <HAL_TIM_PWM_Start+0x148>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a35      	ldr	r2, [pc, #212]	; (8002f54 <HAL_TIM_PWM_Start+0x1fc>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d00e      	beq.n	8002ea0 <HAL_TIM_PWM_Start+0x148>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a34      	ldr	r2, [pc, #208]	; (8002f58 <HAL_TIM_PWM_Start+0x200>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d009      	beq.n	8002ea0 <HAL_TIM_PWM_Start+0x148>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a32      	ldr	r2, [pc, #200]	; (8002f5c <HAL_TIM_PWM_Start+0x204>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d004      	beq.n	8002ea0 <HAL_TIM_PWM_Start+0x148>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a31      	ldr	r2, [pc, #196]	; (8002f60 <HAL_TIM_PWM_Start+0x208>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d101      	bne.n	8002ea4 <HAL_TIM_PWM_Start+0x14c>
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e000      	b.n	8002ea6 <HAL_TIM_PWM_Start+0x14e>
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d007      	beq.n	8002eba <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eb8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a23      	ldr	r2, [pc, #140]	; (8002f4c <HAL_TIM_PWM_Start+0x1f4>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d01d      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x1a8>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ecc:	d018      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x1a8>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a24      	ldr	r2, [pc, #144]	; (8002f64 <HAL_TIM_PWM_Start+0x20c>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d013      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x1a8>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a22      	ldr	r2, [pc, #136]	; (8002f68 <HAL_TIM_PWM_Start+0x210>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d00e      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x1a8>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a1a      	ldr	r2, [pc, #104]	; (8002f50 <HAL_TIM_PWM_Start+0x1f8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d009      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x1a8>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a18      	ldr	r2, [pc, #96]	; (8002f54 <HAL_TIM_PWM_Start+0x1fc>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d004      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x1a8>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a19      	ldr	r2, [pc, #100]	; (8002f60 <HAL_TIM_PWM_Start+0x208>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d115      	bne.n	8002f2c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689a      	ldr	r2, [r3, #8]
 8002f06:	4b19      	ldr	r3, [pc, #100]	; (8002f6c <HAL_TIM_PWM_Start+0x214>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b06      	cmp	r3, #6
 8002f10:	d015      	beq.n	8002f3e <HAL_TIM_PWM_Start+0x1e6>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f18:	d011      	beq.n	8002f3e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f042 0201 	orr.w	r2, r2, #1
 8002f28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f2a:	e008      	b.n	8002f3e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 0201 	orr.w	r2, r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	e000      	b.n	8002f40 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f3e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40013400 	.word	0x40013400
 8002f54:	40014000 	.word	0x40014000
 8002f58:	40014400 	.word	0x40014400
 8002f5c:	40014800 	.word	0x40014800
 8002f60:	40015000 	.word	0x40015000
 8002f64:	40000400 	.word	0x40000400
 8002f68:	40000800 	.word	0x40000800
 8002f6c:	00010007 	.word	0x00010007

08002f70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d122      	bne.n	8002fcc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d11b      	bne.n	8002fcc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0202 	mvn.w	r2, #2
 8002f9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 fae2 	bl	800357c <HAL_TIM_IC_CaptureCallback>
 8002fb8:	e005      	b.n	8002fc6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fad5 	bl	800356a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fae4 	bl	800358e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d122      	bne.n	8003020 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d11b      	bne.n	8003020 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0204 	mvn.w	r2, #4
 8002ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fab8 	bl	800357c <HAL_TIM_IC_CaptureCallback>
 800300c:	e005      	b.n	800301a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 faab 	bl	800356a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 faba 	bl	800358e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b08      	cmp	r3, #8
 800302c:	d122      	bne.n	8003074 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f003 0308 	and.w	r3, r3, #8
 8003038:	2b08      	cmp	r3, #8
 800303a:	d11b      	bne.n	8003074 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f06f 0208 	mvn.w	r2, #8
 8003044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2204      	movs	r2, #4
 800304a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	f003 0303 	and.w	r3, r3, #3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 fa8e 	bl	800357c <HAL_TIM_IC_CaptureCallback>
 8003060:	e005      	b.n	800306e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 fa81 	bl	800356a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 fa90 	bl	800358e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f003 0310 	and.w	r3, r3, #16
 800307e:	2b10      	cmp	r3, #16
 8003080:	d122      	bne.n	80030c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	2b10      	cmp	r3, #16
 800308e:	d11b      	bne.n	80030c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f06f 0210 	mvn.w	r2, #16
 8003098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2208      	movs	r2, #8
 800309e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fa64 	bl	800357c <HAL_TIM_IC_CaptureCallback>
 80030b4:	e005      	b.n	80030c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 fa57 	bl	800356a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 fa66 	bl	800358e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d10e      	bne.n	80030f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d107      	bne.n	80030f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f06f 0201 	mvn.w	r2, #1
 80030ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f7ff fc10 	bl	8002914 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030fe:	2b80      	cmp	r3, #128	; 0x80
 8003100:	d10e      	bne.n	8003120 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800310c:	2b80      	cmp	r3, #128	; 0x80
 800310e:	d107      	bne.n	8003120 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 ff35 	bl	8003f8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800312e:	d10e      	bne.n	800314e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313a:	2b80      	cmp	r3, #128	; 0x80
 800313c:	d107      	bne.n	800314e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 ff27 	bl	8003f9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003158:	2b40      	cmp	r3, #64	; 0x40
 800315a:	d10e      	bne.n	800317a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003166:	2b40      	cmp	r3, #64	; 0x40
 8003168:	d107      	bne.n	800317a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 fa13 	bl	80035a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	f003 0320 	and.w	r3, r3, #32
 8003184:	2b20      	cmp	r3, #32
 8003186:	d10e      	bne.n	80031a6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	2b20      	cmp	r3, #32
 8003194:	d107      	bne.n	80031a6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f06f 0220 	mvn.w	r2, #32
 800319e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 fee9 	bl	8003f78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031a6:	bf00      	nop
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031bc:	2300      	movs	r3, #0
 80031be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e0ff      	b.n	80033ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b14      	cmp	r3, #20
 80031da:	f200 80f0 	bhi.w	80033be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80031de:	a201      	add	r2, pc, #4	; (adr r2, 80031e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	08003239 	.word	0x08003239
 80031e8:	080033bf 	.word	0x080033bf
 80031ec:	080033bf 	.word	0x080033bf
 80031f0:	080033bf 	.word	0x080033bf
 80031f4:	08003279 	.word	0x08003279
 80031f8:	080033bf 	.word	0x080033bf
 80031fc:	080033bf 	.word	0x080033bf
 8003200:	080033bf 	.word	0x080033bf
 8003204:	080032bb 	.word	0x080032bb
 8003208:	080033bf 	.word	0x080033bf
 800320c:	080033bf 	.word	0x080033bf
 8003210:	080033bf 	.word	0x080033bf
 8003214:	080032fb 	.word	0x080032fb
 8003218:	080033bf 	.word	0x080033bf
 800321c:	080033bf 	.word	0x080033bf
 8003220:	080033bf 	.word	0x080033bf
 8003224:	0800333d 	.word	0x0800333d
 8003228:	080033bf 	.word	0x080033bf
 800322c:	080033bf 	.word	0x080033bf
 8003230:	080033bf 	.word	0x080033bf
 8003234:	0800337d 	.word	0x0800337d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	4618      	mov	r0, r3
 8003240:	f000 fa54 	bl	80036ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0208 	orr.w	r2, r2, #8
 8003252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	699a      	ldr	r2, [r3, #24]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0204 	bic.w	r2, r2, #4
 8003262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6999      	ldr	r1, [r3, #24]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	691a      	ldr	r2, [r3, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	619a      	str	r2, [r3, #24]
      break;
 8003276:	e0a5      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68b9      	ldr	r1, [r7, #8]
 800327e:	4618      	mov	r0, r3
 8003280:	f000 face 	bl	8003820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	699a      	ldr	r2, [r3, #24]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699a      	ldr	r2, [r3, #24]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6999      	ldr	r1, [r3, #24]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	021a      	lsls	r2, r3, #8
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	619a      	str	r2, [r3, #24]
      break;
 80032b8:	e084      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fb3f 	bl	8003944 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	69da      	ldr	r2, [r3, #28]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0208 	orr.w	r2, r2, #8
 80032d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69da      	ldr	r2, [r3, #28]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0204 	bic.w	r2, r2, #4
 80032e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69d9      	ldr	r1, [r3, #28]
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	61da      	str	r2, [r3, #28]
      break;
 80032f8:	e064      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	4618      	mov	r0, r3
 8003302:	f000 fbb1 	bl	8003a68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	69da      	ldr	r2, [r3, #28]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69da      	ldr	r2, [r3, #28]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	69d9      	ldr	r1, [r3, #28]
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	021a      	lsls	r2, r3, #8
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	61da      	str	r2, [r3, #28]
      break;
 800333a:	e043      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68b9      	ldr	r1, [r7, #8]
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fbfe 	bl	8003b44 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0208 	orr.w	r2, r2, #8
 8003356:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0204 	bic.w	r2, r2, #4
 8003366:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800337a:	e023      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fc48 	bl	8003c18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003396:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	021a      	lsls	r2, r3, #8
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80033bc:	e002      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	75fb      	strb	r3, [r7, #23]
      break;
 80033c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop

080033d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d101      	bne.n	80033f4 <HAL_TIM_ConfigClockSource+0x1c>
 80033f0:	2302      	movs	r3, #2
 80033f2:	e0b6      	b.n	8003562 <HAL_TIM_ConfigClockSource+0x18a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003412:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003416:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800341e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003430:	d03e      	beq.n	80034b0 <HAL_TIM_ConfigClockSource+0xd8>
 8003432:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003436:	f200 8087 	bhi.w	8003548 <HAL_TIM_ConfigClockSource+0x170>
 800343a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800343e:	f000 8086 	beq.w	800354e <HAL_TIM_ConfigClockSource+0x176>
 8003442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003446:	d87f      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003448:	2b70      	cmp	r3, #112	; 0x70
 800344a:	d01a      	beq.n	8003482 <HAL_TIM_ConfigClockSource+0xaa>
 800344c:	2b70      	cmp	r3, #112	; 0x70
 800344e:	d87b      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003450:	2b60      	cmp	r3, #96	; 0x60
 8003452:	d050      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0x11e>
 8003454:	2b60      	cmp	r3, #96	; 0x60
 8003456:	d877      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003458:	2b50      	cmp	r3, #80	; 0x50
 800345a:	d03c      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0xfe>
 800345c:	2b50      	cmp	r3, #80	; 0x50
 800345e:	d873      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003460:	2b40      	cmp	r3, #64	; 0x40
 8003462:	d058      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0x13e>
 8003464:	2b40      	cmp	r3, #64	; 0x40
 8003466:	d86f      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003468:	2b30      	cmp	r3, #48	; 0x30
 800346a:	d064      	beq.n	8003536 <HAL_TIM_ConfigClockSource+0x15e>
 800346c:	2b30      	cmp	r3, #48	; 0x30
 800346e:	d86b      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003470:	2b20      	cmp	r3, #32
 8003472:	d060      	beq.n	8003536 <HAL_TIM_ConfigClockSource+0x15e>
 8003474:	2b20      	cmp	r3, #32
 8003476:	d867      	bhi.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
 8003478:	2b00      	cmp	r3, #0
 800347a:	d05c      	beq.n	8003536 <HAL_TIM_ConfigClockSource+0x15e>
 800347c:	2b10      	cmp	r3, #16
 800347e:	d05a      	beq.n	8003536 <HAL_TIM_ConfigClockSource+0x15e>
 8003480:	e062      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	6899      	ldr	r1, [r3, #8]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f000 fca2 	bl	8003dda <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80034a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	609a      	str	r2, [r3, #8]
      break;
 80034ae:	e04f      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	6899      	ldr	r1, [r3, #8]
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	f000 fc8b 	bl	8003dda <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034d2:	609a      	str	r2, [r3, #8]
      break;
 80034d4:	e03c      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6818      	ldr	r0, [r3, #0]
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	6859      	ldr	r1, [r3, #4]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	461a      	mov	r2, r3
 80034e4:	f000 fc02 	bl	8003cec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2150      	movs	r1, #80	; 0x50
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fc59 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 80034f4:	e02c      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6818      	ldr	r0, [r3, #0]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	6859      	ldr	r1, [r3, #4]
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	461a      	mov	r2, r3
 8003504:	f000 fc20 	bl	8003d48 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2160      	movs	r1, #96	; 0x60
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fc49 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003514:	e01c      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	6859      	ldr	r1, [r3, #4]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	461a      	mov	r2, r3
 8003524:	f000 fbe2 	bl	8003cec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2140      	movs	r1, #64	; 0x40
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fc39 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003534:	e00c      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4619      	mov	r1, r3
 8003540:	4610      	mov	r0, r2
 8003542:	f000 fc30 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003546:	e003      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
      break;
 800354c:	e000      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800354e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003560:	7bfb      	ldrb	r3, [r7, #15]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr

0800357c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr

0800358e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800358e:	b480      	push	{r7}
 8003590:	b083      	sub	sp, #12
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	bc80      	pop	{r7}
 800359e:	4770      	bx	lr

080035a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bc80      	pop	{r7}
 80035b0:	4770      	bx	lr
	...

080035b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a41      	ldr	r2, [pc, #260]	; (80036cc <TIM_Base_SetConfig+0x118>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d013      	beq.n	80035f4 <TIM_Base_SetConfig+0x40>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d2:	d00f      	beq.n	80035f4 <TIM_Base_SetConfig+0x40>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a3e      	ldr	r2, [pc, #248]	; (80036d0 <TIM_Base_SetConfig+0x11c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d00b      	beq.n	80035f4 <TIM_Base_SetConfig+0x40>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a3d      	ldr	r2, [pc, #244]	; (80036d4 <TIM_Base_SetConfig+0x120>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d007      	beq.n	80035f4 <TIM_Base_SetConfig+0x40>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a3c      	ldr	r2, [pc, #240]	; (80036d8 <TIM_Base_SetConfig+0x124>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d003      	beq.n	80035f4 <TIM_Base_SetConfig+0x40>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a3b      	ldr	r2, [pc, #236]	; (80036dc <TIM_Base_SetConfig+0x128>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d108      	bne.n	8003606 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	4313      	orrs	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a30      	ldr	r2, [pc, #192]	; (80036cc <TIM_Base_SetConfig+0x118>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d01f      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003614:	d01b      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a2d      	ldr	r2, [pc, #180]	; (80036d0 <TIM_Base_SetConfig+0x11c>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d017      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a2c      	ldr	r2, [pc, #176]	; (80036d4 <TIM_Base_SetConfig+0x120>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d013      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a2b      	ldr	r2, [pc, #172]	; (80036d8 <TIM_Base_SetConfig+0x124>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d00f      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a2b      	ldr	r2, [pc, #172]	; (80036e0 <TIM_Base_SetConfig+0x12c>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d00b      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a2a      	ldr	r2, [pc, #168]	; (80036e4 <TIM_Base_SetConfig+0x130>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d007      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a29      	ldr	r2, [pc, #164]	; (80036e8 <TIM_Base_SetConfig+0x134>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d003      	beq.n	800364e <TIM_Base_SetConfig+0x9a>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a24      	ldr	r2, [pc, #144]	; (80036dc <TIM_Base_SetConfig+0x128>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d108      	bne.n	8003660 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4313      	orrs	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a11      	ldr	r2, [pc, #68]	; (80036cc <TIM_Base_SetConfig+0x118>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d013      	beq.n	80036b4 <TIM_Base_SetConfig+0x100>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a12      	ldr	r2, [pc, #72]	; (80036d8 <TIM_Base_SetConfig+0x124>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00f      	beq.n	80036b4 <TIM_Base_SetConfig+0x100>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a12      	ldr	r2, [pc, #72]	; (80036e0 <TIM_Base_SetConfig+0x12c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00b      	beq.n	80036b4 <TIM_Base_SetConfig+0x100>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a11      	ldr	r2, [pc, #68]	; (80036e4 <TIM_Base_SetConfig+0x130>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <TIM_Base_SetConfig+0x100>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a10      	ldr	r2, [pc, #64]	; (80036e8 <TIM_Base_SetConfig+0x134>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d003      	beq.n	80036b4 <TIM_Base_SetConfig+0x100>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a0b      	ldr	r2, [pc, #44]	; (80036dc <TIM_Base_SetConfig+0x128>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d103      	bne.n	80036bc <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	615a      	str	r2, [r3, #20]
}
 80036c2:	bf00      	nop
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr
 80036cc:	40012c00 	.word	0x40012c00
 80036d0:	40000400 	.word	0x40000400
 80036d4:	40000800 	.word	0x40000800
 80036d8:	40013400 	.word	0x40013400
 80036dc:	40015000 	.word	0x40015000
 80036e0:	40014000 	.word	0x40014000
 80036e4:	40014400 	.word	0x40014400
 80036e8:	40014800 	.word	0x40014800

080036ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	f023 0201 	bic.w	r2, r3, #1
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800371a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f023 0303 	bic.w	r3, r3, #3
 8003726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	4313      	orrs	r3, r2
 8003730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f023 0302 	bic.w	r3, r3, #2
 8003738:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a30      	ldr	r2, [pc, #192]	; (8003808 <TIM_OC1_SetConfig+0x11c>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d013      	beq.n	8003774 <TIM_OC1_SetConfig+0x88>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a2f      	ldr	r2, [pc, #188]	; (800380c <TIM_OC1_SetConfig+0x120>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d00f      	beq.n	8003774 <TIM_OC1_SetConfig+0x88>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a2e      	ldr	r2, [pc, #184]	; (8003810 <TIM_OC1_SetConfig+0x124>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d00b      	beq.n	8003774 <TIM_OC1_SetConfig+0x88>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a2d      	ldr	r2, [pc, #180]	; (8003814 <TIM_OC1_SetConfig+0x128>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d007      	beq.n	8003774 <TIM_OC1_SetConfig+0x88>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a2c      	ldr	r2, [pc, #176]	; (8003818 <TIM_OC1_SetConfig+0x12c>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d003      	beq.n	8003774 <TIM_OC1_SetConfig+0x88>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a2b      	ldr	r2, [pc, #172]	; (800381c <TIM_OC1_SetConfig+0x130>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d10c      	bne.n	800378e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f023 0308 	bic.w	r3, r3, #8
 800377a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f023 0304 	bic.w	r3, r3, #4
 800378c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a1d      	ldr	r2, [pc, #116]	; (8003808 <TIM_OC1_SetConfig+0x11c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d013      	beq.n	80037be <TIM_OC1_SetConfig+0xd2>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a1c      	ldr	r2, [pc, #112]	; (800380c <TIM_OC1_SetConfig+0x120>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d00f      	beq.n	80037be <TIM_OC1_SetConfig+0xd2>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a1b      	ldr	r2, [pc, #108]	; (8003810 <TIM_OC1_SetConfig+0x124>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d00b      	beq.n	80037be <TIM_OC1_SetConfig+0xd2>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a1a      	ldr	r2, [pc, #104]	; (8003814 <TIM_OC1_SetConfig+0x128>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d007      	beq.n	80037be <TIM_OC1_SetConfig+0xd2>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a19      	ldr	r2, [pc, #100]	; (8003818 <TIM_OC1_SetConfig+0x12c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d003      	beq.n	80037be <TIM_OC1_SetConfig+0xd2>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a18      	ldr	r2, [pc, #96]	; (800381c <TIM_OC1_SetConfig+0x130>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d111      	bne.n	80037e2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	621a      	str	r2, [r3, #32]
}
 80037fc:	bf00      	nop
 80037fe:	371c      	adds	r7, #28
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40012c00 	.word	0x40012c00
 800380c:	40013400 	.word	0x40013400
 8003810:	40014000 	.word	0x40014000
 8003814:	40014400 	.word	0x40014400
 8003818:	40014800 	.word	0x40014800
 800381c:	40015000 	.word	0x40015000

08003820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003820:	b480      	push	{r7}
 8003822:	b087      	sub	sp, #28
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	f023 0210 	bic.w	r2, r3, #16
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800384e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800385a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	021b      	lsls	r3, r3, #8
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	4313      	orrs	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f023 0320 	bic.w	r3, r3, #32
 800386e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a2b      	ldr	r2, [pc, #172]	; (800392c <TIM_OC2_SetConfig+0x10c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d007      	beq.n	8003894 <TIM_OC2_SetConfig+0x74>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a2a      	ldr	r2, [pc, #168]	; (8003930 <TIM_OC2_SetConfig+0x110>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d003      	beq.n	8003894 <TIM_OC2_SetConfig+0x74>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a29      	ldr	r2, [pc, #164]	; (8003934 <TIM_OC2_SetConfig+0x114>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d10d      	bne.n	80038b0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800389a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	697a      	ldr	r2, [r7, #20]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a1e      	ldr	r2, [pc, #120]	; (800392c <TIM_OC2_SetConfig+0x10c>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d013      	beq.n	80038e0 <TIM_OC2_SetConfig+0xc0>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a1d      	ldr	r2, [pc, #116]	; (8003930 <TIM_OC2_SetConfig+0x110>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d00f      	beq.n	80038e0 <TIM_OC2_SetConfig+0xc0>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a1d      	ldr	r2, [pc, #116]	; (8003938 <TIM_OC2_SetConfig+0x118>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d00b      	beq.n	80038e0 <TIM_OC2_SetConfig+0xc0>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a1c      	ldr	r2, [pc, #112]	; (800393c <TIM_OC2_SetConfig+0x11c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d007      	beq.n	80038e0 <TIM_OC2_SetConfig+0xc0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a1b      	ldr	r2, [pc, #108]	; (8003940 <TIM_OC2_SetConfig+0x120>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_OC2_SetConfig+0xc0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a16      	ldr	r2, [pc, #88]	; (8003934 <TIM_OC2_SetConfig+0x114>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d113      	bne.n	8003908 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038e6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038ee:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	621a      	str	r2, [r3, #32]
}
 8003922:	bf00      	nop
 8003924:	371c      	adds	r7, #28
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr
 800392c:	40012c00 	.word	0x40012c00
 8003930:	40013400 	.word	0x40013400
 8003934:	40015000 	.word	0x40015000
 8003938:	40014000 	.word	0x40014000
 800393c:	40014400 	.word	0x40014400
 8003940:	40014800 	.word	0x40014800

08003944 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003944:	b480      	push	{r7}
 8003946:	b087      	sub	sp, #28
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0303 	bic.w	r3, r3, #3
 800397e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003990:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	021b      	lsls	r3, r3, #8
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a2b      	ldr	r2, [pc, #172]	; (8003a50 <TIM_OC3_SetConfig+0x10c>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d007      	beq.n	80039b6 <TIM_OC3_SetConfig+0x72>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a2a      	ldr	r2, [pc, #168]	; (8003a54 <TIM_OC3_SetConfig+0x110>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d003      	beq.n	80039b6 <TIM_OC3_SetConfig+0x72>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a29      	ldr	r2, [pc, #164]	; (8003a58 <TIM_OC3_SetConfig+0x114>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d10d      	bne.n	80039d2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	021b      	lsls	r3, r3, #8
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039d0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a1e      	ldr	r2, [pc, #120]	; (8003a50 <TIM_OC3_SetConfig+0x10c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d013      	beq.n	8003a02 <TIM_OC3_SetConfig+0xbe>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a1d      	ldr	r2, [pc, #116]	; (8003a54 <TIM_OC3_SetConfig+0x110>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d00f      	beq.n	8003a02 <TIM_OC3_SetConfig+0xbe>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a1d      	ldr	r2, [pc, #116]	; (8003a5c <TIM_OC3_SetConfig+0x118>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d00b      	beq.n	8003a02 <TIM_OC3_SetConfig+0xbe>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a1c      	ldr	r2, [pc, #112]	; (8003a60 <TIM_OC3_SetConfig+0x11c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d007      	beq.n	8003a02 <TIM_OC3_SetConfig+0xbe>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a1b      	ldr	r2, [pc, #108]	; (8003a64 <TIM_OC3_SetConfig+0x120>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d003      	beq.n	8003a02 <TIM_OC3_SetConfig+0xbe>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a16      	ldr	r2, [pc, #88]	; (8003a58 <TIM_OC3_SetConfig+0x114>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d113      	bne.n	8003a2a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	621a      	str	r2, [r3, #32]
}
 8003a44:	bf00      	nop
 8003a46:	371c      	adds	r7, #28
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bc80      	pop	{r7}
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	40012c00 	.word	0x40012c00
 8003a54:	40013400 	.word	0x40013400
 8003a58:	40015000 	.word	0x40015000
 8003a5c:	40014000 	.word	0x40014000
 8003a60:	40014400 	.word	0x40014400
 8003a64:	40014800 	.word	0x40014800

08003a68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	021b      	lsls	r3, r3, #8
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	031b      	lsls	r3, r3, #12
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a19      	ldr	r2, [pc, #100]	; (8003b2c <TIM_OC4_SetConfig+0xc4>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d013      	beq.n	8003af4 <TIM_OC4_SetConfig+0x8c>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a18      	ldr	r2, [pc, #96]	; (8003b30 <TIM_OC4_SetConfig+0xc8>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d00f      	beq.n	8003af4 <TIM_OC4_SetConfig+0x8c>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a17      	ldr	r2, [pc, #92]	; (8003b34 <TIM_OC4_SetConfig+0xcc>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d00b      	beq.n	8003af4 <TIM_OC4_SetConfig+0x8c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a16      	ldr	r2, [pc, #88]	; (8003b38 <TIM_OC4_SetConfig+0xd0>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d007      	beq.n	8003af4 <TIM_OC4_SetConfig+0x8c>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a15      	ldr	r2, [pc, #84]	; (8003b3c <TIM_OC4_SetConfig+0xd4>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d003      	beq.n	8003af4 <TIM_OC4_SetConfig+0x8c>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a14      	ldr	r2, [pc, #80]	; (8003b40 <TIM_OC4_SetConfig+0xd8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d109      	bne.n	8003b08 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003afa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	019b      	lsls	r3, r3, #6
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	621a      	str	r2, [r3, #32]
}
 8003b22:	bf00      	nop
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr
 8003b2c:	40012c00 	.word	0x40012c00
 8003b30:	40013400 	.word	0x40013400
 8003b34:	40014000 	.word	0x40014000
 8003b38:	40014400 	.word	0x40014400
 8003b3c:	40014800 	.word	0x40014800
 8003b40:	40015000 	.word	0x40015000

08003b44 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	041b      	lsls	r3, r3, #16
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a19      	ldr	r2, [pc, #100]	; (8003c00 <TIM_OC5_SetConfig+0xbc>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d013      	beq.n	8003bc6 <TIM_OC5_SetConfig+0x82>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a18      	ldr	r2, [pc, #96]	; (8003c04 <TIM_OC5_SetConfig+0xc0>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d00f      	beq.n	8003bc6 <TIM_OC5_SetConfig+0x82>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a17      	ldr	r2, [pc, #92]	; (8003c08 <TIM_OC5_SetConfig+0xc4>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00b      	beq.n	8003bc6 <TIM_OC5_SetConfig+0x82>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a16      	ldr	r2, [pc, #88]	; (8003c0c <TIM_OC5_SetConfig+0xc8>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d007      	beq.n	8003bc6 <TIM_OC5_SetConfig+0x82>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a15      	ldr	r2, [pc, #84]	; (8003c10 <TIM_OC5_SetConfig+0xcc>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <TIM_OC5_SetConfig+0x82>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a14      	ldr	r2, [pc, #80]	; (8003c14 <TIM_OC5_SetConfig+0xd0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d109      	bne.n	8003bda <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	021b      	lsls	r3, r3, #8
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	621a      	str	r2, [r3, #32]
}
 8003bf4:	bf00      	nop
 8003bf6:	371c      	adds	r7, #28
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bc80      	pop	{r7}
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	40012c00 	.word	0x40012c00
 8003c04:	40013400 	.word	0x40013400
 8003c08:	40014000 	.word	0x40014000
 8003c0c:	40014400 	.word	0x40014400
 8003c10:	40014800 	.word	0x40014800
 8003c14:	40015000 	.word	0x40015000

08003c18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b087      	sub	sp, #28
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	021b      	lsls	r3, r3, #8
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	051b      	lsls	r3, r3, #20
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a19      	ldr	r2, [pc, #100]	; (8003cd4 <TIM_OC6_SetConfig+0xbc>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d013      	beq.n	8003c9c <TIM_OC6_SetConfig+0x84>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a18      	ldr	r2, [pc, #96]	; (8003cd8 <TIM_OC6_SetConfig+0xc0>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00f      	beq.n	8003c9c <TIM_OC6_SetConfig+0x84>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a17      	ldr	r2, [pc, #92]	; (8003cdc <TIM_OC6_SetConfig+0xc4>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d00b      	beq.n	8003c9c <TIM_OC6_SetConfig+0x84>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a16      	ldr	r2, [pc, #88]	; (8003ce0 <TIM_OC6_SetConfig+0xc8>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d007      	beq.n	8003c9c <TIM_OC6_SetConfig+0x84>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a15      	ldr	r2, [pc, #84]	; (8003ce4 <TIM_OC6_SetConfig+0xcc>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d003      	beq.n	8003c9c <TIM_OC6_SetConfig+0x84>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a14      	ldr	r2, [pc, #80]	; (8003ce8 <TIM_OC6_SetConfig+0xd0>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d109      	bne.n	8003cb0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	029b      	lsls	r3, r3, #10
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	621a      	str	r2, [r3, #32]
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	40012c00 	.word	0x40012c00
 8003cd8:	40013400 	.word	0x40013400
 8003cdc:	40014000 	.word	0x40014000
 8003ce0:	40014400 	.word	0x40014400
 8003ce4:	40014800 	.word	0x40014800
 8003ce8:	40015000 	.word	0x40015000

08003cec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b087      	sub	sp, #28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	f023 0201 	bic.w	r2, r3, #1
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f023 030a 	bic.w	r3, r3, #10
 8003d28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	621a      	str	r2, [r3, #32]
}
 8003d3e:	bf00      	nop
 8003d40:	371c      	adds	r7, #28
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr

08003d48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	f023 0210 	bic.w	r2, r3, #16
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	031b      	lsls	r3, r3, #12
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	621a      	str	r2, [r3, #32]
}
 8003d9c:	bf00      	nop
 8003d9e:	371c      	adds	r7, #28
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr

08003da6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b085      	sub	sp, #20
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
 8003dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f043 0307 	orr.w	r3, r3, #7
 8003dc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	609a      	str	r2, [r3, #8]
}
 8003dd0:	bf00      	nop
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr

08003dda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b087      	sub	sp, #28
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	607a      	str	r2, [r7, #4]
 8003de6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003df4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	021a      	lsls	r2, r3, #8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	609a      	str	r2, [r3, #8]
}
 8003e0e:	bf00      	nop
 8003e10:	371c      	adds	r7, #28
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f003 031f 	and.w	r3, r3, #31
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6a1a      	ldr	r2, [r3, #32]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	401a      	ands	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a1a      	ldr	r2, [r3, #32]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f003 031f 	and.w	r3, r3, #31
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e50:	431a      	orrs	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	621a      	str	r2, [r3, #32]
}
 8003e56:	bf00      	nop
 8003e58:	371c      	adds	r7, #28
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d101      	bne.n	8003e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e06d      	b.n	8003f54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a30      	ldr	r2, [pc, #192]	; (8003f60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d009      	beq.n	8003eb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a2f      	ldr	r2, [pc, #188]	; (8003f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d004      	beq.n	8003eb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2d      	ldr	r2, [pc, #180]	; (8003f68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d108      	bne.n	8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003ebc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ece:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a1e      	ldr	r2, [pc, #120]	; (8003f60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d01d      	beq.n	8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef4:	d018      	beq.n	8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a1c      	ldr	r2, [pc, #112]	; (8003f6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d013      	beq.n	8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a1a      	ldr	r2, [pc, #104]	; (8003f70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00e      	beq.n	8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a15      	ldr	r2, [pc, #84]	; (8003f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d009      	beq.n	8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a16      	ldr	r2, [pc, #88]	; (8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d004      	beq.n	8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a11      	ldr	r2, [pc, #68]	; (8003f68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d10c      	bne.n	8003f42 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68ba      	ldr	r2, [r7, #8]
 8003f40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3714      	adds	r7, #20
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40012c00 	.word	0x40012c00
 8003f64:	40013400 	.word	0x40013400
 8003f68:	40015000 	.word	0x40015000
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	40000800 	.word	0x40000800
 8003f74:	40014000 	.word	0x40014000

08003f78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bc80      	pop	{r7}
 8003f88:	4770      	bx	lr

08003f8a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr

08003f9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
	...

08003fb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e0a7      	b.n	8004112 <HAL_I2C_Init+0x162>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d12c      	bne.n	8004028 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a50      	ldr	r2, [pc, #320]	; (800411c <HAL_I2C_Init+0x16c>)
 8003fda:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a50      	ldr	r2, [pc, #320]	; (8004120 <HAL_I2C_Init+0x170>)
 8003fe0:	651a      	str	r2, [r3, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a4f      	ldr	r2, [pc, #316]	; (8004124 <HAL_I2C_Init+0x174>)
 8003fe6:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a4f      	ldr	r2, [pc, #316]	; (8004128 <HAL_I2C_Init+0x178>)
 8003fec:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4e      	ldr	r2, [pc, #312]	; (800412c <HAL_I2C_Init+0x17c>)
 8003ff2:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a4e      	ldr	r2, [pc, #312]	; (8004130 <HAL_I2C_Init+0x180>)
 8003ff8:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a4d      	ldr	r2, [pc, #308]	; (8004134 <HAL_I2C_Init+0x184>)
 8003ffe:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a4d      	ldr	r2, [pc, #308]	; (8004138 <HAL_I2C_Init+0x188>)
 8004004:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a4c      	ldr	r2, [pc, #304]	; (800413c <HAL_I2C_Init+0x18c>)
 800400a:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a4c      	ldr	r2, [pc, #304]	; (8004140 <HAL_I2C_Init+0x190>)
 8004010:	671a      	str	r2, [r3, #112]	; 0x70

    if (hi2c->MspInitCallback == NULL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004016:	2b00      	cmp	r3, #0
 8004018:	d102      	bne.n	8004020 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a49      	ldr	r2, [pc, #292]	; (8004144 <HAL_I2C_Init+0x194>)
 800401e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2224      	movs	r2, #36	; 0x24
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0201 	bic.w	r2, r2, #1
 800403e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800404c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800405c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d107      	bne.n	8004076 <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	e006      	b.n	8004084 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004082:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	2b02      	cmp	r3, #2
 800408a:	d104      	bne.n	8004096 <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004094:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80040a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68da      	ldr	r2, [r3, #12]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691a      	ldr	r2, [r3, #16]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69d9      	ldr	r1, [r3, #28]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1a      	ldr	r2, [r3, #32]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0201 	orr.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2220      	movs	r2, #32
 80040fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	0800436d 	.word	0x0800436d
 8004120:	0800437f 	.word	0x0800437f
 8004124:	08004391 	.word	0x08004391
 8004128:	080043a3 	.word	0x080043a3
 800412c:	080043cf 	.word	0x080043cf
 8004130:	08009119 	.word	0x08009119
 8004134:	08009139 	.word	0x08009139
 8004138:	08009159 	.word	0x08009159
 800413c:	080043e1 	.word	0x080043e1
 8004140:	080043b5 	.word	0x080043b5
 8004144:	08005d65 	.word	0x08005d65

08004148 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b08a      	sub	sp, #40	; 0x28
 800414c:	af02      	add	r7, sp, #8
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	4608      	mov	r0, r1
 8004152:	4611      	mov	r1, r2
 8004154:	461a      	mov	r2, r3
 8004156:	4603      	mov	r3, r0
 8004158:	817b      	strh	r3, [r7, #10]
 800415a:	460b      	mov	r3, r1
 800415c:	813b      	strh	r3, [r7, #8]
 800415e:	4613      	mov	r3, r2
 8004160:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b20      	cmp	r3, #32
 800416c:	f040 80d5 	bne.w	800431a <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <HAL_I2C_Mem_Read_DMA+0x34>
 8004176:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004178:	2b00      	cmp	r3, #0
 800417a:	d105      	bne.n	8004188 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004182:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e0c9      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004192:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004196:	d101      	bne.n	800419c <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8004198:	2302      	movs	r3, #2
 800419a:	e0bf      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d101      	bne.n	80041aa <HAL_I2C_Mem_Read_DMA+0x62>
 80041a6:	2302      	movs	r3, #2
 80041a8:	e0b8      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041b2:	f001 fc35 	bl	8005a20 <HAL_GetTick>
 80041b6:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2222      	movs	r2, #34	; 0x22
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2240      	movs	r2, #64	; 0x40
 80041c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80041d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4a51      	ldr	r2, [pc, #324]	; (8004324 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 80041de:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4a51      	ldr	r2, [pc, #324]	; (8004328 <HAL_I2C_Mem_Read_DMA+0x1e0>)
 80041e4:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	2bff      	cmp	r3, #255	; 0xff
 80041ee:	d906      	bls.n	80041fe <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	22ff      	movs	r2, #255	; 0xff
 80041f4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80041f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041fa:	61fb      	str	r3, [r7, #28]
 80041fc:	e007      	b.n	800420e <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004202:	b29a      	uxth	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004208:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800420c:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800420e:	88f8      	ldrh	r0, [r7, #6]
 8004210:	893a      	ldrh	r2, [r7, #8]
 8004212:	8979      	ldrh	r1, [r7, #10]
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	9301      	str	r3, [sp, #4]
 8004218:	2319      	movs	r3, #25
 800421a:	9300      	str	r3, [sp, #0]
 800421c:	4603      	mov	r3, r0
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 fbc8 	bl	80049b4 <I2C_RequestMemoryRead>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d005      	beq.n	8004236 <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e072      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423a:	2b00      	cmp	r3, #0
 800423c:	d020      	beq.n	8004280 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004242:	4a3a      	ldr	r2, [pc, #232]	; (800432c <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8004244:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424a:	4a39      	ldr	r2, [pc, #228]	; (8004330 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 800424c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004252:	2200      	movs	r2, #0
 8004254:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferAbortCallback = NULL;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425a:	2200      	movs	r2, #0
 800425c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	3324      	adds	r3, #36	; 0x24
 8004268:	4619      	mov	r1, r3
 800426a:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8004270:	f7fe f949 	bl	8002506 <HAL_DMA_Start_IT>
 8004274:	4603      	mov	r3, r0
 8004276:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8004278:	7dfb      	ldrb	r3, [r7, #23]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d139      	bne.n	80042f2 <HAL_I2C_Mem_Read_DMA+0x1aa>
 800427e:	e013      	b.n	80042a8 <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2220      	movs	r2, #32
 8004284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004294:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e039      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	8979      	ldrh	r1, [r7, #10]
 80042b0:	4b20      	ldr	r3, [pc, #128]	; (8004334 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f001 f9b6 	bl	8005628 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80042d6:	2110      	movs	r1, #16
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f001 f9d1 	bl	8005680 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042ec:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e014      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2220      	movs	r2, #32
 80042f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	f043 0210 	orr.w	r2, r3, #16
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 800431a:	2302      	movs	r3, #2
  }
}
 800431c:	4618      	mov	r0, r3
 800431e:	3720      	adds	r7, #32
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	ffff0000 	.word	0xffff0000
 8004328:	0800460f 	.word	0x0800460f
 800432c:	0800533d 	.word	0x0800533d
 8004330:	080053d3 	.word	0x080053d3
 8004334:	80002400 	.word	0x80002400

08004338 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	68f9      	ldr	r1, [r7, #12]
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	4798      	blx	r3
  }
}
 8004364:	bf00      	nop
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	bc80      	pop	{r7}
 800437c:	4770      	bx	lr

0800437e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004386:	bf00      	nop
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr

08004390 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004398:	bf00      	nop
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr

080043a2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bc80      	pop	{r7}
 80043b2:	4770      	bx	lr

080043b4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	460b      	mov	r3, r1
 80043be:	70fb      	strb	r3, [r7, #3]
 80043c0:	4613      	mov	r3, r2
 80043c2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr

080043ce <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr

080043e0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bc80      	pop	{r7}
 80043f0:	4770      	bx	lr

080043f2 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80043fe:	4618      	mov	r0, r3
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	bc80      	pop	{r7}
 8004406:	4770      	bx	lr

08004408 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <I2C_Slave_ISR_IT+0x24>
 8004428:	2302      	movs	r3, #2
 800442a:	e0ec      	b.n	8004606 <I2C_Slave_ISR_IT+0x1fe>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d009      	beq.n	8004454 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	095b      	lsrs	r3, r3, #5
 8004444:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800444c:	6939      	ldr	r1, [r7, #16]
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 fcf6 	bl	8004e40 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	091b      	lsrs	r3, r3, #4
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d04d      	beq.n	80044fc <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	091b      	lsrs	r3, r3, #4
 8004464:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004468:	2b00      	cmp	r3, #0
 800446a:	d047      	beq.n	80044fc <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d128      	bne.n	80044c8 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b28      	cmp	r3, #40	; 0x28
 8004480:	d108      	bne.n	8004494 <I2C_Slave_ISR_IT+0x8c>
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004488:	d104      	bne.n	8004494 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800448a:	6939      	ldr	r1, [r7, #16]
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f000 fde3 	bl	8005058 <I2C_ITListenCplt>
 8004492:	e032      	b.n	80044fa <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b29      	cmp	r3, #41	; 0x29
 800449e:	d10e      	bne.n	80044be <I2C_Slave_ISR_IT+0xb6>
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044a6:	d00a      	beq.n	80044be <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2210      	movs	r2, #16
 80044ae:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 ff20 	bl	80052f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f000 fb93 	bl	8004be2 <I2C_ITSlaveSeqCplt>
 80044bc:	e01d      	b.n	80044fa <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2210      	movs	r2, #16
 80044c4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80044c6:	e096      	b.n	80045f6 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2210      	movs	r2, #16
 80044ce:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d4:	f043 0204 	orr.w	r2, r3, #4
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d004      	beq.n	80044ec <I2C_Slave_ISR_IT+0xe4>
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044e8:	f040 8085 	bne.w	80045f6 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f0:	4619      	mov	r1, r3
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f000 fe06 	bl	8005104 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80044f8:	e07d      	b.n	80045f6 <I2C_Slave_ISR_IT+0x1ee>
 80044fa:	e07c      	b.n	80045f6 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	089b      	lsrs	r3, r3, #2
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d030      	beq.n	800456a <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	089b      	lsrs	r3, r3, #2
 800450c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004510:	2b00      	cmp	r3, #0
 8004512:	d02a      	beq.n	800456a <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004518:	b29b      	uxth	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d018      	beq.n	8004550 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	b2d2      	uxtb	r2, r2
 800452a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800453a:	3b01      	subs	r3, #1
 800453c:	b29a      	uxth	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004546:	b29b      	uxth	r3, r3
 8004548:	3b01      	subs	r3, #1
 800454a:	b29a      	uxth	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004554:	b29b      	uxth	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d14f      	bne.n	80045fa <I2C_Slave_ISR_IT+0x1f2>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004560:	d04b      	beq.n	80045fa <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f000 fb3d 	bl	8004be2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004568:	e047      	b.n	80045fa <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	08db      	lsrs	r3, r3, #3
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	08db      	lsrs	r3, r3, #3
 800457a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800457e:	2b00      	cmp	r3, #0
 8004580:	d004      	beq.n	800458c <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004582:	6939      	ldr	r1, [r7, #16]
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 fa69 	bl	8004a5c <I2C_ITAddrCplt>
 800458a:	e037      	b.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	085b      	lsrs	r3, r3, #1
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d031      	beq.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	085b      	lsrs	r3, r3, #1
 800459c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d02b      	beq.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d018      	beq.n	80045e0 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	781a      	ldrb	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045d6:	3b01      	subs	r3, #1
 80045d8:	b29a      	uxth	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	851a      	strh	r2, [r3, #40]	; 0x28
 80045de:	e00d      	b.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045e6:	d002      	beq.n	80045ee <I2C_Slave_ISR_IT+0x1e6>
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d106      	bne.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 faf7 	bl	8004be2 <I2C_ITSlaveSeqCplt>
 80045f4:	e002      	b.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80045f6:	bf00      	nop
 80045f8:	e000      	b.n	80045fc <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80045fa:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3718      	adds	r7, #24
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b088      	sub	sp, #32
 8004612:	af02      	add	r7, sp, #8
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004620:	2b01      	cmp	r3, #1
 8004622:	d101      	bne.n	8004628 <I2C_Master_ISR_DMA+0x1a>
 8004624:	2302      	movs	r3, #2
 8004626:	e0e1      	b.n	80047ec <I2C_Master_ISR_DMA+0x1de>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	d017      	beq.n	800466c <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	091b      	lsrs	r3, r3, #4
 8004640:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004644:	2b00      	cmp	r3, #0
 8004646:	d011      	beq.n	800466c <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2210      	movs	r2, #16
 800464e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004654:	f043 0204 	orr.w	r2, r3, #4
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800465c:	2120      	movs	r1, #32
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f001 f80e 	bl	8005680 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f000 fe46 	bl	80052f6 <I2C_Flush_TXDR>
 800466a:	e0ba      	b.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	09db      	lsrs	r3, r3, #7
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d072      	beq.n	800475e <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	099b      	lsrs	r3, r3, #6
 800467c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004680:	2b00      	cmp	r3, #0
 8004682:	d06c      	beq.n	800475e <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004692:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004698:	b29b      	uxth	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d04e      	beq.n	800473c <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046aa:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	2bff      	cmp	r3, #255	; 0xff
 80046b4:	d906      	bls.n	80046c4 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	22ff      	movs	r2, #255	; 0xff
 80046ba:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80046bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	e010      	b.n	80046e6 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046d6:	d003      	beq.n	80046e0 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046dc:	617b      	str	r3, [r7, #20]
 80046de:	e002      	b.n	80046e6 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80046e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046e4:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	8a79      	ldrh	r1, [r7, #18]
 80046ee:	2300      	movs	r3, #0
 80046f0:	9300      	str	r3, [sp, #0]
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 ff97 	bl	8005628 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fe:	b29a      	uxth	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b22      	cmp	r3, #34	; 0x22
 8004716:	d108      	bne.n	800472a <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004726:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004728:	e05b      	b.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004738:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800473a:	e052      	b.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004746:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800474a:	d003      	beq.n	8004754 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 fa09 	bl	8004b64 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004752:	e046      	b.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004754:	2140      	movs	r1, #64	; 0x40
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 fcd4 	bl	8005104 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800475c:	e041      	b.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	099b      	lsrs	r3, r3, #6
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d029      	beq.n	80047be <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	099b      	lsrs	r3, r3, #6
 800476e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004772:	2b00      	cmp	r3, #0
 8004774:	d023      	beq.n	80047be <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d119      	bne.n	80047b4 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800478a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800478e:	d027      	beq.n	80047e0 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004794:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004798:	d108      	bne.n	80047ac <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047a8:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80047aa:	e019      	b.n	80047e0 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 f9d9 	bl	8004b64 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80047b2:	e015      	b.n	80047e0 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80047b4:	2140      	movs	r1, #64	; 0x40
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fca4 	bl	8005104 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80047bc:	e010      	b.n	80047e0 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	095b      	lsrs	r3, r3, #5
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80047d6:	68b9      	ldr	r1, [r7, #8]
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 fa63 	bl	8004ca4 <I2C_ITMasterCplt>
 80047de:	e000      	b.n	80047e2 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80047e0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3718      	adds	r7, #24
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b088      	sub	sp, #32
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004804:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004810:	2b01      	cmp	r3, #1
 8004812:	d101      	bne.n	8004818 <I2C_Slave_ISR_DMA+0x24>
 8004814:	2302      	movs	r3, #2
 8004816:	e0c9      	b.n	80049ac <I2C_Slave_ISR_DMA+0x1b8>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	095b      	lsrs	r3, r3, #5
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	2b00      	cmp	r3, #0
 800482a:	d009      	beq.n	8004840 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	095b      	lsrs	r3, r3, #5
 8004830:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004834:	2b00      	cmp	r3, #0
 8004836:	d003      	beq.n	8004840 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 fb00 	bl	8004e40 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	091b      	lsrs	r3, r3, #4
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 809a 	beq.w	8004982 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	091b      	lsrs	r3, r3, #4
 8004852:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 8093 	beq.w	8004982 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	0b9b      	lsrs	r3, r3, #14
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	2b00      	cmp	r3, #0
 8004866:	d105      	bne.n	8004874 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	0bdb      	lsrs	r3, r3, #15
 800486c:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004870:	2b00      	cmp	r3, #0
 8004872:	d07f      	beq.n	8004974 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00d      	beq.n	8004898 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	0bdb      	lsrs	r3, r3, #15
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d007      	beq.n	8004898 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8004894:	2301      	movs	r3, #1
 8004896:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00d      	beq.n	80048bc <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	0b9b      	lsrs	r3, r3, #14
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d007      	beq.n	80048bc <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 80048b8:	2301      	movs	r3, #1
 80048ba:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d128      	bne.n	8004914 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b28      	cmp	r3, #40	; 0x28
 80048cc:	d108      	bne.n	80048e0 <I2C_Slave_ISR_DMA+0xec>
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048d4:	d104      	bne.n	80048e0 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80048d6:	68b9      	ldr	r1, [r7, #8]
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 fbbd 	bl	8005058 <I2C_ITListenCplt>
 80048de:	e048      	b.n	8004972 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b29      	cmp	r3, #41	; 0x29
 80048ea:	d10e      	bne.n	800490a <I2C_Slave_ISR_DMA+0x116>
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048f2:	d00a      	beq.n	800490a <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2210      	movs	r2, #16
 80048fa:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fcfa 	bl	80052f6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 f96d 	bl	8004be2 <I2C_ITSlaveSeqCplt>
 8004908:	e033      	b.n	8004972 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2210      	movs	r2, #16
 8004910:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004912:	e034      	b.n	800497e <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2210      	movs	r2, #16
 800491a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004920:	f043 0204 	orr.w	r2, r3, #4
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800492e:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <I2C_Slave_ISR_DMA+0x14a>
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800493c:	d11f      	bne.n	800497e <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800493e:	7dfb      	ldrb	r3, [r7, #23]
 8004940:	2b21      	cmp	r3, #33	; 0x21
 8004942:	d002      	beq.n	800494a <I2C_Slave_ISR_DMA+0x156>
 8004944:	7dfb      	ldrb	r3, [r7, #23]
 8004946:	2b29      	cmp	r3, #41	; 0x29
 8004948:	d103      	bne.n	8004952 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2221      	movs	r2, #33	; 0x21
 800494e:	631a      	str	r2, [r3, #48]	; 0x30
 8004950:	e008      	b.n	8004964 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004952:	7dfb      	ldrb	r3, [r7, #23]
 8004954:	2b22      	cmp	r3, #34	; 0x22
 8004956:	d002      	beq.n	800495e <I2C_Slave_ISR_DMA+0x16a>
 8004958:	7dfb      	ldrb	r3, [r7, #23]
 800495a:	2b2a      	cmp	r3, #42	; 0x2a
 800495c:	d102      	bne.n	8004964 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2222      	movs	r2, #34	; 0x22
 8004962:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004968:	4619      	mov	r1, r3
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 fbca 	bl	8005104 <I2C_ITError>
      if (treatdmanack == 1U)
 8004970:	e005      	b.n	800497e <I2C_Slave_ISR_DMA+0x18a>
 8004972:	e004      	b.n	800497e <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2210      	movs	r2, #16
 800497a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800497c:	e011      	b.n	80049a2 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800497e:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004980:	e00f      	b.n	80049a2 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	08db      	lsrs	r3, r3, #3
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d009      	beq.n	80049a2 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	08db      	lsrs	r3, r3, #3
 8004992:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800499a:	68b9      	ldr	r1, [r7, #8]
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f85d 	bl	8004a5c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3720      	adds	r7, #32
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af02      	add	r7, sp, #8
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	4608      	mov	r0, r1
 80049be:	4611      	mov	r1, r2
 80049c0:	461a      	mov	r2, r3
 80049c2:	4603      	mov	r3, r0
 80049c4:	817b      	strh	r3, [r7, #10]
 80049c6:	460b      	mov	r3, r1
 80049c8:	813b      	strh	r3, [r7, #8]
 80049ca:	4613      	mov	r3, r2
 80049cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80049ce:	88fb      	ldrh	r3, [r7, #6]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	8979      	ldrh	r1, [r7, #10]
 80049d4:	4b20      	ldr	r3, [pc, #128]	; (8004a58 <I2C_RequestMemoryRead+0xa4>)
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	2300      	movs	r3, #0
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 fe24 	bl	8005628 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049e0:	69fa      	ldr	r2, [r7, #28]
 80049e2:	69b9      	ldr	r1, [r7, #24]
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f000 fd69 	bl	80054bc <I2C_WaitOnTXISFlagUntilTimeout>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d001      	beq.n	80049f4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e02c      	b.n	8004a4e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049f4:	88fb      	ldrh	r3, [r7, #6]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d105      	bne.n	8004a06 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049fa:	893b      	ldrh	r3, [r7, #8]
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	629a      	str	r2, [r3, #40]	; 0x28
 8004a04:	e015      	b.n	8004a32 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a06:	893b      	ldrh	r3, [r7, #8]
 8004a08:	0a1b      	lsrs	r3, r3, #8
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a14:	69fa      	ldr	r2, [r7, #28]
 8004a16:	69b9      	ldr	r1, [r7, #24]
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f000 fd4f 	bl	80054bc <I2C_WaitOnTXISFlagUntilTimeout>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e012      	b.n	8004a4e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a28:	893b      	ldrh	r3, [r7, #8]
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2140      	movs	r1, #64	; 0x40
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fcfd 	bl	800543c <I2C_WaitOnFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	80002000 	.word	0x80002000

08004a5c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004a72:	2b28      	cmp	r3, #40	; 0x28
 8004a74:	d16a      	bne.n	8004b4c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	0c1b      	lsrs	r3, r3, #16
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	0c1b      	lsrs	r3, r3, #16
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004a94:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aa2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004ab0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d138      	bne.n	8004b2c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004aba:	897b      	ldrh	r3, [r7, #10]
 8004abc:	09db      	lsrs	r3, r3, #7
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	89bb      	ldrh	r3, [r7, #12]
 8004ac2:	4053      	eors	r3, r2
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	f003 0306 	and.w	r3, r3, #6
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d11c      	bne.n	8004b08 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004ace:	897b      	ldrh	r3, [r7, #10]
 8004ad0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d13b      	bne.n	8004b5c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2208      	movs	r2, #8
 8004af0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afe:	89ba      	ldrh	r2, [r7, #12]
 8004b00:	7bf9      	ldrb	r1, [r7, #15]
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b06:	e029      	b.n	8004b5c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004b08:	893b      	ldrh	r3, [r7, #8]
 8004b0a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004b0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 fe17 	bl	8005744 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b22:	89ba      	ldrh	r2, [r7, #12]
 8004b24:	7bf9      	ldrb	r1, [r7, #15]
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	4798      	blx	r3
}
 8004b2a:	e017      	b.n	8004b5c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004b2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 fe07 	bl	8005744 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b42:	89ba      	ldrh	r2, [r7, #12]
 8004b44:	7bf9      	ldrb	r1, [r7, #15]
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	4798      	blx	r3
}
 8004b4a:	e007      	b.n	8004b5c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2208      	movs	r2, #8
 8004b52:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b21      	cmp	r3, #33	; 0x21
 8004b7e:	d116      	bne.n	8004bae <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2211      	movs	r2, #17
 8004b8c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004b94:	2101      	movs	r1, #1
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 fdd4 	bl	8005744 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004bac:	e015      	b.n	8004bda <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2212      	movs	r2, #18
 8004bba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004bc2:	2102      	movs	r1, #2
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 fdbd 	bl	8005744 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	4798      	blx	r3
}
 8004bda:	bf00      	nop
 8004bdc:	3708      	adds	r7, #8
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b084      	sub	sp, #16
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	0b9b      	lsrs	r3, r3, #14
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d008      	beq.n	8004c18 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	e00d      	b.n	8004c34 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	0bdb      	lsrs	r3, r3, #15
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d007      	beq.n	8004c34 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c32:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b29      	cmp	r3, #41	; 0x29
 8004c3e:	d113      	bne.n	8004c68 <I2C_ITSlaveSeqCplt+0x86>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2228      	movs	r2, #40	; 0x28
 8004c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2221      	movs	r2, #33	; 0x21
 8004c4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c4e:	2101      	movs	r1, #1
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fd77 	bl	8005744 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c66:	e018      	b.n	8004c9a <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b2a      	cmp	r3, #42	; 0x2a
 8004c72:	d112      	bne.n	8004c9a <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2228      	movs	r2, #40	; 0x28
 8004c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2222      	movs	r2, #34	; 0x22
 8004c80:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c82:	2102      	movs	r1, #2
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 fd5d 	bl	8005744 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	4798      	blx	r3
}
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b21      	cmp	r3, #33	; 0x21
 8004cc4:	d107      	bne.n	8004cd6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 fd3b 	bl	8005744 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2211      	movs	r2, #17
 8004cd2:	631a      	str	r2, [r3, #48]	; 0x30
 8004cd4:	e00c      	b.n	8004cf0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b22      	cmp	r3, #34	; 0x22
 8004ce0:	d106      	bne.n	8004cf0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004ce2:	2102      	movs	r1, #2
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 fd2d 	bl	8005744 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2212      	movs	r2, #18
 8004cee:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6859      	ldr	r1, [r3, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	4b4f      	ldr	r3, [pc, #316]	; (8004e38 <I2C_ITMasterCplt+0x194>)
 8004cfc:	400b      	ands	r3, r1
 8004cfe:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a4c      	ldr	r2, [pc, #304]	; (8004e3c <I2C_ITMasterCplt+0x198>)
 8004d0a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	091b      	lsrs	r3, r3, #4
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d009      	beq.n	8004d2c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2210      	movs	r2, #16
 8004d1e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d24:	f043 0204 	orr.w	r2, r3, #4
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b60      	cmp	r3, #96	; 0x60
 8004d36:	d10b      	bne.n	8004d50 <I2C_ITMasterCplt+0xac>
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d005      	beq.n	8004d50 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fad0 	bl	80052f6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d5a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b60      	cmp	r3, #96	; 0x60
 8004d66:	d002      	beq.n	8004d6e <I2C_ITMasterCplt+0xca>
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d006      	beq.n	8004d7c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d72:	4619      	mov	r1, r3
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f9c5 	bl	8005104 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d7a:	e058      	b.n	8004e2e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b21      	cmp	r3, #33	; 0x21
 8004d86:	d126      	bne.n	8004dd6 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b40      	cmp	r3, #64	; 0x40
 8004da0:	d10c      	bne.n	8004dbc <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	4798      	blx	r3
}
 8004dba:	e038      	b.n	8004e2e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	4798      	blx	r3
}
 8004dd4:	e02b      	b.n	8004e2e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b22      	cmp	r3, #34	; 0x22
 8004de0:	d125      	bne.n	8004e2e <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b40      	cmp	r3, #64	; 0x40
 8004dfa:	d10c      	bne.n	8004e16 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	4798      	blx	r3
}
 8004e14:	e00b      	b.n	8004e2e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	4798      	blx	r3
}
 8004e2e:	bf00      	nop
 8004e30:	3718      	adds	r7, #24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	fe00e800 	.word	0xfe00e800
 8004e3c:	ffff0000 	.word	0xffff0000

08004e40 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e5c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2220      	movs	r2, #32
 8004e64:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e66:	7bfb      	ldrb	r3, [r7, #15]
 8004e68:	2b21      	cmp	r3, #33	; 0x21
 8004e6a:	d002      	beq.n	8004e72 <I2C_ITSlaveCplt+0x32>
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
 8004e6e:	2b29      	cmp	r3, #41	; 0x29
 8004e70:	d108      	bne.n	8004e84 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004e72:	f248 0101 	movw	r1, #32769	; 0x8001
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fc64 	bl	8005744 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2221      	movs	r2, #33	; 0x21
 8004e80:	631a      	str	r2, [r3, #48]	; 0x30
 8004e82:	e00d      	b.n	8004ea0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e84:	7bfb      	ldrb	r3, [r7, #15]
 8004e86:	2b22      	cmp	r3, #34	; 0x22
 8004e88:	d002      	beq.n	8004e90 <I2C_ITSlaveCplt+0x50>
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
 8004e8c:	2b2a      	cmp	r3, #42	; 0x2a
 8004e8e:	d107      	bne.n	8004ea0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004e90:	f248 0102 	movw	r1, #32770	; 0x8002
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 fc55 	bl	8005744 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2222      	movs	r2, #34	; 0x22
 8004e9e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004eae:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	6859      	ldr	r1, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	4b65      	ldr	r3, [pc, #404]	; (8005050 <I2C_ITSlaveCplt+0x210>)
 8004ebc:	400b      	ands	r3, r1
 8004ebe:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 fa18 	bl	80052f6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	0b9b      	lsrs	r3, r3, #14
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d013      	beq.n	8004efa <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ee0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d020      	beq.n	8004f2c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	b29a      	uxth	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ef8:	e018      	b.n	8004f2c <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	0bdb      	lsrs	r3, r3, #15
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d012      	beq.n	8004f2c <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f14:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d006      	beq.n	8004f2c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	089b      	lsrs	r3, r3, #2
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d020      	beq.n	8004f7a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f023 0304 	bic.w	r3, r3, #4
 8004f3e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	b2d2      	uxtb	r2, r2
 8004f4c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f52:	1c5a      	adds	r2, r3, #1
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00c      	beq.n	8004f7a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f88:	f043 0204 	orr.w	r2, r3, #4
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d010      	beq.n	8004fc8 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004faa:	4619      	mov	r1, r3
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f8a9 	bl	8005104 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b28      	cmp	r3, #40	; 0x28
 8004fbc:	d144      	bne.n	8005048 <I2C_ITSlaveCplt+0x208>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004fbe:	6979      	ldr	r1, [r7, #20]
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f849 	bl	8005058 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004fc6:	e03f      	b.n	8005048 <I2C_ITSlaveCplt+0x208>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fcc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004fd0:	d015      	beq.n	8004ffe <I2C_ITSlaveCplt+0x1be>
    I2C_ITSlaveSeqCplt(hi2c);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7ff fe05 	bl	8004be2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a1e      	ldr	r2, [pc, #120]	; (8005054 <I2C_ITSlaveCplt+0x214>)
 8004fdc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	4798      	blx	r3
}
 8004ffc:	e024      	b.n	8005048 <I2C_ITSlaveCplt+0x208>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b22      	cmp	r3, #34	; 0x22
 8005008:	d10f      	bne.n	800502a <I2C_ITSlaveCplt+0x1ea>
    hi2c->State = HAL_I2C_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	4798      	blx	r3
}
 8005028:	e00e      	b.n	8005048 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2220      	movs	r2, #32
 800502e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	4798      	blx	r3
}
 8005048:	bf00      	nop
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	fe00e800 	.word	0xfe00e800
 8005054:	ffff0000 	.word	0xffff0000

08005058 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a26      	ldr	r2, [pc, #152]	; (8005100 <I2C_ITListenCplt+0xa8>)
 8005066:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2220      	movs	r2, #32
 8005072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	089b      	lsrs	r3, r3, #2
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	2b00      	cmp	r3, #0
 800508e:	d022      	beq.n	80050d6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509a:	b2d2      	uxtb	r2, r2
 800509c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d012      	beq.n	80050d6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b4:	3b01      	subs	r3, #1
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ce:	f043 0204 	orr.w	r2, r3, #4
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80050d6:	f248 0103 	movw	r1, #32771	; 0x8003
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fb32 	bl	8005744 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2210      	movs	r2, #16
 80050e6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	ffff0000 	.word	0xffff0000

08005104 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005114:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a5d      	ldr	r2, [pc, #372]	; (8005298 <I2C_ITError+0x194>)
 8005122:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b28      	cmp	r3, #40	; 0x28
 800513a:	d005      	beq.n	8005148 <I2C_ITError+0x44>
 800513c:	7bfb      	ldrb	r3, [r7, #15]
 800513e:	2b29      	cmp	r3, #41	; 0x29
 8005140:	d002      	beq.n	8005148 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005142:	7bfb      	ldrb	r3, [r7, #15]
 8005144:	2b2a      	cmp	r3, #42	; 0x2a
 8005146:	d10b      	bne.n	8005160 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005148:	2103      	movs	r1, #3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fafa 	bl	8005744 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2228      	movs	r2, #40	; 0x28
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a50      	ldr	r2, [pc, #320]	; (800529c <I2C_ITError+0x198>)
 800515c:	635a      	str	r2, [r3, #52]	; 0x34
 800515e:	e011      	b.n	8005184 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005160:	f248 0103 	movw	r1, #32771	; 0x8003
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 faed 	bl	8005744 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b60      	cmp	r3, #96	; 0x60
 8005174:	d003      	beq.n	800517e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2220      	movs	r2, #32
 800517a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005188:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518e:	2b00      	cmp	r3, #0
 8005190:	d039      	beq.n	8005206 <I2C_ITError+0x102>
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	2b11      	cmp	r3, #17
 8005196:	d002      	beq.n	800519e <I2C_ITError+0x9a>
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b21      	cmp	r3, #33	; 0x21
 800519c:	d133      	bne.n	8005206 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051ac:	d107      	bne.n	80051be <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80051bc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fd fb17 	bl	80027f6 <HAL_DMA_GetState>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d017      	beq.n	80051fe <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d2:	4a33      	ldr	r2, [pc, #204]	; (80052a0 <I2C_ITError+0x19c>)
 80051d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fd fa26 	bl	8002634 <HAL_DMA_Abort_IT>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d04d      	beq.n	800528a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051f8:	4610      	mov	r0, r2
 80051fa:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80051fc:	e045      	b.n	800528a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f850 	bl	80052a4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005204:	e041      	b.n	800528a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520a:	2b00      	cmp	r3, #0
 800520c:	d039      	beq.n	8005282 <I2C_ITError+0x17e>
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	2b12      	cmp	r3, #18
 8005212:	d002      	beq.n	800521a <I2C_ITError+0x116>
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	2b22      	cmp	r3, #34	; 0x22
 8005218:	d133      	bne.n	8005282 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005228:	d107      	bne.n	800523a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005238:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523e:	4618      	mov	r0, r3
 8005240:	f7fd fad9 	bl	80027f6 <HAL_DMA_GetState>
 8005244:	4603      	mov	r3, r0
 8005246:	2b01      	cmp	r3, #1
 8005248:	d017      	beq.n	800527a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524e:	4a14      	ldr	r2, [pc, #80]	; (80052a0 <I2C_ITError+0x19c>)
 8005250:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525e:	4618      	mov	r0, r3
 8005260:	f7fd f9e8 	bl	8002634 <HAL_DMA_Abort_IT>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d011      	beq.n	800528e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005274:	4610      	mov	r0, r2
 8005276:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005278:	e009      	b.n	800528e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f812 	bl	80052a4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005280:	e005      	b.n	800528e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f80e 	bl	80052a4 <I2C_TreatErrorCallback>
  }
}
 8005288:	e002      	b.n	8005290 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800528a:	bf00      	nop
 800528c:	e000      	b.n	8005290 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800528e:	bf00      	nop
}
 8005290:	bf00      	nop
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	ffff0000 	.word	0xffff0000
 800529c:	08004409 	.word	0x08004409
 80052a0:	08005401 	.word	0x08005401

080052a4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b60      	cmp	r3, #96	; 0x60
 80052b6:	d10f      	bne.n	80052d8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80052d6:	e00a      	b.n	80052ee <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	4798      	blx	r3
}
 80052ee:	bf00      	nop
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b02      	cmp	r3, #2
 800530a:	d103      	bne.n	8005314 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2200      	movs	r2, #0
 8005312:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b01      	cmp	r3, #1
 8005320:	d007      	beq.n	8005332 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	699a      	ldr	r2, [r3, #24]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f042 0201 	orr.w	r2, r2, #1
 8005330:	619a      	str	r2, [r3, #24]
  }
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	bc80      	pop	{r7}
 800533a:	4770      	bx	lr

0800533c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005348:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005358:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800535e:	b29b      	uxth	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	d104      	bne.n	800536e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005364:	2120      	movs	r1, #32
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 f98a 	bl	8005680 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800536c:	e02d      	b.n	80053ca <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005376:	441a      	add	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005380:	b29b      	uxth	r3, r3
 8005382:	2bff      	cmp	r3, #255	; 0xff
 8005384:	d903      	bls.n	800538e <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	22ff      	movs	r2, #255	; 0xff
 800538a:	851a      	strh	r2, [r3, #40]	; 0x28
 800538c:	e004      	b.n	8005398 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005392:	b29a      	uxth	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3324      	adds	r3, #36	; 0x24
 80053a2:	4619      	mov	r1, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80053ae:	f7fd f8aa 	bl	8002506 <HAL_DMA_Start_IT>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d004      	beq.n	80053c2 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80053b8:	2110      	movs	r1, #16
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7ff fea2 	bl	8005104 <I2C_ITError>
}
 80053c0:	e003      	b.n	80053ca <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80053c2:	2140      	movs	r1, #64	; 0x40
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f000 f95b 	bl	8005680 <I2C_Enable_IRQ>
}
 80053ca:	bf00      	nop
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80053d2:	b580      	push	{r7, lr}
 80053d4:	b084      	sub	sp, #16
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053de:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ee:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80053f0:	2110      	movs	r1, #16
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f7ff fe86 	bl	8005104 <I2C_ITError>
}
 80053f8:	bf00      	nop
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541a:	2200      	movs	r2, #0
 800541c:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542a:	2200      	movs	r2, #0
 800542c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f7ff ff38 	bl	80052a4 <I2C_TreatErrorCallback>
}
 8005434:	bf00      	nop
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	603b      	str	r3, [r7, #0]
 8005448:	4613      	mov	r3, r2
 800544a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800544c:	e022      	b.n	8005494 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005454:	d01e      	beq.n	8005494 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005456:	f000 fae3 	bl	8005a20 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d302      	bcc.n	800546c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d113      	bne.n	8005494 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005470:	f043 0220 	orr.w	r2, r3, #32
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2220      	movs	r2, #32
 800547c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e00f      	b.n	80054b4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699a      	ldr	r2, [r3, #24]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	4013      	ands	r3, r2
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	bf0c      	ite	eq
 80054a4:	2301      	moveq	r3, #1
 80054a6:	2300      	movne	r3, #0
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	461a      	mov	r2, r3
 80054ac:	79fb      	ldrb	r3, [r7, #7]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d0cd      	beq.n	800544e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80054c8:	e02c      	b.n	8005524 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	68b9      	ldr	r1, [r7, #8]
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f000 f834 	bl	800553c <I2C_IsAcknowledgeFailed>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e02a      	b.n	8005534 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e4:	d01e      	beq.n	8005524 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e6:	f000 fa9b 	bl	8005a20 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d302      	bcc.n	80054fc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d113      	bne.n	8005524 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005500:	f043 0220 	orr.w	r2, r3, #32
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2220      	movs	r2, #32
 800550c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e007      	b.n	8005534 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b02      	cmp	r3, #2
 8005530:	d1cb      	bne.n	80054ca <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	f003 0310 	and.w	r3, r3, #16
 8005552:	2b10      	cmp	r3, #16
 8005554:	d161      	bne.n	800561a <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005560:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005564:	d02b      	beq.n	80055be <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005574:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005576:	e022      	b.n	80055be <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557e:	d01e      	beq.n	80055be <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005580:	f000 fa4e 	bl	8005a20 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	429a      	cmp	r2, r3
 800558e:	d302      	bcc.n	8005596 <I2C_IsAcknowledgeFailed+0x5a>
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d113      	bne.n	80055be <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559a:	f043 0220 	orr.w	r2, r3, #32
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e02e      	b.n	800561c <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b20      	cmp	r3, #32
 80055ca:	d1d5      	bne.n	8005578 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2210      	movs	r2, #16
 80055d2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2220      	movs	r2, #32
 80055da:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f7ff fe8a 	bl	80052f6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6859      	ldr	r1, [r3, #4]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	4b0d      	ldr	r3, [pc, #52]	; (8005624 <I2C_IsAcknowledgeFailed+0xe8>)
 80055ee:	400b      	ands	r3, r1
 80055f0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f6:	f043 0204 	orr.w	r2, r3, #4
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e000      	b.n	800561c <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	fe00e800 	.word	0xfe00e800

08005628 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	460b      	mov	r3, r1
 8005634:	817b      	strh	r3, [r7, #10]
 8005636:	4613      	mov	r3, r2
 8005638:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685a      	ldr	r2, [r3, #4]
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	0d5b      	lsrs	r3, r3, #21
 8005644:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005648:	4b0c      	ldr	r3, [pc, #48]	; (800567c <I2C_TransferConfig+0x54>)
 800564a:	430b      	orrs	r3, r1
 800564c:	43db      	mvns	r3, r3
 800564e:	ea02 0103 	and.w	r1, r2, r3
 8005652:	897b      	ldrh	r3, [r7, #10]
 8005654:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005658:	7a7b      	ldrb	r3, [r7, #9]
 800565a:	041b      	lsls	r3, r3, #16
 800565c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	431a      	orrs	r2, r3
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	431a      	orrs	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8005672:	bf00      	nop
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr
 800567c:	03ff63ff 	.word	0x03ff63ff

08005680 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005694:	4a29      	ldr	r2, [pc, #164]	; (800573c <I2C_Enable_IRQ+0xbc>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d004      	beq.n	80056a4 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800569e:	4a28      	ldr	r2, [pc, #160]	; (8005740 <I2C_Enable_IRQ+0xc0>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d11d      	bne.n	80056e0 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80056a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	da03      	bge.n	80056b4 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80056b2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80056b4:	887b      	ldrh	r3, [r7, #2]
 80056b6:	2b10      	cmp	r3, #16
 80056b8:	d103      	bne.n	80056c2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80056c0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80056c2:	887b      	ldrh	r3, [r7, #2]
 80056c4:	2b20      	cmp	r3, #32
 80056c6:	d103      	bne.n	80056d0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80056ce:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80056d0:	887b      	ldrh	r3, [r7, #2]
 80056d2:	2b40      	cmp	r3, #64	; 0x40
 80056d4:	d125      	bne.n	8005722 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056dc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80056de:	e020      	b.n	8005722 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80056e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	da03      	bge.n	80056f0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80056ee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80056f0:	887b      	ldrh	r3, [r7, #2]
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8005700:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005702:	887b      	ldrh	r3, [r7, #2]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8005712:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005714:	887b      	ldrh	r3, [r7, #2]
 8005716:	2b20      	cmp	r3, #32
 8005718:	d103      	bne.n	8005722 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f043 0320 	orr.w	r3, r3, #32
 8005720:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6819      	ldr	r1, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	430a      	orrs	r2, r1
 8005730:	601a      	str	r2, [r3, #0]
}
 8005732:	bf00      	nop
 8005734:	3714      	adds	r7, #20
 8005736:	46bd      	mov	sp, r7
 8005738:	bc80      	pop	{r7}
 800573a:	4770      	bx	lr
 800573c:	0800460f 	.word	0x0800460f
 8005740:	080047f5 	.word	0x080047f5

08005744 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	460b      	mov	r3, r1
 800574e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005754:	887b      	ldrh	r3, [r7, #2]
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00f      	beq.n	800577e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005764:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800576c:	b2db      	uxtb	r3, r3
 800576e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005772:	2b28      	cmp	r3, #40	; 0x28
 8005774:	d003      	beq.n	800577e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800577c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800577e:	887b      	ldrh	r3, [r7, #2]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00f      	beq.n	80057a8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800578e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005796:	b2db      	uxtb	r3, r3
 8005798:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800579c:	2b28      	cmp	r3, #40	; 0x28
 800579e:	d003      	beq.n	80057a8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80057a6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80057a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	da03      	bge.n	80057b8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80057b6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80057b8:	887b      	ldrh	r3, [r7, #2]
 80057ba:	2b10      	cmp	r3, #16
 80057bc:	d103      	bne.n	80057c6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80057c4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80057c6:	887b      	ldrh	r3, [r7, #2]
 80057c8:	2b20      	cmp	r3, #32
 80057ca:	d103      	bne.n	80057d4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f043 0320 	orr.w	r3, r3, #32
 80057d2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80057d4:	887b      	ldrh	r3, [r7, #2]
 80057d6:	2b40      	cmp	r3, #64	; 0x40
 80057d8:	d103      	bne.n	80057e2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057e0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6819      	ldr	r1, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	43da      	mvns	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	400a      	ands	r2, r1
 80057f2:	601a      	str	r2, [r3, #0]
}
 80057f4:	bf00      	nop
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bc80      	pop	{r7}
 80057fc:	4770      	bx	lr

080057fe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
 8005806:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b20      	cmp	r3, #32
 8005812:	d138      	bne.n	8005886 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800581a:	2b01      	cmp	r3, #1
 800581c:	d101      	bne.n	8005822 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800581e:	2302      	movs	r3, #2
 8005820:	e032      	b.n	8005888 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2224      	movs	r2, #36	; 0x24
 800582e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0201 	bic.w	r2, r2, #1
 8005840:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005850:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6819      	ldr	r1, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	430a      	orrs	r2, r1
 8005860:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f042 0201 	orr.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2220      	movs	r2, #32
 8005876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	e000      	b.n	8005888 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005886:	2302      	movs	r3, #2
  }
}
 8005888:	4618      	mov	r0, r3
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	bc80      	pop	{r7}
 8005890:	4770      	bx	lr

08005892 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005892:	b480      	push	{r7}
 8005894:	b085      	sub	sp, #20
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
 800589a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d139      	bne.n	800591c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d101      	bne.n	80058b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e033      	b.n	800591e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2224      	movs	r2, #36	; 0x24
 80058c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0201 	bic.w	r2, r2, #1
 80058d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80058e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	021b      	lsls	r3, r3, #8
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2220      	movs	r2, #32
 800590c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	e000      	b.n	800591e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800591c:	2302      	movs	r3, #2
  }
}
 800591e:	4618      	mov	r0, r3
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	bc80      	pop	{r7}
 8005926:	4770      	bx	lr

08005928 <HAL_GPIO_EXTI_Callback>:
#include "stm32f3xx_hal.h"
#include "avProj_Config.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	4603      	mov	r3, r0
 8005930:	80fb      	strh	r3, [r7, #6]
	/* Check if interrupt is triggered by PC13 */
	if(GPIO_Pin == BUTTON_Pin)
 8005932:	88fb      	ldrh	r3, [r7, #6]
 8005934:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005938:	d10e      	bne.n	8005958 <HAL_GPIO_EXTI_Callback+0x30>
	{
		/* Check Pin state */
        if(GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 800593a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800593e:	4808      	ldr	r0, [pc, #32]	; (8005960 <HAL_GPIO_EXTI_Callback+0x38>)
 8005940:	f7fc fd54 	bl	80023ec <HAL_GPIO_ReadPin>
 8005944:	4603      	mov	r3, r0
 8005946:	2b01      	cmp	r3, #1
 8005948:	d103      	bne.n	8005952 <HAL_GPIO_EXTI_Callback+0x2a>
        {
            Rte_Write_PC13_Pin_State(1u);
 800594a:	2001      	movs	r0, #1
 800594c:	f004 f8ea 	bl	8009b24 <Rte_Write_PC13_Pin_State>
        else
        {
        	Rte_Write_PC13_Pin_State(0u);
        }
	}
}
 8005950:	e002      	b.n	8005958 <HAL_GPIO_EXTI_Callback+0x30>
        	Rte_Write_PC13_Pin_State(0u);
 8005952:	2000      	movs	r0, #0
 8005954:	f004 f8e6 	bl	8009b24 <Rte_Write_PC13_Pin_State>
}
 8005958:	bf00      	nop
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	48000800 	.word	0x48000800

08005964 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005964:	b480      	push	{r7}
 8005966:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005968:	bf00      	nop
 800596a:	46bd      	mov	sp, r7
 800596c:	bc80      	pop	{r7}
 800596e:	4770      	bx	lr

08005970 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005974:	4b08      	ldr	r3, [pc, #32]	; (8005998 <HAL_Init+0x28>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a07      	ldr	r2, [pc, #28]	; (8005998 <HAL_Init+0x28>)
 800597a:	f043 0310 	orr.w	r3, r3, #16
 800597e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005980:	2003      	movs	r0, #3
 8005982:	f000 f923 	bl	8005bcc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005986:	200f      	movs	r0, #15
 8005988:	f000 f808 	bl	800599c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800598c:	f000 f960 	bl	8005c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	40022000 	.word	0x40022000

0800599c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80059a4:	4b12      	ldr	r3, [pc, #72]	; (80059f0 <HAL_InitTick+0x54>)
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	4b12      	ldr	r3, [pc, #72]	; (80059f4 <HAL_InitTick+0x58>)
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	4619      	mov	r1, r3
 80059ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80059b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 f93b 	bl	8005c36 <HAL_SYSTICK_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e00e      	b.n	80059e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b0f      	cmp	r3, #15
 80059ce:	d80a      	bhi.n	80059e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059d0:	2200      	movs	r2, #0
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	f04f 30ff 	mov.w	r0, #4294967295
 80059d8:	f000 f903 	bl	8005be2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059dc:	4a06      	ldr	r2, [pc, #24]	; (80059f8 <HAL_InitTick+0x5c>)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
 80059e4:	e000      	b.n	80059e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3708      	adds	r7, #8
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	20000000 	.word	0x20000000
 80059f4:	20000008 	.word	0x20000008
 80059f8:	20000004 	.word	0x20000004

080059fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059fc:	b480      	push	{r7}
 80059fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a00:	4b05      	ldr	r3, [pc, #20]	; (8005a18 <HAL_IncTick+0x1c>)
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	461a      	mov	r2, r3
 8005a06:	4b05      	ldr	r3, [pc, #20]	; (8005a1c <HAL_IncTick+0x20>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	4a03      	ldr	r2, [pc, #12]	; (8005a1c <HAL_IncTick+0x20>)
 8005a0e:	6013      	str	r3, [r2, #0]
}
 8005a10:	bf00      	nop
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bc80      	pop	{r7}
 8005a16:	4770      	bx	lr
 8005a18:	20000008 	.word	0x20000008
 8005a1c:	20000138 	.word	0x20000138

08005a20 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  return uwTick;  
 8005a24:	4b02      	ldr	r3, [pc, #8]	; (8005a30 <HAL_GetTick+0x10>)
 8005a26:	681b      	ldr	r3, [r3, #0]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bc80      	pop	{r7}
 8005a2e:	4770      	bx	lr
 8005a30:	20000138 	.word	0x20000138

08005a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f003 0307 	and.w	r3, r3, #7
 8005a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a44:	4b0c      	ldr	r3, [pc, #48]	; (8005a78 <__NVIC_SetPriorityGrouping+0x44>)
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a50:	4013      	ands	r3, r2
 8005a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a66:	4a04      	ldr	r2, [pc, #16]	; (8005a78 <__NVIC_SetPriorityGrouping+0x44>)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	60d3      	str	r3, [r2, #12]
}
 8005a6c:	bf00      	nop
 8005a6e:	3714      	adds	r7, #20
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bc80      	pop	{r7}
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	e000ed00 	.word	0xe000ed00

08005a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a80:	4b04      	ldr	r3, [pc, #16]	; (8005a94 <__NVIC_GetPriorityGrouping+0x18>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	0a1b      	lsrs	r3, r3, #8
 8005a86:	f003 0307 	and.w	r3, r3, #7
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bc80      	pop	{r7}
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	e000ed00 	.word	0xe000ed00

08005a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	db0b      	blt.n	8005ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	f003 021f 	and.w	r2, r3, #31
 8005ab0:	4906      	ldr	r1, [pc, #24]	; (8005acc <__NVIC_EnableIRQ+0x34>)
 8005ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	2001      	movs	r0, #1
 8005aba:	fa00 f202 	lsl.w	r2, r0, r2
 8005abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bc80      	pop	{r7}
 8005aca:	4770      	bx	lr
 8005acc:	e000e100 	.word	0xe000e100

08005ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	6039      	str	r1, [r7, #0]
 8005ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	db0a      	blt.n	8005afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	490c      	ldr	r1, [pc, #48]	; (8005b1c <__NVIC_SetPriority+0x4c>)
 8005aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aee:	0112      	lsls	r2, r2, #4
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	440b      	add	r3, r1
 8005af4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005af8:	e00a      	b.n	8005b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	4908      	ldr	r1, [pc, #32]	; (8005b20 <__NVIC_SetPriority+0x50>)
 8005b00:	79fb      	ldrb	r3, [r7, #7]
 8005b02:	f003 030f 	and.w	r3, r3, #15
 8005b06:	3b04      	subs	r3, #4
 8005b08:	0112      	lsls	r2, r2, #4
 8005b0a:	b2d2      	uxtb	r2, r2
 8005b0c:	440b      	add	r3, r1
 8005b0e:	761a      	strb	r2, [r3, #24]
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	e000e100 	.word	0xe000e100
 8005b20:	e000ed00 	.word	0xe000ed00

08005b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b089      	sub	sp, #36	; 0x24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	f1c3 0307 	rsb	r3, r3, #7
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	bf28      	it	cs
 8005b42:	2304      	movcs	r3, #4
 8005b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	3304      	adds	r3, #4
 8005b4a:	2b06      	cmp	r3, #6
 8005b4c:	d902      	bls.n	8005b54 <NVIC_EncodePriority+0x30>
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	3b03      	subs	r3, #3
 8005b52:	e000      	b.n	8005b56 <NVIC_EncodePriority+0x32>
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b58:	f04f 32ff 	mov.w	r2, #4294967295
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43da      	mvns	r2, r3
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	401a      	ands	r2, r3
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	fa01 f303 	lsl.w	r3, r1, r3
 8005b76:	43d9      	mvns	r1, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b7c:	4313      	orrs	r3, r2
         );
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3724      	adds	r7, #36	; 0x24
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bc80      	pop	{r7}
 8005b86:	4770      	bx	lr

08005b88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	3b01      	subs	r3, #1
 8005b94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b98:	d301      	bcc.n	8005b9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e00f      	b.n	8005bbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b9e:	4a0a      	ldr	r2, [pc, #40]	; (8005bc8 <SysTick_Config+0x40>)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ba6:	210f      	movs	r1, #15
 8005ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bac:	f7ff ff90 	bl	8005ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005bb0:	4b05      	ldr	r3, [pc, #20]	; (8005bc8 <SysTick_Config+0x40>)
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bb6:	4b04      	ldr	r3, [pc, #16]	; (8005bc8 <SysTick_Config+0x40>)
 8005bb8:	2207      	movs	r2, #7
 8005bba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	e000e010 	.word	0xe000e010

08005bcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f7ff ff2d 	bl	8005a34 <__NVIC_SetPriorityGrouping>
}
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b086      	sub	sp, #24
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	4603      	mov	r3, r0
 8005bea:	60b9      	str	r1, [r7, #8]
 8005bec:	607a      	str	r2, [r7, #4]
 8005bee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bf4:	f7ff ff42 	bl	8005a7c <__NVIC_GetPriorityGrouping>
 8005bf8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	68b9      	ldr	r1, [r7, #8]
 8005bfe:	6978      	ldr	r0, [r7, #20]
 8005c00:	f7ff ff90 	bl	8005b24 <NVIC_EncodePriority>
 8005c04:	4602      	mov	r2, r0
 8005c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c0a:	4611      	mov	r1, r2
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7ff ff5f 	bl	8005ad0 <__NVIC_SetPriority>
}
 8005c12:	bf00      	nop
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b082      	sub	sp, #8
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	4603      	mov	r3, r0
 8005c22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7ff ff35 	bl	8005a98 <__NVIC_EnableIRQ>
}
 8005c2e:	bf00      	nop
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b082      	sub	sp, #8
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7ff ffa2 	bl	8005b88 <SysTick_Config>
 8005c44:	4603      	mov	r3, r0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
	...

08005c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c56:	4b0e      	ldr	r3, [pc, #56]	; (8005c90 <HAL_MspInit+0x40>)
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	4a0d      	ldr	r2, [pc, #52]	; (8005c90 <HAL_MspInit+0x40>)
 8005c5c:	f043 0301 	orr.w	r3, r3, #1
 8005c60:	6193      	str	r3, [r2, #24]
 8005c62:	4b0b      	ldr	r3, [pc, #44]	; (8005c90 <HAL_MspInit+0x40>)
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	607b      	str	r3, [r7, #4]
 8005c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c6e:	4b08      	ldr	r3, [pc, #32]	; (8005c90 <HAL_MspInit+0x40>)
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	4a07      	ldr	r2, [pc, #28]	; (8005c90 <HAL_MspInit+0x40>)
 8005c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c78:	61d3      	str	r3, [r2, #28]
 8005c7a:	4b05      	ldr	r3, [pc, #20]	; (8005c90 <HAL_MspInit+0x40>)
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c82:	603b      	str	r3, [r7, #0]
 8005c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c86:	bf00      	nop
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bc80      	pop	{r7}
 8005c8e:	4770      	bx	lr
 8005c90:	40021000 	.word	0x40021000

08005c94 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b08a      	sub	sp, #40	; 0x28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c9c:	f107 0314 	add.w	r3, r7, #20
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]
 8005ca4:	605a      	str	r2, [r3, #4]
 8005ca6:	609a      	str	r2, [r3, #8]
 8005ca8:	60da      	str	r2, [r3, #12]
 8005caa:	611a      	str	r2, [r3, #16]
	  if(hadc->Instance==ADC1)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005cb4:	d14c      	bne.n	8005d50 <HAL_ADC_MspInit+0xbc>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */

	  /* USER CODE END ADC1_MspInit 0 */
	    /* Peripheral clock enable */
	    __HAL_RCC_ADC12_CLK_ENABLE();
 8005cb6:	4b28      	ldr	r3, [pc, #160]	; (8005d58 <HAL_ADC_MspInit+0xc4>)
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	4a27      	ldr	r2, [pc, #156]	; (8005d58 <HAL_ADC_MspInit+0xc4>)
 8005cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cc0:	6153      	str	r3, [r2, #20]
 8005cc2:	4b25      	ldr	r3, [pc, #148]	; (8005d58 <HAL_ADC_MspInit+0xc4>)
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cca:	613b      	str	r3, [r7, #16]
 8005ccc:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cce:	4b22      	ldr	r3, [pc, #136]	; (8005d58 <HAL_ADC_MspInit+0xc4>)
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	4a21      	ldr	r2, [pc, #132]	; (8005d58 <HAL_ADC_MspInit+0xc4>)
 8005cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cd8:	6153      	str	r3, [r2, #20]
 8005cda:	4b1f      	ldr	r3, [pc, #124]	; (8005d58 <HAL_ADC_MspInit+0xc4>)
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce2:	60fb      	str	r3, [r7, #12]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
	    /**ADC1 GPIO Configuration
	    PA0     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005cea:	2303      	movs	r3, #3
 8005cec:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cf2:	f107 0314 	add.w	r3, r7, #20
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005cfc:	f7fc f9ec 	bl	80020d8 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA1_Channel1;
 8005d00:	4b16      	ldr	r3, [pc, #88]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d02:	4a17      	ldr	r2, [pc, #92]	; (8005d60 <HAL_ADC_MspInit+0xcc>)
 8005d04:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d06:	4b15      	ldr	r3, [pc, #84]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d0c:	4b13      	ldr	r3, [pc, #76]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005d12:	4b12      	ldr	r3, [pc, #72]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d14:	2280      	movs	r2, #128	; 0x80
 8005d16:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005d18:	4b10      	ldr	r3, [pc, #64]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d1e:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005d20:	4b0e      	ldr	r3, [pc, #56]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d26:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.Mode = DMA_NORMAL;
 8005d28:	4b0c      	ldr	r3, [pc, #48]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005d2e:	4b0b      	ldr	r3, [pc, #44]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	61da      	str	r2, [r3, #28]
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005d34:	4809      	ldr	r0, [pc, #36]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d36:	f7fc fb9f 	bl	8002478 <HAL_DMA_Init>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <HAL_ADC_MspInit+0xb0>
	    {
	    	Msp_Error_Handler();
 8005d40:	f000 f9a6 	bl	8006090 <Msp_Error_Handler>
	    }

	    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a05      	ldr	r2, [pc, #20]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d48:	639a      	str	r2, [r3, #56]	; 0x38
 8005d4a:	4a04      	ldr	r2, [pc, #16]	; (8005d5c <HAL_ADC_MspInit+0xc8>)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6253      	str	r3, [r2, #36]	; 0x24

	  /* USER CODE BEGIN ADC1_MspInit 1 */

	  /* USER CODE END ADC1_MspInit 1 */
	  }
}
 8005d50:	bf00      	nop
 8005d52:	3728      	adds	r7, #40	; 0x28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40021000 	.word	0x40021000
 8005d5c:	20000194 	.word	0x20000194
 8005d60:	40020008 	.word	0x40020008

08005d64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b08a      	sub	sp, #40	; 0x28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d6c:	f107 0314 	add.w	r3, r7, #20
 8005d70:	2200      	movs	r2, #0
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	605a      	str	r2, [r3, #4]
 8005d76:	609a      	str	r2, [r3, #8]
 8005d78:	60da      	str	r2, [r3, #12]
 8005d7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a41      	ldr	r2, [pc, #260]	; (8005e88 <HAL_I2C_MspInit+0x124>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d17c      	bne.n	8005e80 <HAL_I2C_MspInit+0x11c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d86:	4b41      	ldr	r3, [pc, #260]	; (8005e8c <HAL_I2C_MspInit+0x128>)
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	4a40      	ldr	r2, [pc, #256]	; (8005e8c <HAL_I2C_MspInit+0x128>)
 8005d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d90:	6153      	str	r3, [r2, #20]
 8005d92:	4b3e      	ldr	r3, [pc, #248]	; (8005e8c <HAL_I2C_MspInit+0x128>)
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d9a:	613b      	str	r3, [r7, #16]
 8005d9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005d9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005da4:	2312      	movs	r3, #18
 8005da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005da8:	2300      	movs	r3, #0
 8005daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005dac:	2303      	movs	r3, #3
 8005dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005db0:	2304      	movs	r3, #4
 8005db2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005db4:	f107 0314 	add.w	r3, r7, #20
 8005db8:	4619      	mov	r1, r3
 8005dba:	4835      	ldr	r0, [pc, #212]	; (8005e90 <HAL_I2C_MspInit+0x12c>)
 8005dbc:	f7fc f98c 	bl	80020d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005dc0:	4b32      	ldr	r3, [pc, #200]	; (8005e8c <HAL_I2C_MspInit+0x128>)
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	4a31      	ldr	r2, [pc, #196]	; (8005e8c <HAL_I2C_MspInit+0x128>)
 8005dc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005dca:	61d3      	str	r3, [r2, #28]
 8005dcc:	4b2f      	ldr	r3, [pc, #188]	; (8005e8c <HAL_I2C_MspInit+0x128>)
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005dd4:	60fb      	str	r3, [r7, #12]
 8005dd6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8005dd8:	4b2e      	ldr	r3, [pc, #184]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005dda:	4a2f      	ldr	r2, [pc, #188]	; (8005e98 <HAL_I2C_MspInit+0x134>)
 8005ddc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005dde:	4b2d      	ldr	r3, [pc, #180]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005de4:	4b2b      	ldr	r3, [pc, #172]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005dea:	4b2a      	ldr	r3, [pc, #168]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005dec:	2280      	movs	r2, #128	; 0x80
 8005dee:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005df0:	4b28      	ldr	r3, [pc, #160]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005df6:	4b27      	ldr	r3, [pc, #156]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8005dfc:	4b25      	ldr	r3, [pc, #148]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005dfe:	2200      	movs	r2, #0
 8005e00:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005e02:	4b24      	ldr	r3, [pc, #144]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8005e08:	4822      	ldr	r0, [pc, #136]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005e0a:	f7fc fb35 	bl	8002478 <HAL_DMA_Init>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d001      	beq.n	8005e18 <HAL_I2C_MspInit+0xb4>
    {
    	Msp_Error_Handler();
 8005e14:	f000 f93c 	bl	8006090 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a1e      	ldr	r2, [pc, #120]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005e1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8005e1e:	4a1d      	ldr	r2, [pc, #116]	; (8005e94 <HAL_I2C_MspInit+0x130>)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8005e24:	4b1d      	ldr	r3, [pc, #116]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e26:	4a1e      	ldr	r2, [pc, #120]	; (8005ea0 <HAL_I2C_MspInit+0x13c>)
 8005e28:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e2a:	4b1c      	ldr	r3, [pc, #112]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e2c:	2210      	movs	r2, #16
 8005e2e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e30:	4b1a      	ldr	r3, [pc, #104]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e36:	4b19      	ldr	r3, [pc, #100]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e38:	2280      	movs	r2, #128	; 0x80
 8005e3a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e3c:	4b17      	ldr	r3, [pc, #92]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e42:	4b16      	ldr	r3, [pc, #88]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005e48:	4b14      	ldr	r3, [pc, #80]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005e4e:	4b13      	ldr	r3, [pc, #76]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005e54:	4811      	ldr	r0, [pc, #68]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e56:	f7fc fb0f 	bl	8002478 <HAL_DMA_Init>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d001      	beq.n	8005e64 <HAL_I2C_MspInit+0x100>
    {
    	Msp_Error_Handler();
 8005e60:	f000 f916 	bl	8006090 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a0d      	ldr	r2, [pc, #52]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e68:	639a      	str	r2, [r3, #56]	; 0x38
 8005e6a:	4a0c      	ldr	r2, [pc, #48]	; (8005e9c <HAL_I2C_MspInit+0x138>)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005e70:	2200      	movs	r2, #0
 8005e72:	2100      	movs	r1, #0
 8005e74:	201f      	movs	r0, #31
 8005e76:	f7ff feb4 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005e7a:	201f      	movs	r0, #31
 8005e7c:	f7ff fecd 	bl	8005c1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005e80:	bf00      	nop
 8005e82:	3728      	adds	r7, #40	; 0x28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	40005400 	.word	0x40005400
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	48000400 	.word	0x48000400
 8005e94:	20000254 	.word	0x20000254
 8005e98:	40020080 	.word	0x40020080
 8005e9c:	20000298 	.word	0x20000298
 8005ea0:	4002006c 	.word	0x4002006c

08005ea4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b08a      	sub	sp, #40	; 0x28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005eac:	f107 0314 	add.w	r3, r7, #20
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	601a      	str	r2, [r3, #0]
 8005eb4:	605a      	str	r2, [r3, #4]
 8005eb6:	609a      	str	r2, [r3, #8]
 8005eb8:	60da      	str	r2, [r3, #12]
 8005eba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a1b      	ldr	r2, [pc, #108]	; (8005f30 <HAL_SPI_MspInit+0x8c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d130      	bne.n	8005f28 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005ec6:	4b1b      	ldr	r3, [pc, #108]	; (8005f34 <HAL_SPI_MspInit+0x90>)
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	4a1a      	ldr	r2, [pc, #104]	; (8005f34 <HAL_SPI_MspInit+0x90>)
 8005ecc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ed0:	61d3      	str	r3, [r2, #28]
 8005ed2:	4b18      	ldr	r3, [pc, #96]	; (8005f34 <HAL_SPI_MspInit+0x90>)
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005eda:	613b      	str	r3, [r7, #16]
 8005edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ede:	4b15      	ldr	r3, [pc, #84]	; (8005f34 <HAL_SPI_MspInit+0x90>)
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	4a14      	ldr	r2, [pc, #80]	; (8005f34 <HAL_SPI_MspInit+0x90>)
 8005ee4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005ee8:	6153      	str	r3, [r2, #20]
 8005eea:	4b12      	ldr	r3, [pc, #72]	; (8005f34 <HAL_SPI_MspInit+0x90>)
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ef2:	60fb      	str	r3, [r7, #12]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005ef6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005efa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005efc:	2302      	movs	r3, #2
 8005efe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f00:	2300      	movs	r3, #0
 8005f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f04:	2303      	movs	r3, #3
 8005f06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005f08:	2306      	movs	r3, #6
 8005f0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f0c:	f107 0314 	add.w	r3, r7, #20
 8005f10:	4619      	mov	r1, r3
 8005f12:	4809      	ldr	r0, [pc, #36]	; (8005f38 <HAL_SPI_MspInit+0x94>)
 8005f14:	f7fc f8e0 	bl	80020d8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2100      	movs	r1, #0
 8005f1c:	2033      	movs	r0, #51	; 0x33
 8005f1e:	f7ff fe60 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005f22:	2033      	movs	r0, #51	; 0x33
 8005f24:	f7ff fe79 	bl	8005c1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005f28:	bf00      	nop
 8005f2a:	3728      	adds	r7, #40	; 0x28
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40003c00 	.word	0x40003c00
 8005f34:	40021000 	.word	0x40021000
 8005f38:	48000800 	.word	0x48000800

08005f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a0d      	ldr	r2, [pc, #52]	; (8005f80 <HAL_TIM_Base_MspInit+0x44>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d113      	bne.n	8005f76 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f4e:	4b0d      	ldr	r3, [pc, #52]	; (8005f84 <HAL_TIM_Base_MspInit+0x48>)
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	4a0c      	ldr	r2, [pc, #48]	; (8005f84 <HAL_TIM_Base_MspInit+0x48>)
 8005f54:	f043 0302 	orr.w	r3, r3, #2
 8005f58:	61d3      	str	r3, [r2, #28]
 8005f5a:	4b0a      	ldr	r3, [pc, #40]	; (8005f84 <HAL_TIM_Base_MspInit+0x48>)
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	60fb      	str	r3, [r7, #12]
 8005f64:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005f66:	2200      	movs	r2, #0
 8005f68:	2100      	movs	r1, #0
 8005f6a:	201d      	movs	r0, #29
 8005f6c:	f7ff fe39 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005f70:	201d      	movs	r0, #29
 8005f72:	f7ff fe52 	bl	8005c1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005f76:	bf00      	nop
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	40000400 	.word	0x40000400
 8005f84:	40021000 	.word	0x40021000

08005f88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b08c      	sub	sp, #48	; 0x30
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f90:	f107 031c 	add.w	r3, r7, #28
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	605a      	str	r2, [r3, #4]
 8005f9a:	609a      	str	r2, [r3, #8]
 8005f9c:	60da      	str	r2, [r3, #12]
 8005f9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a36      	ldr	r2, [pc, #216]	; (8006080 <HAL_UART_MspInit+0xf8>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d130      	bne.n	800600c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005faa:	4b36      	ldr	r3, [pc, #216]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	4a35      	ldr	r2, [pc, #212]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8005fb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005fb4:	6193      	str	r3, [r2, #24]
 8005fb6:	4b33      	ldr	r3, [pc, #204]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fbe:	61bb      	str	r3, [r7, #24]
 8005fc0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fc2:	4b30      	ldr	r3, [pc, #192]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	4a2f      	ldr	r2, [pc, #188]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8005fc8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005fcc:	6153      	str	r3, [r2, #20]
 8005fce:	4b2d      	ldr	r3, [pc, #180]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fd6:	617b      	str	r3, [r7, #20]
 8005fd8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005fda:	2330      	movs	r3, #48	; 0x30
 8005fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fde:	2302      	movs	r3, #2
 8005fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005fea:	2307      	movs	r3, #7
 8005fec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fee:	f107 031c 	add.w	r3, r7, #28
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	4824      	ldr	r0, [pc, #144]	; (8006088 <HAL_UART_MspInit+0x100>)
 8005ff6:	f7fc f86f 	bl	80020d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	2025      	movs	r0, #37	; 0x25
 8006000:	f7ff fdef 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006004:	2025      	movs	r0, #37	; 0x25
 8006006:	f7ff fe08 	bl	8005c1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800600a:	e035      	b.n	8006078 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a1e      	ldr	r2, [pc, #120]	; (800608c <HAL_UART_MspInit+0x104>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d130      	bne.n	8006078 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006016:	4b1b      	ldr	r3, [pc, #108]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	4a1a      	ldr	r2, [pc, #104]	; (8006084 <HAL_UART_MspInit+0xfc>)
 800601c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006020:	61d3      	str	r3, [r2, #28]
 8006022:	4b18      	ldr	r3, [pc, #96]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8006024:	69db      	ldr	r3, [r3, #28]
 8006026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800602a:	613b      	str	r3, [r7, #16]
 800602c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800602e:	4b15      	ldr	r3, [pc, #84]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	4a14      	ldr	r2, [pc, #80]	; (8006084 <HAL_UART_MspInit+0xfc>)
 8006034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006038:	6153      	str	r3, [r2, #20]
 800603a:	4b12      	ldr	r3, [pc, #72]	; (8006084 <HAL_UART_MspInit+0xfc>)
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006042:	60fb      	str	r3, [r7, #12]
 8006044:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006046:	230c      	movs	r3, #12
 8006048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800604a:	2302      	movs	r3, #2
 800604c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800604e:	2300      	movs	r3, #0
 8006050:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006052:	2303      	movs	r3, #3
 8006054:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006056:	2307      	movs	r3, #7
 8006058:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800605a:	f107 031c 	add.w	r3, r7, #28
 800605e:	4619      	mov	r1, r3
 8006060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006064:	f7fc f838 	bl	80020d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006068:	2200      	movs	r2, #0
 800606a:	2100      	movs	r1, #0
 800606c:	2026      	movs	r0, #38	; 0x26
 800606e:	f7ff fdb8 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006072:	2026      	movs	r0, #38	; 0x26
 8006074:	f7ff fdd1 	bl	8005c1a <HAL_NVIC_EnableIRQ>
}
 8006078:	bf00      	nop
 800607a:	3730      	adds	r7, #48	; 0x30
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	40013800 	.word	0x40013800
 8006084:	40021000 	.word	0x40021000
 8006088:	48000800 	.word	0x48000800
 800608c:	40004400 	.word	0x40004400

08006090 <Msp_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Msp_Error_Handler(void)
{
 8006090:	b480      	push	{r7}
 8006092:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006094:	b672      	cpsid	i
}
 8006096:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006098:	e7fe      	b.n	8006098 <Msp_Error_Handler+0x8>
	...

0800609c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80060a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80060ac:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80060b2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d102      	bne.n	80060c2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	f001 b83a 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80060c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 816f 	beq.w	80063b6 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80060d8:	4bb5      	ldr	r3, [pc, #724]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f003 030c 	and.w	r3, r3, #12
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d00c      	beq.n	80060fe <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80060e4:	4bb2      	ldr	r3, [pc, #712]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	f003 030c 	and.w	r3, r3, #12
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d15c      	bne.n	80061aa <HAL_RCC_OscConfig+0x10e>
 80060f0:	4baf      	ldr	r3, [pc, #700]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80060f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060fc:	d155      	bne.n	80061aa <HAL_RCC_OscConfig+0x10e>
 80060fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006102:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006106:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800610a:	fa93 f3a3 	rbit	r3, r3
 800610e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006112:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006116:	fab3 f383 	clz	r3, r3
 800611a:	b2db      	uxtb	r3, r3
 800611c:	095b      	lsrs	r3, r3, #5
 800611e:	b2db      	uxtb	r3, r3
 8006120:	f043 0301 	orr.w	r3, r3, #1
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	d102      	bne.n	8006130 <HAL_RCC_OscConfig+0x94>
 800612a:	4ba1      	ldr	r3, [pc, #644]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	e015      	b.n	800615c <HAL_RCC_OscConfig+0xc0>
 8006130:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006134:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006138:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800613c:	fa93 f3a3 	rbit	r3, r3
 8006140:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8006144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006148:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800614c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8006150:	fa93 f3a3 	rbit	r3, r3
 8006154:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006158:	4b95      	ldr	r3, [pc, #596]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 800615a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006160:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8006164:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8006168:	fa92 f2a2 	rbit	r2, r2
 800616c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8006170:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006174:	fab2 f282 	clz	r2, r2
 8006178:	b2d2      	uxtb	r2, r2
 800617a:	f042 0220 	orr.w	r2, r2, #32
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	f002 021f 	and.w	r2, r2, #31
 8006184:	2101      	movs	r1, #1
 8006186:	fa01 f202 	lsl.w	r2, r1, r2
 800618a:	4013      	ands	r3, r2
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 8111 	beq.w	80063b4 <HAL_RCC_OscConfig+0x318>
 8006192:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006196:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f040 8108 	bne.w	80063b4 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	f000 bfc6 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80061ae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061ba:	d106      	bne.n	80061ca <HAL_RCC_OscConfig+0x12e>
 80061bc:	4b7c      	ldr	r3, [pc, #496]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a7b      	ldr	r2, [pc, #492]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80061c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	e036      	b.n	8006238 <HAL_RCC_OscConfig+0x19c>
 80061ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80061ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10c      	bne.n	80061f4 <HAL_RCC_OscConfig+0x158>
 80061da:	4b75      	ldr	r3, [pc, #468]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a74      	ldr	r2, [pc, #464]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80061e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	4b72      	ldr	r3, [pc, #456]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a71      	ldr	r2, [pc, #452]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80061ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	e021      	b.n	8006238 <HAL_RCC_OscConfig+0x19c>
 80061f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80061f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006204:	d10c      	bne.n	8006220 <HAL_RCC_OscConfig+0x184>
 8006206:	4b6a      	ldr	r3, [pc, #424]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a69      	ldr	r2, [pc, #420]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 800620c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006210:	6013      	str	r3, [r2, #0]
 8006212:	4b67      	ldr	r3, [pc, #412]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a66      	ldr	r2, [pc, #408]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800621c:	6013      	str	r3, [r2, #0]
 800621e:	e00b      	b.n	8006238 <HAL_RCC_OscConfig+0x19c>
 8006220:	4b63      	ldr	r3, [pc, #396]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a62      	ldr	r2, [pc, #392]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800622a:	6013      	str	r3, [r2, #0]
 800622c:	4b60      	ldr	r3, [pc, #384]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a5f      	ldr	r2, [pc, #380]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006236:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006238:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800623c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d059      	beq.n	80062fc <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006248:	f7ff fbea 	bl	8005a20 <HAL_GetTick>
 800624c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006250:	e00a      	b.n	8006268 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006252:	f7ff fbe5 	bl	8005a20 <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	; 0x64
 8006260:	d902      	bls.n	8006268 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	f000 bf67 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
 8006268:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800626c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006270:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8006274:	fa93 f3a3 	rbit	r3, r3
 8006278:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800627c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006280:	fab3 f383 	clz	r3, r3
 8006284:	b2db      	uxtb	r3, r3
 8006286:	095b      	lsrs	r3, r3, #5
 8006288:	b2db      	uxtb	r3, r3
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b01      	cmp	r3, #1
 8006292:	d102      	bne.n	800629a <HAL_RCC_OscConfig+0x1fe>
 8006294:	4b46      	ldr	r3, [pc, #280]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	e015      	b.n	80062c6 <HAL_RCC_OscConfig+0x22a>
 800629a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800629e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80062a6:	fa93 f3a3 	rbit	r3, r3
 80062aa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80062ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80062b2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80062b6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80062ba:	fa93 f3a3 	rbit	r3, r3
 80062be:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80062c2:	4b3b      	ldr	r3, [pc, #236]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 80062c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80062ca:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80062ce:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80062d2:	fa92 f2a2 	rbit	r2, r2
 80062d6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80062da:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80062de:	fab2 f282 	clz	r2, r2
 80062e2:	b2d2      	uxtb	r2, r2
 80062e4:	f042 0220 	orr.w	r2, r2, #32
 80062e8:	b2d2      	uxtb	r2, r2
 80062ea:	f002 021f 	and.w	r2, r2, #31
 80062ee:	2101      	movs	r1, #1
 80062f0:	fa01 f202 	lsl.w	r2, r1, r2
 80062f4:	4013      	ands	r3, r2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d0ab      	beq.n	8006252 <HAL_RCC_OscConfig+0x1b6>
 80062fa:	e05c      	b.n	80063b6 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062fc:	f7ff fb90 	bl	8005a20 <HAL_GetTick>
 8006300:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006304:	e00a      	b.n	800631c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006306:	f7ff fb8b 	bl	8005a20 <HAL_GetTick>
 800630a:	4602      	mov	r2, r0
 800630c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b64      	cmp	r3, #100	; 0x64
 8006314:	d902      	bls.n	800631c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	f000 bf0d 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
 800631c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006320:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006324:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8006328:	fa93 f3a3 	rbit	r3, r3
 800632c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8006330:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006334:	fab3 f383 	clz	r3, r3
 8006338:	b2db      	uxtb	r3, r3
 800633a:	095b      	lsrs	r3, r3, #5
 800633c:	b2db      	uxtb	r3, r3
 800633e:	f043 0301 	orr.w	r3, r3, #1
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b01      	cmp	r3, #1
 8006346:	d102      	bne.n	800634e <HAL_RCC_OscConfig+0x2b2>
 8006348:	4b19      	ldr	r3, [pc, #100]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	e015      	b.n	800637a <HAL_RCC_OscConfig+0x2de>
 800634e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006352:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006356:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800635a:	fa93 f3a3 	rbit	r3, r3
 800635e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8006362:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006366:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800636a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800636e:	fa93 f3a3 	rbit	r3, r3
 8006372:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006376:	4b0e      	ldr	r3, [pc, #56]	; (80063b0 <HAL_RCC_OscConfig+0x314>)
 8006378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800637e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8006382:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006386:	fa92 f2a2 	rbit	r2, r2
 800638a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800638e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006392:	fab2 f282 	clz	r2, r2
 8006396:	b2d2      	uxtb	r2, r2
 8006398:	f042 0220 	orr.w	r2, r2, #32
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	f002 021f 	and.w	r2, r2, #31
 80063a2:	2101      	movs	r1, #1
 80063a4:	fa01 f202 	lsl.w	r2, r1, r2
 80063a8:	4013      	ands	r3, r2
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1ab      	bne.n	8006306 <HAL_RCC_OscConfig+0x26a>
 80063ae:	e002      	b.n	80063b6 <HAL_RCC_OscConfig+0x31a>
 80063b0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80063ba:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0302 	and.w	r3, r3, #2
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f000 817f 	beq.w	80066ca <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80063cc:	4ba7      	ldr	r3, [pc, #668]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f003 030c 	and.w	r3, r3, #12
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00c      	beq.n	80063f2 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80063d8:	4ba4      	ldr	r3, [pc, #656]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f003 030c 	and.w	r3, r3, #12
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d173      	bne.n	80064cc <HAL_RCC_OscConfig+0x430>
 80063e4:	4ba1      	ldr	r3, [pc, #644]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80063ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063f0:	d16c      	bne.n	80064cc <HAL_RCC_OscConfig+0x430>
 80063f2:	2302      	movs	r3, #2
 80063f4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063f8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80063fc:	fa93 f3a3 	rbit	r3, r3
 8006400:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8006404:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006408:	fab3 f383 	clz	r3, r3
 800640c:	b2db      	uxtb	r3, r3
 800640e:	095b      	lsrs	r3, r3, #5
 8006410:	b2db      	uxtb	r3, r3
 8006412:	f043 0301 	orr.w	r3, r3, #1
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b01      	cmp	r3, #1
 800641a:	d102      	bne.n	8006422 <HAL_RCC_OscConfig+0x386>
 800641c:	4b93      	ldr	r3, [pc, #588]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	e013      	b.n	800644a <HAL_RCC_OscConfig+0x3ae>
 8006422:	2302      	movs	r3, #2
 8006424:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006428:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800642c:	fa93 f3a3 	rbit	r3, r3
 8006430:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8006434:	2302      	movs	r3, #2
 8006436:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800643a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800643e:	fa93 f3a3 	rbit	r3, r3
 8006442:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006446:	4b89      	ldr	r3, [pc, #548]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 8006448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644a:	2202      	movs	r2, #2
 800644c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8006450:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8006454:	fa92 f2a2 	rbit	r2, r2
 8006458:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800645c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006460:	fab2 f282 	clz	r2, r2
 8006464:	b2d2      	uxtb	r2, r2
 8006466:	f042 0220 	orr.w	r2, r2, #32
 800646a:	b2d2      	uxtb	r2, r2
 800646c:	f002 021f 	and.w	r2, r2, #31
 8006470:	2101      	movs	r1, #1
 8006472:	fa01 f202 	lsl.w	r2, r1, r2
 8006476:	4013      	ands	r3, r2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <HAL_RCC_OscConfig+0x3f6>
 800647c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006480:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d002      	beq.n	8006492 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	f000 be52 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006492:	4b76      	ldr	r3, [pc, #472]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800649a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800649e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	21f8      	movs	r1, #248	; 0xf8
 80064a8:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ac:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80064b0:	fa91 f1a1 	rbit	r1, r1
 80064b4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80064b8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80064bc:	fab1 f181 	clz	r1, r1
 80064c0:	b2c9      	uxtb	r1, r1
 80064c2:	408b      	lsls	r3, r1
 80064c4:	4969      	ldr	r1, [pc, #420]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ca:	e0fe      	b.n	80066ca <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80064cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80064d0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 8088 	beq.w	80065ee <HAL_RCC_OscConfig+0x552>
 80064de:	2301      	movs	r3, #1
 80064e0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064e4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80064e8:	fa93 f3a3 	rbit	r3, r3
 80064ec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80064f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064f4:	fab3 f383 	clz	r3, r3
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80064fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	461a      	mov	r2, r3
 8006506:	2301      	movs	r3, #1
 8006508:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800650a:	f7ff fa89 	bl	8005a20 <HAL_GetTick>
 800650e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006512:	e00a      	b.n	800652a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006514:	f7ff fa84 	bl	8005a20 <HAL_GetTick>
 8006518:	4602      	mov	r2, r0
 800651a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	2b02      	cmp	r3, #2
 8006522:	d902      	bls.n	800652a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006524:	2303      	movs	r3, #3
 8006526:	f000 be06 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
 800652a:	2302      	movs	r3, #2
 800652c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006530:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006534:	fa93 f3a3 	rbit	r3, r3
 8006538:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800653c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006540:	fab3 f383 	clz	r3, r3
 8006544:	b2db      	uxtb	r3, r3
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	b2db      	uxtb	r3, r3
 800654a:	f043 0301 	orr.w	r3, r3, #1
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b01      	cmp	r3, #1
 8006552:	d102      	bne.n	800655a <HAL_RCC_OscConfig+0x4be>
 8006554:	4b45      	ldr	r3, [pc, #276]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	e013      	b.n	8006582 <HAL_RCC_OscConfig+0x4e6>
 800655a:	2302      	movs	r3, #2
 800655c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006560:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8006564:	fa93 f3a3 	rbit	r3, r3
 8006568:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800656c:	2302      	movs	r3, #2
 800656e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8006572:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8006576:	fa93 f3a3 	rbit	r3, r3
 800657a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800657e:	4b3b      	ldr	r3, [pc, #236]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 8006580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006582:	2202      	movs	r2, #2
 8006584:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8006588:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800658c:	fa92 f2a2 	rbit	r2, r2
 8006590:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8006594:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006598:	fab2 f282 	clz	r2, r2
 800659c:	b2d2      	uxtb	r2, r2
 800659e:	f042 0220 	orr.w	r2, r2, #32
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	f002 021f 	and.w	r2, r2, #31
 80065a8:	2101      	movs	r1, #1
 80065aa:	fa01 f202 	lsl.w	r2, r1, r2
 80065ae:	4013      	ands	r3, r2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d0af      	beq.n	8006514 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065b4:	4b2d      	ldr	r3, [pc, #180]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80065c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	21f8      	movs	r1, #248	; 0xf8
 80065ca:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ce:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80065d2:	fa91 f1a1 	rbit	r1, r1
 80065d6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80065da:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80065de:	fab1 f181 	clz	r1, r1
 80065e2:	b2c9      	uxtb	r1, r1
 80065e4:	408b      	lsls	r3, r1
 80065e6:	4921      	ldr	r1, [pc, #132]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	600b      	str	r3, [r1, #0]
 80065ec:	e06d      	b.n	80066ca <HAL_RCC_OscConfig+0x62e>
 80065ee:	2301      	movs	r3, #1
 80065f0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065f4:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80065f8:	fa93 f3a3 	rbit	r3, r3
 80065fc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8006600:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006604:	fab3 f383 	clz	r3, r3
 8006608:	b2db      	uxtb	r3, r3
 800660a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800660e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	461a      	mov	r2, r3
 8006616:	2300      	movs	r3, #0
 8006618:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800661a:	f7ff fa01 	bl	8005a20 <HAL_GetTick>
 800661e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006622:	e00a      	b.n	800663a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006624:	f7ff f9fc 	bl	8005a20 <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b02      	cmp	r3, #2
 8006632:	d902      	bls.n	800663a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	f000 bd7e 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
 800663a:	2302      	movs	r3, #2
 800663c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006640:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006644:	fa93 f3a3 	rbit	r3, r3
 8006648:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800664c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006650:	fab3 f383 	clz	r3, r3
 8006654:	b2db      	uxtb	r3, r3
 8006656:	095b      	lsrs	r3, r3, #5
 8006658:	b2db      	uxtb	r3, r3
 800665a:	f043 0301 	orr.w	r3, r3, #1
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b01      	cmp	r3, #1
 8006662:	d105      	bne.n	8006670 <HAL_RCC_OscConfig+0x5d4>
 8006664:	4b01      	ldr	r3, [pc, #4]	; (800666c <HAL_RCC_OscConfig+0x5d0>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	e016      	b.n	8006698 <HAL_RCC_OscConfig+0x5fc>
 800666a:	bf00      	nop
 800666c:	40021000 	.word	0x40021000
 8006670:	2302      	movs	r3, #2
 8006672:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006676:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800667a:	fa93 f3a3 	rbit	r3, r3
 800667e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006682:	2302      	movs	r3, #2
 8006684:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006688:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800668c:	fa93 f3a3 	rbit	r3, r3
 8006690:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006694:	4bbf      	ldr	r3, [pc, #764]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 8006696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006698:	2202      	movs	r2, #2
 800669a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800669e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80066a2:	fa92 f2a2 	rbit	r2, r2
 80066a6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80066aa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80066ae:	fab2 f282 	clz	r2, r2
 80066b2:	b2d2      	uxtb	r2, r2
 80066b4:	f042 0220 	orr.w	r2, r2, #32
 80066b8:	b2d2      	uxtb	r2, r2
 80066ba:	f002 021f 	and.w	r2, r2, #31
 80066be:	2101      	movs	r1, #1
 80066c0:	fa01 f202 	lsl.w	r2, r1, r2
 80066c4:	4013      	ands	r3, r2
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1ac      	bne.n	8006624 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80066ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0308 	and.w	r3, r3, #8
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 8113 	beq.w	8006906 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80066e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d07c      	beq.n	80067ea <HAL_RCC_OscConfig+0x74e>
 80066f0:	2301      	movs	r3, #1
 80066f2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80066fa:	fa93 f3a3 	rbit	r3, r3
 80066fe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8006702:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006706:	fab3 f383 	clz	r3, r3
 800670a:	b2db      	uxtb	r3, r3
 800670c:	461a      	mov	r2, r3
 800670e:	4ba2      	ldr	r3, [pc, #648]	; (8006998 <HAL_RCC_OscConfig+0x8fc>)
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	461a      	mov	r2, r3
 8006716:	2301      	movs	r3, #1
 8006718:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800671a:	f7ff f981 	bl	8005a20 <HAL_GetTick>
 800671e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006722:	e00a      	b.n	800673a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006724:	f7ff f97c 	bl	8005a20 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d902      	bls.n	800673a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	f000 bcfe 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
 800673a:	2302      	movs	r3, #2
 800673c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006740:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006744:	fa93 f2a3 	rbit	r2, r3
 8006748:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800674c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006750:	601a      	str	r2, [r3, #0]
 8006752:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006756:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800675a:	2202      	movs	r2, #2
 800675c:	601a      	str	r2, [r3, #0]
 800675e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006762:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	fa93 f2a3 	rbit	r2, r3
 800676c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006770:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800677a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800677e:	2202      	movs	r2, #2
 8006780:	601a      	str	r2, [r3, #0]
 8006782:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006786:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	fa93 f2a3 	rbit	r2, r3
 8006790:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006794:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006798:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800679a:	4b7e      	ldr	r3, [pc, #504]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 800679c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800679e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80067a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80067a6:	2102      	movs	r1, #2
 80067a8:	6019      	str	r1, [r3, #0]
 80067aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80067ae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	fa93 f1a3 	rbit	r1, r3
 80067b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80067bc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80067c0:	6019      	str	r1, [r3, #0]
  return result;
 80067c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80067c6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	fab3 f383 	clz	r3, r3
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	f003 031f 	and.w	r3, r3, #31
 80067dc:	2101      	movs	r1, #1
 80067de:	fa01 f303 	lsl.w	r3, r1, r3
 80067e2:	4013      	ands	r3, r2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d09d      	beq.n	8006724 <HAL_RCC_OscConfig+0x688>
 80067e8:	e08d      	b.n	8006906 <HAL_RCC_OscConfig+0x86a>
 80067ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80067ee:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80067f2:	2201      	movs	r2, #1
 80067f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80067fa:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	fa93 f2a3 	rbit	r2, r3
 8006804:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006808:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800680c:	601a      	str	r2, [r3, #0]
  return result;
 800680e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006812:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006816:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006818:	fab3 f383 	clz	r3, r3
 800681c:	b2db      	uxtb	r3, r3
 800681e:	461a      	mov	r2, r3
 8006820:	4b5d      	ldr	r3, [pc, #372]	; (8006998 <HAL_RCC_OscConfig+0x8fc>)
 8006822:	4413      	add	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	461a      	mov	r2, r3
 8006828:	2300      	movs	r3, #0
 800682a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800682c:	f7ff f8f8 	bl	8005a20 <HAL_GetTick>
 8006830:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006834:	e00a      	b.n	800684c <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006836:	f7ff f8f3 	bl	8005a20 <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	2b02      	cmp	r3, #2
 8006844:	d902      	bls.n	800684c <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	f000 bc75 	b.w	8007136 <HAL_RCC_OscConfig+0x109a>
 800684c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006850:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8006854:	2202      	movs	r2, #2
 8006856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006858:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800685c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	fa93 f2a3 	rbit	r2, r3
 8006866:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800686a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800686e:	601a      	str	r2, [r3, #0]
 8006870:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006874:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006878:	2202      	movs	r2, #2
 800687a:	601a      	str	r2, [r3, #0]
 800687c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006880:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	fa93 f2a3 	rbit	r2, r3
 800688a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800688e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006898:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800689c:	2202      	movs	r2, #2
 800689e:	601a      	str	r2, [r3, #0]
 80068a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068a4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	fa93 f2a3 	rbit	r2, r3
 80068ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068b2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80068b6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068b8:	4b36      	ldr	r3, [pc, #216]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 80068ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068c0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80068c4:	2102      	movs	r1, #2
 80068c6:	6019      	str	r1, [r3, #0]
 80068c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068cc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	fa93 f1a3 	rbit	r1, r3
 80068d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068da:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80068de:	6019      	str	r1, [r3, #0]
  return result;
 80068e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068e4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	fab3 f383 	clz	r3, r3
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	f003 031f 	and.w	r3, r3, #31
 80068fa:	2101      	movs	r1, #1
 80068fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006900:	4013      	ands	r3, r2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d197      	bne.n	8006836 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006906:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800690a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0304 	and.w	r3, r3, #4
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 81a5 	beq.w	8006c66 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800691c:	2300      	movs	r3, #0
 800691e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006922:	4b1c      	ldr	r3, [pc, #112]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d116      	bne.n	800695c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800692e:	4b19      	ldr	r3, [pc, #100]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 8006930:	69db      	ldr	r3, [r3, #28]
 8006932:	4a18      	ldr	r2, [pc, #96]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 8006934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006938:	61d3      	str	r3, [r2, #28]
 800693a:	4b16      	ldr	r3, [pc, #88]	; (8006994 <HAL_RCC_OscConfig+0x8f8>)
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8006942:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006946:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006950:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006954:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8006956:	2301      	movs	r3, #1
 8006958:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800695c:	4b0f      	ldr	r3, [pc, #60]	; (800699c <HAL_RCC_OscConfig+0x900>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006964:	2b00      	cmp	r3, #0
 8006966:	d121      	bne.n	80069ac <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006968:	4b0c      	ldr	r3, [pc, #48]	; (800699c <HAL_RCC_OscConfig+0x900>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a0b      	ldr	r2, [pc, #44]	; (800699c <HAL_RCC_OscConfig+0x900>)
 800696e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006972:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006974:	f7ff f854 	bl	8005a20 <HAL_GetTick>
 8006978:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800697c:	e010      	b.n	80069a0 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800697e:	f7ff f84f 	bl	8005a20 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b64      	cmp	r3, #100	; 0x64
 800698c:	d908      	bls.n	80069a0 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e3d1      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
 8006992:	bf00      	nop
 8006994:	40021000 	.word	0x40021000
 8006998:	10908120 	.word	0x10908120
 800699c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069a0:	4b8d      	ldr	r3, [pc, #564]	; (8006bd8 <HAL_RCC_OscConfig+0xb3c>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d0e8      	beq.n	800697e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80069b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d106      	bne.n	80069ca <HAL_RCC_OscConfig+0x92e>
 80069bc:	4b87      	ldr	r3, [pc, #540]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 80069be:	6a1b      	ldr	r3, [r3, #32]
 80069c0:	4a86      	ldr	r2, [pc, #536]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	6213      	str	r3, [r2, #32]
 80069c8:	e035      	b.n	8006a36 <HAL_RCC_OscConfig+0x99a>
 80069ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80069ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10c      	bne.n	80069f4 <HAL_RCC_OscConfig+0x958>
 80069da:	4b80      	ldr	r3, [pc, #512]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	4a7f      	ldr	r2, [pc, #508]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 80069e0:	f023 0301 	bic.w	r3, r3, #1
 80069e4:	6213      	str	r3, [r2, #32]
 80069e6:	4b7d      	ldr	r3, [pc, #500]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	4a7c      	ldr	r2, [pc, #496]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 80069ec:	f023 0304 	bic.w	r3, r3, #4
 80069f0:	6213      	str	r3, [r2, #32]
 80069f2:	e020      	b.n	8006a36 <HAL_RCC_OscConfig+0x99a>
 80069f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80069f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	2b05      	cmp	r3, #5
 8006a02:	d10c      	bne.n	8006a1e <HAL_RCC_OscConfig+0x982>
 8006a04:	4b75      	ldr	r3, [pc, #468]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	4a74      	ldr	r2, [pc, #464]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a0a:	f043 0304 	orr.w	r3, r3, #4
 8006a0e:	6213      	str	r3, [r2, #32]
 8006a10:	4b72      	ldr	r3, [pc, #456]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	4a71      	ldr	r2, [pc, #452]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a16:	f043 0301 	orr.w	r3, r3, #1
 8006a1a:	6213      	str	r3, [r2, #32]
 8006a1c:	e00b      	b.n	8006a36 <HAL_RCC_OscConfig+0x99a>
 8006a1e:	4b6f      	ldr	r3, [pc, #444]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a20:	6a1b      	ldr	r3, [r3, #32]
 8006a22:	4a6e      	ldr	r2, [pc, #440]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a24:	f023 0301 	bic.w	r3, r3, #1
 8006a28:	6213      	str	r3, [r2, #32]
 8006a2a:	4b6c      	ldr	r3, [pc, #432]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	4a6b      	ldr	r2, [pc, #428]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006a30:	f023 0304 	bic.w	r3, r3, #4
 8006a34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a3a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f000 8081 	beq.w	8006b4a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a48:	f7fe ffea 	bl	8005a20 <HAL_GetTick>
 8006a4c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a50:	e00b      	b.n	8006a6a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a52:	f7fe ffe5 	bl	8005a20 <HAL_GetTick>
 8006a56:	4602      	mov	r2, r0
 8006a58:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d901      	bls.n	8006a6a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e365      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
 8006a6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a6e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8006a72:	2202      	movs	r2, #2
 8006a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a7a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	fa93 f2a3 	rbit	r2, r3
 8006a84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a88:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8006a8c:	601a      	str	r2, [r3, #0]
 8006a8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a92:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8006a96:	2202      	movs	r2, #2
 8006a98:	601a      	str	r2, [r3, #0]
 8006a9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a9e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	fa93 f2a3 	rbit	r2, r3
 8006aa8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006aac:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8006ab0:	601a      	str	r2, [r3, #0]
  return result;
 8006ab2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ab6:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8006aba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006abc:	fab3 f383 	clz	r3, r3
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	095b      	lsrs	r3, r3, #5
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	f043 0302 	orr.w	r3, r3, #2
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d102      	bne.n	8006ad6 <HAL_RCC_OscConfig+0xa3a>
 8006ad0:	4b42      	ldr	r3, [pc, #264]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	e013      	b.n	8006afe <HAL_RCC_OscConfig+0xa62>
 8006ad6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ada:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8006ade:	2202      	movs	r2, #2
 8006ae0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ae2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ae6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	fa93 f2a3 	rbit	r2, r3
 8006af0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006af4:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8006af8:	601a      	str	r2, [r3, #0]
 8006afa:	4b38      	ldr	r3, [pc, #224]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006b02:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8006b06:	2102      	movs	r1, #2
 8006b08:	6011      	str	r1, [r2, #0]
 8006b0a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006b0e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	fa92 f1a2 	rbit	r1, r2
 8006b18:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006b1c:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8006b20:	6011      	str	r1, [r2, #0]
  return result;
 8006b22:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006b26:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8006b2a:	6812      	ldr	r2, [r2, #0]
 8006b2c:	fab2 f282 	clz	r2, r2
 8006b30:	b2d2      	uxtb	r2, r2
 8006b32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b36:	b2d2      	uxtb	r2, r2
 8006b38:	f002 021f 	and.w	r2, r2, #31
 8006b3c:	2101      	movs	r1, #1
 8006b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8006b42:	4013      	ands	r3, r2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d084      	beq.n	8006a52 <HAL_RCC_OscConfig+0x9b6>
 8006b48:	e083      	b.n	8006c52 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b4a:	f7fe ff69 	bl	8005a20 <HAL_GetTick>
 8006b4e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b52:	e00b      	b.n	8006b6c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b54:	f7fe ff64 	bl	8005a20 <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d901      	bls.n	8006b6c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e2e4      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
 8006b6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b70:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8006b74:	2202      	movs	r2, #2
 8006b76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b7c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	fa93 f2a3 	rbit	r2, r3
 8006b86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b8a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8006b8e:	601a      	str	r2, [r3, #0]
 8006b90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b94:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006b98:	2202      	movs	r2, #2
 8006b9a:	601a      	str	r2, [r3, #0]
 8006b9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ba0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	fa93 f2a3 	rbit	r2, r3
 8006baa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006bae:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8006bb2:	601a      	str	r2, [r3, #0]
  return result;
 8006bb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006bb8:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8006bbc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bbe:	fab3 f383 	clz	r3, r3
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	095b      	lsrs	r3, r3, #5
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	f043 0302 	orr.w	r3, r3, #2
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d106      	bne.n	8006be0 <HAL_RCC_OscConfig+0xb44>
 8006bd2:	4b02      	ldr	r3, [pc, #8]	; (8006bdc <HAL_RCC_OscConfig+0xb40>)
 8006bd4:	6a1b      	ldr	r3, [r3, #32]
 8006bd6:	e017      	b.n	8006c08 <HAL_RCC_OscConfig+0xb6c>
 8006bd8:	40007000 	.word	0x40007000
 8006bdc:	40021000 	.word	0x40021000
 8006be0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006be4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006be8:	2202      	movs	r2, #2
 8006bea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006bf0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	fa93 f2a3 	rbit	r2, r3
 8006bfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006bfe:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8006c02:	601a      	str	r2, [r3, #0]
 8006c04:	4bb3      	ldr	r3, [pc, #716]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006c0c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8006c10:	2102      	movs	r1, #2
 8006c12:	6011      	str	r1, [r2, #0]
 8006c14:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006c18:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8006c1c:	6812      	ldr	r2, [r2, #0]
 8006c1e:	fa92 f1a2 	rbit	r1, r2
 8006c22:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006c26:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8006c2a:	6011      	str	r1, [r2, #0]
  return result;
 8006c2c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006c30:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8006c34:	6812      	ldr	r2, [r2, #0]
 8006c36:	fab2 f282 	clz	r2, r2
 8006c3a:	b2d2      	uxtb	r2, r2
 8006c3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	f002 021f 	and.w	r2, r2, #31
 8006c46:	2101      	movs	r1, #1
 8006c48:	fa01 f202 	lsl.w	r2, r1, r2
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d180      	bne.n	8006b54 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006c52:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d105      	bne.n	8006c66 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c5a:	4b9e      	ldr	r3, [pc, #632]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006c5c:	69db      	ldr	r3, [r3, #28]
 8006c5e:	4a9d      	ldr	r2, [pc, #628]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c64:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006c6a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	f000 825e 	beq.w	8007134 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c78:	4b96      	ldr	r3, [pc, #600]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f003 030c 	and.w	r3, r3, #12
 8006c80:	2b08      	cmp	r3, #8
 8006c82:	f000 821f 	beq.w	80070c4 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006c8a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	f040 8170 	bne.w	8006f78 <HAL_RCC_OscConfig+0xedc>
 8006c98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006c9c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8006ca0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006ca4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006caa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	fa93 f2a3 	rbit	r2, r3
 8006cb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006cb8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8006cbc:	601a      	str	r2, [r3, #0]
  return result;
 8006cbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006cc2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8006cc6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cc8:	fab3 f383 	clz	r3, r3
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006cd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	461a      	mov	r2, r3
 8006cda:	2300      	movs	r3, #0
 8006cdc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cde:	f7fe fe9f 	bl	8005a20 <HAL_GetTick>
 8006ce2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ce6:	e009      	b.n	8006cfc <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ce8:	f7fe fe9a 	bl	8005a20 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d901      	bls.n	8006cfc <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	e21c      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
 8006cfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d00:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8006d04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d0e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	fa93 f2a3 	rbit	r2, r3
 8006d18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d1c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8006d20:	601a      	str	r2, [r3, #0]
  return result;
 8006d22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d26:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8006d2a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d2c:	fab3 f383 	clz	r3, r3
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	095b      	lsrs	r3, r3, #5
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	f043 0301 	orr.w	r3, r3, #1
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d102      	bne.n	8006d46 <HAL_RCC_OscConfig+0xcaa>
 8006d40:	4b64      	ldr	r3, [pc, #400]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	e027      	b.n	8006d96 <HAL_RCC_OscConfig+0xcfa>
 8006d46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d4a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8006d4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d58:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	fa93 f2a3 	rbit	r2, r3
 8006d62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d66:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8006d6a:	601a      	str	r2, [r3, #0]
 8006d6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d70:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8006d74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d7e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	fa93 f2a3 	rbit	r2, r3
 8006d88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d8c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8006d90:	601a      	str	r2, [r3, #0]
 8006d92:	4b50      	ldr	r3, [pc, #320]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006d9a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8006d9e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006da2:	6011      	str	r1, [r2, #0]
 8006da4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006da8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8006dac:	6812      	ldr	r2, [r2, #0]
 8006dae:	fa92 f1a2 	rbit	r1, r2
 8006db2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006db6:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8006dba:	6011      	str	r1, [r2, #0]
  return result;
 8006dbc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006dc0:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8006dc4:	6812      	ldr	r2, [r2, #0]
 8006dc6:	fab2 f282 	clz	r2, r2
 8006dca:	b2d2      	uxtb	r2, r2
 8006dcc:	f042 0220 	orr.w	r2, r2, #32
 8006dd0:	b2d2      	uxtb	r2, r2
 8006dd2:	f002 021f 	and.w	r2, r2, #31
 8006dd6:	2101      	movs	r1, #1
 8006dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8006ddc:	4013      	ands	r3, r2
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d182      	bne.n	8006ce8 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006de2:	4b3c      	ldr	r3, [pc, #240]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de6:	f023 020f 	bic.w	r2, r3, #15
 8006dea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006dee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df6:	4937      	ldr	r1, [pc, #220]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	62cb      	str	r3, [r1, #44]	; 0x2c
 8006dfc:	4b35      	ldr	r3, [pc, #212]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8006e04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e08:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	6a19      	ldr	r1, [r3, #32]
 8006e10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e14:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	69db      	ldr	r3, [r3, #28]
 8006e1c:	430b      	orrs	r3, r1
 8006e1e:	492d      	ldr	r1, [pc, #180]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	604b      	str	r3, [r1, #4]
 8006e24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e28:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8006e2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e36:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	fa93 f2a3 	rbit	r2, r3
 8006e40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e44:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8006e48:	601a      	str	r2, [r3, #0]
  return result;
 8006e4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e4e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8006e52:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e54:	fab3 f383 	clz	r3, r3
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006e5e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	461a      	mov	r2, r3
 8006e66:	2301      	movs	r3, #1
 8006e68:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e6a:	f7fe fdd9 	bl	8005a20 <HAL_GetTick>
 8006e6e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e72:	e009      	b.n	8006e88 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e74:	f7fe fdd4 	bl	8005a20 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d901      	bls.n	8006e88 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e156      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
 8006e88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e8c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006e90:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006e94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e9a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	fa93 f2a3 	rbit	r2, r3
 8006ea4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ea8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8006eac:	601a      	str	r2, [r3, #0]
  return result;
 8006eae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006eb2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8006eb6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006eb8:	fab3 f383 	clz	r3, r3
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	095b      	lsrs	r3, r3, #5
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	f043 0301 	orr.w	r3, r3, #1
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d105      	bne.n	8006ed8 <HAL_RCC_OscConfig+0xe3c>
 8006ecc:	4b01      	ldr	r3, [pc, #4]	; (8006ed4 <HAL_RCC_OscConfig+0xe38>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	e02a      	b.n	8006f28 <HAL_RCC_OscConfig+0xe8c>
 8006ed2:	bf00      	nop
 8006ed4:	40021000 	.word	0x40021000
 8006ed8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006edc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8006ee0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006ee4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ee6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006eea:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	fa93 f2a3 	rbit	r2, r3
 8006ef4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ef8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f02:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8006f06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f10:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	fa93 f2a3 	rbit	r2, r3
 8006f1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f1e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	4b86      	ldr	r3, [pc, #536]	; (8007140 <HAL_RCC_OscConfig+0x10a4>)
 8006f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f28:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006f2c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8006f30:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006f34:	6011      	str	r1, [r2, #0]
 8006f36:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006f3a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8006f3e:	6812      	ldr	r2, [r2, #0]
 8006f40:	fa92 f1a2 	rbit	r1, r2
 8006f44:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006f48:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8006f4c:	6011      	str	r1, [r2, #0]
  return result;
 8006f4e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8006f52:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8006f56:	6812      	ldr	r2, [r2, #0]
 8006f58:	fab2 f282 	clz	r2, r2
 8006f5c:	b2d2      	uxtb	r2, r2
 8006f5e:	f042 0220 	orr.w	r2, r2, #32
 8006f62:	b2d2      	uxtb	r2, r2
 8006f64:	f002 021f 	and.w	r2, r2, #31
 8006f68:	2101      	movs	r1, #1
 8006f6a:	fa01 f202 	lsl.w	r2, r1, r2
 8006f6e:	4013      	ands	r3, r2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f43f af7f 	beq.w	8006e74 <HAL_RCC_OscConfig+0xdd8>
 8006f76:	e0dd      	b.n	8007134 <HAL_RCC_OscConfig+0x1098>
 8006f78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f7c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8006f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f8a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	fa93 f2a3 	rbit	r2, r3
 8006f94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f98:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8006f9c:	601a      	str	r2, [r3, #0]
  return result;
 8006f9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006fa2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8006fa6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fa8:	fab3 f383 	clz	r3, r3
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006fb2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	461a      	mov	r2, r3
 8006fba:	2300      	movs	r3, #0
 8006fbc:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fbe:	f7fe fd2f 	bl	8005a20 <HAL_GetTick>
 8006fc2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006fc6:	e009      	b.n	8006fdc <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006fc8:	f7fe fd2a 	bl	8005a20 <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006fd2:	1ad3      	subs	r3, r2, r3
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d901      	bls.n	8006fdc <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e0ac      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
 8006fdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006fe0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8006fe4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006fe8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006fee:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	fa93 f2a3 	rbit	r2, r3
 8006ff8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ffc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007000:	601a      	str	r2, [r3, #0]
  return result;
 8007002:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007006:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800700a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800700c:	fab3 f383 	clz	r3, r3
 8007010:	b2db      	uxtb	r3, r3
 8007012:	095b      	lsrs	r3, r3, #5
 8007014:	b2db      	uxtb	r3, r3
 8007016:	f043 0301 	orr.w	r3, r3, #1
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d102      	bne.n	8007026 <HAL_RCC_OscConfig+0xf8a>
 8007020:	4b47      	ldr	r3, [pc, #284]	; (8007140 <HAL_RCC_OscConfig+0x10a4>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	e027      	b.n	8007076 <HAL_RCC_OscConfig+0xfda>
 8007026:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800702a:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800702e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007032:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007034:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007038:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	fa93 f2a3 	rbit	r2, r3
 8007042:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007046:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800704a:	601a      	str	r2, [r3, #0]
 800704c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007050:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007054:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800705e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	fa93 f2a3 	rbit	r2, r3
 8007068:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800706c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8007070:	601a      	str	r2, [r3, #0]
 8007072:	4b33      	ldr	r3, [pc, #204]	; (8007140 <HAL_RCC_OscConfig+0x10a4>)
 8007074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007076:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800707a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800707e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007082:	6011      	str	r1, [r2, #0]
 8007084:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007088:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800708c:	6812      	ldr	r2, [r2, #0]
 800708e:	fa92 f1a2 	rbit	r1, r2
 8007092:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007096:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800709a:	6011      	str	r1, [r2, #0]
  return result;
 800709c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80070a0:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80070a4:	6812      	ldr	r2, [r2, #0]
 80070a6:	fab2 f282 	clz	r2, r2
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	f042 0220 	orr.w	r2, r2, #32
 80070b0:	b2d2      	uxtb	r2, r2
 80070b2:	f002 021f 	and.w	r2, r2, #31
 80070b6:	2101      	movs	r1, #1
 80070b8:	fa01 f202 	lsl.w	r2, r1, r2
 80070bc:	4013      	ands	r3, r2
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d182      	bne.n	8006fc8 <HAL_RCC_OscConfig+0xf2c>
 80070c2:	e037      	b.n	8007134 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80070c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d101      	bne.n	80070d8 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e02e      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80070d8:	4b19      	ldr	r3, [pc, #100]	; (8007140 <HAL_RCC_OscConfig+0x10a4>)
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80070e0:	4b17      	ldr	r3, [pc, #92]	; (8007140 <HAL_RCC_OscConfig+0x10a4>)
 80070e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80070e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80070ec:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80070f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80070f4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69db      	ldr	r3, [r3, #28]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d117      	bne.n	8007130 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8007100:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007104:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007108:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800710c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007114:	429a      	cmp	r2, r3
 8007116:	d10b      	bne.n	8007130 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8007118:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800711c:	f003 020f 	and.w	r2, r3, #15
 8007120:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007124:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800712c:	429a      	cmp	r2, r3
 800712e:	d001      	beq.n	8007134 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e000      	b.n	8007136 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	40021000 	.word	0x40021000

08007144 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b09e      	sub	sp, #120	; 0x78
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800714e:	2300      	movs	r3, #0
 8007150:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d101      	bne.n	800715c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e162      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800715c:	4b90      	ldr	r3, [pc, #576]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0307 	and.w	r3, r3, #7
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	429a      	cmp	r2, r3
 8007168:	d910      	bls.n	800718c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800716a:	4b8d      	ldr	r3, [pc, #564]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f023 0207 	bic.w	r2, r3, #7
 8007172:	498b      	ldr	r1, [pc, #556]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	4313      	orrs	r3, r2
 8007178:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800717a:	4b89      	ldr	r3, [pc, #548]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	429a      	cmp	r2, r3
 8007186:	d001      	beq.n	800718c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e14a      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0302 	and.w	r3, r3, #2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d008      	beq.n	80071aa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007198:	4b82      	ldr	r3, [pc, #520]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	497f      	ldr	r1, [pc, #508]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 80dc 	beq.w	8007370 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d13c      	bne.n	800723a <HAL_RCC_ClockConfig+0xf6>
 80071c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80071c4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80071c8:	fa93 f3a3 	rbit	r3, r3
 80071cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80071ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071d0:	fab3 f383 	clz	r3, r3
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d102      	bne.n	80071ea <HAL_RCC_ClockConfig+0xa6>
 80071e4:	4b6f      	ldr	r3, [pc, #444]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	e00f      	b.n	800720a <HAL_RCC_ClockConfig+0xc6>
 80071ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80071ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071f2:	fa93 f3a3 	rbit	r3, r3
 80071f6:	667b      	str	r3, [r7, #100]	; 0x64
 80071f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80071fc:	663b      	str	r3, [r7, #96]	; 0x60
 80071fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007200:	fa93 f3a3 	rbit	r3, r3
 8007204:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007206:	4b67      	ldr	r3, [pc, #412]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 8007208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800720e:	65ba      	str	r2, [r7, #88]	; 0x58
 8007210:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007212:	fa92 f2a2 	rbit	r2, r2
 8007216:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8007218:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800721a:	fab2 f282 	clz	r2, r2
 800721e:	b2d2      	uxtb	r2, r2
 8007220:	f042 0220 	orr.w	r2, r2, #32
 8007224:	b2d2      	uxtb	r2, r2
 8007226:	f002 021f 	and.w	r2, r2, #31
 800722a:	2101      	movs	r1, #1
 800722c:	fa01 f202 	lsl.w	r2, r1, r2
 8007230:	4013      	ands	r3, r2
 8007232:	2b00      	cmp	r3, #0
 8007234:	d17b      	bne.n	800732e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e0f3      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	2b02      	cmp	r3, #2
 8007240:	d13c      	bne.n	80072bc <HAL_RCC_ClockConfig+0x178>
 8007242:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007246:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007248:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800724a:	fa93 f3a3 	rbit	r3, r3
 800724e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007250:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007252:	fab3 f383 	clz	r3, r3
 8007256:	b2db      	uxtb	r3, r3
 8007258:	095b      	lsrs	r3, r3, #5
 800725a:	b2db      	uxtb	r3, r3
 800725c:	f043 0301 	orr.w	r3, r3, #1
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b01      	cmp	r3, #1
 8007264:	d102      	bne.n	800726c <HAL_RCC_ClockConfig+0x128>
 8007266:	4b4f      	ldr	r3, [pc, #316]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	e00f      	b.n	800728c <HAL_RCC_ClockConfig+0x148>
 800726c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007270:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007274:	fa93 f3a3 	rbit	r3, r3
 8007278:	647b      	str	r3, [r7, #68]	; 0x44
 800727a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800727e:	643b      	str	r3, [r7, #64]	; 0x40
 8007280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007282:	fa93 f3a3 	rbit	r3, r3
 8007286:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007288:	4b46      	ldr	r3, [pc, #280]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 800728a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007290:	63ba      	str	r2, [r7, #56]	; 0x38
 8007292:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007294:	fa92 f2a2 	rbit	r2, r2
 8007298:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800729a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800729c:	fab2 f282 	clz	r2, r2
 80072a0:	b2d2      	uxtb	r2, r2
 80072a2:	f042 0220 	orr.w	r2, r2, #32
 80072a6:	b2d2      	uxtb	r2, r2
 80072a8:	f002 021f 	and.w	r2, r2, #31
 80072ac:	2101      	movs	r1, #1
 80072ae:	fa01 f202 	lsl.w	r2, r1, r2
 80072b2:	4013      	ands	r3, r2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d13a      	bne.n	800732e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e0b2      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
 80072bc:	2302      	movs	r3, #2
 80072be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c2:	fa93 f3a3 	rbit	r3, r3
 80072c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80072c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072ca:	fab3 f383 	clz	r3, r3
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	095b      	lsrs	r3, r3, #5
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	f043 0301 	orr.w	r3, r3, #1
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d102      	bne.n	80072e4 <HAL_RCC_ClockConfig+0x1a0>
 80072de:	4b31      	ldr	r3, [pc, #196]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	e00d      	b.n	8007300 <HAL_RCC_ClockConfig+0x1bc>
 80072e4:	2302      	movs	r3, #2
 80072e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ea:	fa93 f3a3 	rbit	r3, r3
 80072ee:	627b      	str	r3, [r7, #36]	; 0x24
 80072f0:	2302      	movs	r3, #2
 80072f2:	623b      	str	r3, [r7, #32]
 80072f4:	6a3b      	ldr	r3, [r7, #32]
 80072f6:	fa93 f3a3 	rbit	r3, r3
 80072fa:	61fb      	str	r3, [r7, #28]
 80072fc:	4b29      	ldr	r3, [pc, #164]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 80072fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007300:	2202      	movs	r2, #2
 8007302:	61ba      	str	r2, [r7, #24]
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	fa92 f2a2 	rbit	r2, r2
 800730a:	617a      	str	r2, [r7, #20]
  return result;
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	fab2 f282 	clz	r2, r2
 8007312:	b2d2      	uxtb	r2, r2
 8007314:	f042 0220 	orr.w	r2, r2, #32
 8007318:	b2d2      	uxtb	r2, r2
 800731a:	f002 021f 	and.w	r2, r2, #31
 800731e:	2101      	movs	r1, #1
 8007320:	fa01 f202 	lsl.w	r2, r1, r2
 8007324:	4013      	ands	r3, r2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e079      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800732e:	4b1d      	ldr	r3, [pc, #116]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f023 0203 	bic.w	r2, r3, #3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	491a      	ldr	r1, [pc, #104]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 800733c:	4313      	orrs	r3, r2
 800733e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007340:	f7fe fb6e 	bl	8005a20 <HAL_GetTick>
 8007344:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007346:	e00a      	b.n	800735e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007348:	f7fe fb6a 	bl	8005a20 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	f241 3288 	movw	r2, #5000	; 0x1388
 8007356:	4293      	cmp	r3, r2
 8007358:	d901      	bls.n	800735e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e061      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800735e:	4b11      	ldr	r3, [pc, #68]	; (80073a4 <HAL_RCC_ClockConfig+0x260>)
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f003 020c 	and.w	r2, r3, #12
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	429a      	cmp	r2, r3
 800736e:	d1eb      	bne.n	8007348 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007370:	4b0b      	ldr	r3, [pc, #44]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0307 	and.w	r3, r3, #7
 8007378:	683a      	ldr	r2, [r7, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d214      	bcs.n	80073a8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800737e:	4b08      	ldr	r3, [pc, #32]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f023 0207 	bic.w	r2, r3, #7
 8007386:	4906      	ldr	r1, [pc, #24]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	4313      	orrs	r3, r2
 800738c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800738e:	4b04      	ldr	r3, [pc, #16]	; (80073a0 <HAL_RCC_ClockConfig+0x25c>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 0307 	and.w	r3, r3, #7
 8007396:	683a      	ldr	r2, [r7, #0]
 8007398:	429a      	cmp	r2, r3
 800739a:	d005      	beq.n	80073a8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e040      	b.n	8007422 <HAL_RCC_ClockConfig+0x2de>
 80073a0:	40022000 	.word	0x40022000
 80073a4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0304 	and.w	r3, r3, #4
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d008      	beq.n	80073c6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073b4:	4b1d      	ldr	r3, [pc, #116]	; (800742c <HAL_RCC_ClockConfig+0x2e8>)
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	491a      	ldr	r1, [pc, #104]	; (800742c <HAL_RCC_ClockConfig+0x2e8>)
 80073c2:	4313      	orrs	r3, r2
 80073c4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 0308 	and.w	r3, r3, #8
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d009      	beq.n	80073e6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073d2:	4b16      	ldr	r3, [pc, #88]	; (800742c <HAL_RCC_ClockConfig+0x2e8>)
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	4912      	ldr	r1, [pc, #72]	; (800742c <HAL_RCC_ClockConfig+0x2e8>)
 80073e2:	4313      	orrs	r3, r2
 80073e4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80073e6:	f000 f829 	bl	800743c <HAL_RCC_GetSysClockFreq>
 80073ea:	4601      	mov	r1, r0
 80073ec:	4b0f      	ldr	r3, [pc, #60]	; (800742c <HAL_RCC_ClockConfig+0x2e8>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073f4:	22f0      	movs	r2, #240	; 0xf0
 80073f6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073f8:	693a      	ldr	r2, [r7, #16]
 80073fa:	fa92 f2a2 	rbit	r2, r2
 80073fe:	60fa      	str	r2, [r7, #12]
  return result;
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	fab2 f282 	clz	r2, r2
 8007406:	b2d2      	uxtb	r2, r2
 8007408:	40d3      	lsrs	r3, r2
 800740a:	4a09      	ldr	r2, [pc, #36]	; (8007430 <HAL_RCC_ClockConfig+0x2ec>)
 800740c:	5cd3      	ldrb	r3, [r2, r3]
 800740e:	fa21 f303 	lsr.w	r3, r1, r3
 8007412:	4a08      	ldr	r2, [pc, #32]	; (8007434 <HAL_RCC_ClockConfig+0x2f0>)
 8007414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007416:	4b08      	ldr	r3, [pc, #32]	; (8007438 <HAL_RCC_ClockConfig+0x2f4>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4618      	mov	r0, r3
 800741c:	f7fe fabe 	bl	800599c <HAL_InitTick>
  
  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3778      	adds	r7, #120	; 0x78
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	40021000 	.word	0x40021000
 8007430:	0800a51c 	.word	0x0800a51c
 8007434:	20000000 	.word	0x20000000
 8007438:	20000004 	.word	0x20000004

0800743c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800743c:	b480      	push	{r7}
 800743e:	b08b      	sub	sp, #44	; 0x2c
 8007440:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007442:	2300      	movs	r3, #0
 8007444:	61fb      	str	r3, [r7, #28]
 8007446:	2300      	movs	r3, #0
 8007448:	61bb      	str	r3, [r7, #24]
 800744a:	2300      	movs	r3, #0
 800744c:	627b      	str	r3, [r7, #36]	; 0x24
 800744e:	2300      	movs	r3, #0
 8007450:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8007456:	4b2a      	ldr	r3, [pc, #168]	; (8007500 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800745c:	69fb      	ldr	r3, [r7, #28]
 800745e:	f003 030c 	and.w	r3, r3, #12
 8007462:	2b04      	cmp	r3, #4
 8007464:	d002      	beq.n	800746c <HAL_RCC_GetSysClockFreq+0x30>
 8007466:	2b08      	cmp	r3, #8
 8007468:	d003      	beq.n	8007472 <HAL_RCC_GetSysClockFreq+0x36>
 800746a:	e03f      	b.n	80074ec <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800746c:	4b25      	ldr	r3, [pc, #148]	; (8007504 <HAL_RCC_GetSysClockFreq+0xc8>)
 800746e:	623b      	str	r3, [r7, #32]
      break;
 8007470:	e03f      	b.n	80074f2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007478:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800747c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800747e:	68ba      	ldr	r2, [r7, #8]
 8007480:	fa92 f2a2 	rbit	r2, r2
 8007484:	607a      	str	r2, [r7, #4]
  return result;
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	fab2 f282 	clz	r2, r2
 800748c:	b2d2      	uxtb	r2, r2
 800748e:	40d3      	lsrs	r3, r2
 8007490:	4a1d      	ldr	r2, [pc, #116]	; (8007508 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007492:	5cd3      	ldrb	r3, [r2, r3]
 8007494:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007496:	4b1a      	ldr	r3, [pc, #104]	; (8007500 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749a:	f003 030f 	and.w	r3, r3, #15
 800749e:	220f      	movs	r2, #15
 80074a0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	fa92 f2a2 	rbit	r2, r2
 80074a8:	60fa      	str	r2, [r7, #12]
  return result;
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	fab2 f282 	clz	r2, r2
 80074b0:	b2d2      	uxtb	r2, r2
 80074b2:	40d3      	lsrs	r3, r2
 80074b4:	4a15      	ldr	r2, [pc, #84]	; (800750c <HAL_RCC_GetSysClockFreq+0xd0>)
 80074b6:	5cd3      	ldrb	r3, [r2, r3]
 80074b8:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80074c4:	4a0f      	ldr	r2, [pc, #60]	; (8007504 <HAL_RCC_GetSysClockFreq+0xc8>)
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	fb02 f303 	mul.w	r3, r2, r3
 80074d2:	627b      	str	r3, [r7, #36]	; 0x24
 80074d4:	e007      	b.n	80074e6 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80074d6:	4a0b      	ldr	r2, [pc, #44]	; (8007504 <HAL_RCC_GetSysClockFreq+0xc8>)
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	fbb2 f2f3 	udiv	r2, r2, r3
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	fb02 f303 	mul.w	r3, r2, r3
 80074e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80074e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e8:	623b      	str	r3, [r7, #32]
      break;
 80074ea:	e002      	b.n	80074f2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80074ec:	4b05      	ldr	r3, [pc, #20]	; (8007504 <HAL_RCC_GetSysClockFreq+0xc8>)
 80074ee:	623b      	str	r3, [r7, #32]
      break;
 80074f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80074f2:	6a3b      	ldr	r3, [r7, #32]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	372c      	adds	r7, #44	; 0x2c
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bc80      	pop	{r7}
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40021000 	.word	0x40021000
 8007504:	007a1200 	.word	0x007a1200
 8007508:	0800a534 	.word	0x0800a534
 800750c:	0800a544 	.word	0x0800a544

08007510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007510:	b480      	push	{r7}
 8007512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007514:	4b02      	ldr	r3, [pc, #8]	; (8007520 <HAL_RCC_GetHCLKFreq+0x10>)
 8007516:	681b      	ldr	r3, [r3, #0]
}
 8007518:	4618      	mov	r0, r3
 800751a:	46bd      	mov	sp, r7
 800751c:	bc80      	pop	{r7}
 800751e:	4770      	bx	lr
 8007520:	20000000 	.word	0x20000000

08007524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b082      	sub	sp, #8
 8007528:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800752a:	f7ff fff1 	bl	8007510 <HAL_RCC_GetHCLKFreq>
 800752e:	4601      	mov	r1, r0
 8007530:	4b0b      	ldr	r3, [pc, #44]	; (8007560 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007538:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800753c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	fa92 f2a2 	rbit	r2, r2
 8007544:	603a      	str	r2, [r7, #0]
  return result;
 8007546:	683a      	ldr	r2, [r7, #0]
 8007548:	fab2 f282 	clz	r2, r2
 800754c:	b2d2      	uxtb	r2, r2
 800754e:	40d3      	lsrs	r3, r2
 8007550:	4a04      	ldr	r2, [pc, #16]	; (8007564 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007552:	5cd3      	ldrb	r3, [r2, r3]
 8007554:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007558:	4618      	mov	r0, r3
 800755a:	3708      	adds	r7, #8
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}
 8007560:	40021000 	.word	0x40021000
 8007564:	0800a52c 	.word	0x0800a52c

08007568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800756e:	f7ff ffcf 	bl	8007510 <HAL_RCC_GetHCLKFreq>
 8007572:	4601      	mov	r1, r0
 8007574:	4b0b      	ldr	r3, [pc, #44]	; (80075a4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800757c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007580:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	fa92 f2a2 	rbit	r2, r2
 8007588:	603a      	str	r2, [r7, #0]
  return result;
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	fab2 f282 	clz	r2, r2
 8007590:	b2d2      	uxtb	r2, r2
 8007592:	40d3      	lsrs	r3, r2
 8007594:	4a04      	ldr	r2, [pc, #16]	; (80075a8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007596:	5cd3      	ldrb	r3, [r2, r3]
 8007598:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800759c:	4618      	mov	r0, r3
 800759e:	3708      	adds	r7, #8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	40021000 	.word	0x40021000
 80075a8:	0800a52c 	.word	0x0800a52c

080075ac <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b092      	sub	sp, #72	; 0x48
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80075b4:	2300      	movs	r3, #0
 80075b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80075bc:	2300      	movs	r3, #0
 80075be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f000 80d4 	beq.w	8007778 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075d0:	4b4e      	ldr	r3, [pc, #312]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d10e      	bne.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075dc:	4b4b      	ldr	r3, [pc, #300]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075de:	69db      	ldr	r3, [r3, #28]
 80075e0:	4a4a      	ldr	r2, [pc, #296]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075e6:	61d3      	str	r3, [r2, #28]
 80075e8:	4b48      	ldr	r3, [pc, #288]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075ea:	69db      	ldr	r3, [r3, #28]
 80075ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075f0:	60bb      	str	r3, [r7, #8]
 80075f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075f4:	2301      	movs	r3, #1
 80075f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075fa:	4b45      	ldr	r3, [pc, #276]	; (8007710 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007602:	2b00      	cmp	r3, #0
 8007604:	d118      	bne.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007606:	4b42      	ldr	r3, [pc, #264]	; (8007710 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a41      	ldr	r2, [pc, #260]	; (8007710 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800760c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007610:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007612:	f7fe fa05 	bl	8005a20 <HAL_GetTick>
 8007616:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007618:	e008      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800761a:	f7fe fa01 	bl	8005a20 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b64      	cmp	r3, #100	; 0x64
 8007626:	d901      	bls.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e1d6      	b.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800762c:	4b38      	ldr	r3, [pc, #224]	; (8007710 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0f0      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007638:	4b34      	ldr	r3, [pc, #208]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800763a:	6a1b      	ldr	r3, [r3, #32]
 800763c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007640:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007644:	2b00      	cmp	r3, #0
 8007646:	f000 8084 	beq.w	8007752 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007652:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007654:	429a      	cmp	r2, r3
 8007656:	d07c      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007658:	4b2c      	ldr	r3, [pc, #176]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800765a:	6a1b      	ldr	r3, [r3, #32]
 800765c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007660:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007662:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007666:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766a:	fa93 f3a3 	rbit	r3, r3
 800766e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007672:	fab3 f383 	clz	r3, r3
 8007676:	b2db      	uxtb	r3, r3
 8007678:	461a      	mov	r2, r3
 800767a:	4b26      	ldr	r3, [pc, #152]	; (8007714 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800767c:	4413      	add	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	461a      	mov	r2, r3
 8007682:	2301      	movs	r3, #1
 8007684:	6013      	str	r3, [r2, #0]
 8007686:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800768a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800768c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768e:	fa93 f3a3 	rbit	r3, r3
 8007692:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8007694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007696:	fab3 f383 	clz	r3, r3
 800769a:	b2db      	uxtb	r3, r3
 800769c:	461a      	mov	r2, r3
 800769e:	4b1d      	ldr	r3, [pc, #116]	; (8007714 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80076a0:	4413      	add	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	461a      	mov	r2, r3
 80076a6:	2300      	movs	r3, #0
 80076a8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80076aa:	4a18      	ldr	r2, [pc, #96]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ae:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80076b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076b2:	f003 0301 	and.w	r3, r3, #1
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d04b      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ba:	f7fe f9b1 	bl	8005a20 <HAL_GetTick>
 80076be:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076c0:	e00a      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076c2:	f7fe f9ad 	bl	8005a20 <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d901      	bls.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e180      	b.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80076d8:	2302      	movs	r3, #2
 80076da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076de:	fa93 f3a3 	rbit	r3, r3
 80076e2:	627b      	str	r3, [r7, #36]	; 0x24
 80076e4:	2302      	movs	r3, #2
 80076e6:	623b      	str	r3, [r7, #32]
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	fa93 f3a3 	rbit	r3, r3
 80076ee:	61fb      	str	r3, [r7, #28]
  return result;
 80076f0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076f2:	fab3 f383 	clz	r3, r3
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	095b      	lsrs	r3, r3, #5
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	f043 0302 	orr.w	r3, r3, #2
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b02      	cmp	r3, #2
 8007704:	d108      	bne.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007706:	4b01      	ldr	r3, [pc, #4]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	e00d      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800770c:	40021000 	.word	0x40021000
 8007710:	40007000 	.word	0x40007000
 8007714:	10908100 	.word	0x10908100
 8007718:	2302      	movs	r3, #2
 800771a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	fa93 f3a3 	rbit	r3, r3
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	4b9a      	ldr	r3, [pc, #616]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007728:	2202      	movs	r2, #2
 800772a:	613a      	str	r2, [r7, #16]
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	fa92 f2a2 	rbit	r2, r2
 8007732:	60fa      	str	r2, [r7, #12]
  return result;
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	fab2 f282 	clz	r2, r2
 800773a:	b2d2      	uxtb	r2, r2
 800773c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007740:	b2d2      	uxtb	r2, r2
 8007742:	f002 021f 	and.w	r2, r2, #31
 8007746:	2101      	movs	r1, #1
 8007748:	fa01 f202 	lsl.w	r2, r1, r2
 800774c:	4013      	ands	r3, r2
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0b7      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007752:	4b8f      	ldr	r3, [pc, #572]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007754:	6a1b      	ldr	r3, [r3, #32]
 8007756:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	498c      	ldr	r1, [pc, #560]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007760:	4313      	orrs	r3, r2
 8007762:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007764:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007768:	2b01      	cmp	r3, #1
 800776a:	d105      	bne.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800776c:	4b88      	ldr	r3, [pc, #544]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800776e:	69db      	ldr	r3, [r3, #28]
 8007770:	4a87      	ldr	r2, [pc, #540]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007772:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007776:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b00      	cmp	r3, #0
 8007782:	d008      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007784:	4b82      	ldr	r3, [pc, #520]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007788:	f023 0203 	bic.w	r2, r3, #3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	497f      	ldr	r1, [pc, #508]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007792:	4313      	orrs	r3, r2
 8007794:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f003 0302 	and.w	r3, r3, #2
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d008      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077a2:	4b7b      	ldr	r3, [pc, #492]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	4978      	ldr	r1, [pc, #480]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d008      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80077c0:	4b73      	ldr	r3, [pc, #460]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	4970      	ldr	r1, [pc, #448]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0320 	and.w	r3, r3, #32
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d008      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077de:	4b6c      	ldr	r3, [pc, #432]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e2:	f023 0210 	bic.w	r2, r3, #16
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	69db      	ldr	r3, [r3, #28]
 80077ea:	4969      	ldr	r1, [pc, #420]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077ec:	4313      	orrs	r3, r2
 80077ee:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d008      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80077fc:	4b64      	ldr	r3, [pc, #400]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007808:	4961      	ldr	r1, [pc, #388]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800780a:	4313      	orrs	r3, r2
 800780c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007816:	2b00      	cmp	r3, #0
 8007818:	d008      	beq.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800781a:	4b5d      	ldr	r3, [pc, #372]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800781c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800781e:	f023 0220 	bic.w	r2, r3, #32
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	495a      	ldr	r1, [pc, #360]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007828:	4313      	orrs	r3, r2
 800782a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d008      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007838:	4b55      	ldr	r3, [pc, #340]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800783a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800783c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007844:	4952      	ldr	r1, [pc, #328]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007846:	4313      	orrs	r3, r2
 8007848:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 0308 	and.w	r3, r3, #8
 8007852:	2b00      	cmp	r3, #0
 8007854:	d008      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007856:	4b4e      	ldr	r3, [pc, #312]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	494b      	ldr	r1, [pc, #300]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007864:	4313      	orrs	r3, r2
 8007866:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0310 	and.w	r3, r3, #16
 8007870:	2b00      	cmp	r3, #0
 8007872:	d008      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007874:	4b46      	ldr	r3, [pc, #280]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007878:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	699b      	ldr	r3, [r3, #24]
 8007880:	4943      	ldr	r1, [pc, #268]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007882:	4313      	orrs	r3, r2
 8007884:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800788e:	2b00      	cmp	r3, #0
 8007890:	d008      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007892:	4b3f      	ldr	r3, [pc, #252]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800789e:	493c      	ldr	r1, [pc, #240]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078a0:	4313      	orrs	r3, r2
 80078a2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d008      	beq.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80078b0:	4b37      	ldr	r3, [pc, #220]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078bc:	4934      	ldr	r1, [pc, #208]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078be:	4313      	orrs	r3, r2
 80078c0:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d008      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80078ce:	4b30      	ldr	r3, [pc, #192]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078da:	492d      	ldr	r1, [pc, #180]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078dc:	4313      	orrs	r3, r2
 80078de:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d008      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80078ec:	4b28      	ldr	r3, [pc, #160]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f8:	4925      	ldr	r1, [pc, #148]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007906:	2b00      	cmp	r3, #0
 8007908:	d008      	beq.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800790a:	4b21      	ldr	r3, [pc, #132]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800790c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800790e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007916:	491e      	ldr	r1, [pc, #120]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007918:	4313      	orrs	r3, r2
 800791a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007924:	2b00      	cmp	r3, #0
 8007926:	d008      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8007928:	4b19      	ldr	r3, [pc, #100]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800792a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800792c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007934:	4916      	ldr	r1, [pc, #88]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007936:	4313      	orrs	r3, r2
 8007938:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007942:	2b00      	cmp	r3, #0
 8007944:	d008      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8007946:	4b12      	ldr	r3, [pc, #72]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800794a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007952:	490f      	ldr	r1, [pc, #60]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007954:	4313      	orrs	r3, r2
 8007956:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d008      	beq.n	8007976 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007964:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007968:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007970:	4907      	ldr	r1, [pc, #28]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007972:	4313      	orrs	r3, r2
 8007974:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00c      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8007982:	4b03      	ldr	r3, [pc, #12]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007986:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	e002      	b.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800798e:	bf00      	nop
 8007990:	40021000 	.word	0x40021000
 8007994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007996:	4913      	ldr	r1, [pc, #76]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007998:	4313      	orrs	r3, r2
 800799a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d008      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80079a8:	4b0e      	ldr	r3, [pc, #56]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079b4:	490b      	ldr	r1, [pc, #44]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079b6:	4313      	orrs	r3, r2
 80079b8:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d008      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80079c6:	4b07      	ldr	r3, [pc, #28]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ca:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079d2:	4904      	ldr	r1, [pc, #16]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079d4:	4313      	orrs	r3, r2
 80079d6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3748      	adds	r7, #72	; 0x48
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	40021000 	.word	0x40021000

080079e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80079e8:	b480      	push	{r7}
 80079ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80079ec:	e7fe      	b.n	80079ec <NMI_Handler+0x4>

080079ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80079ee:	b480      	push	{r7}
 80079f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80079f2:	e7fe      	b.n	80079f2 <HardFault_Handler+0x4>

080079f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80079f4:	b480      	push	{r7}
 80079f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80079f8:	e7fe      	b.n	80079f8 <MemManage_Handler+0x4>

080079fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80079fa:	b480      	push	{r7}
 80079fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80079fe:	e7fe      	b.n	80079fe <BusFault_Handler+0x4>

08007a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007a00:	b480      	push	{r7}
 8007a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007a04:	e7fe      	b.n	8007a04 <UsageFault_Handler+0x4>

08007a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007a06:	b480      	push	{r7}
 8007a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007a0a:	bf00      	nop
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bc80      	pop	{r7}
 8007a10:	4770      	bx	lr

08007a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007a12:	b480      	push	{r7}
 8007a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007a16:	bf00      	nop
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr

08007a1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007a22:	bf00      	nop
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bc80      	pop	{r7}
 8007a28:	4770      	bx	lr
	...

08007a2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007a30:	4802      	ldr	r0, [pc, #8]	; (8007a3c <DMA1_Channel1_IRQHandler+0x10>)
 8007a32:	f7fa fe3d 	bl	80026b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007a36:	bf00      	nop
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20000194 	.word	0x20000194

08007a40 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8007a44:	4802      	ldr	r0, [pc, #8]	; (8007a50 <DMA1_Channel6_IRQHandler+0x10>)
 8007a46:	f7fa fe33 	bl	80026b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8007a4a:	bf00      	nop
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	20000298 	.word	0x20000298

08007a54 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8007a58:	4802      	ldr	r0, [pc, #8]	; (8007a64 <DMA1_Channel7_IRQHandler+0x10>)
 8007a5a:	f7fa fe29 	bl	80026b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8007a5e:	bf00      	nop
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	20000254 	.word	0x20000254

08007a68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007a6c:	4802      	ldr	r0, [pc, #8]	; (8007a78 <TIM3_IRQHandler+0x10>)
 8007a6e:	f7fb fa7f 	bl	8002f70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007a72:	bf00      	nop
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	200000e8 	.word	0x200000e8

08007a7c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8007a80:	4802      	ldr	r0, [pc, #8]	; (8007a8c <I2C1_EV_IRQHandler+0x10>)
 8007a82:	f7fc fc59 	bl	8004338 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8007a86:	bf00      	nop
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	200001d8 	.word	0x200001d8

08007a90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007a94:	4802      	ldr	r0, [pc, #8]	; (8007aa0 <USART1_IRQHandler+0x10>)
 8007a96:	f000 fb79 	bl	800818c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007a9a:	bf00      	nop
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20000368 	.word	0x20000368

08007aa4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007aa8:	4802      	ldr	r0, [pc, #8]	; (8007ab4 <USART2_IRQHandler+0x10>)
 8007aaa:	f000 fb6f 	bl	800818c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007aae:	bf00      	nop
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	200003ec 	.word	0x200003ec

08007ab8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8007abc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007ac0:	f7fa fcc2 	bl	8002448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007ac4:	bf00      	nop
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8007acc:	4802      	ldr	r0, [pc, #8]	; (8007ad8 <SPI3_IRQHandler+0x10>)
 8007ace:	f000 f91d 	bl	8007d0c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8007ad2:	bf00      	nop
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	200002dc 	.word	0x200002dc

08007adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007ae4:	4a14      	ldr	r2, [pc, #80]	; (8007b38 <_sbrk+0x5c>)
 8007ae6:	4b15      	ldr	r3, [pc, #84]	; (8007b3c <_sbrk+0x60>)
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007af0:	4b13      	ldr	r3, [pc, #76]	; (8007b40 <_sbrk+0x64>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d102      	bne.n	8007afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007af8:	4b11      	ldr	r3, [pc, #68]	; (8007b40 <_sbrk+0x64>)
 8007afa:	4a12      	ldr	r2, [pc, #72]	; (8007b44 <_sbrk+0x68>)
 8007afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007afe:	4b10      	ldr	r3, [pc, #64]	; (8007b40 <_sbrk+0x64>)
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4413      	add	r3, r2
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d207      	bcs.n	8007b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007b0c:	f002 f858 	bl	8009bc0 <__errno>
 8007b10:	4603      	mov	r3, r0
 8007b12:	220c      	movs	r2, #12
 8007b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007b16:	f04f 33ff 	mov.w	r3, #4294967295
 8007b1a:	e009      	b.n	8007b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007b1c:	4b08      	ldr	r3, [pc, #32]	; (8007b40 <_sbrk+0x64>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007b22:	4b07      	ldr	r3, [pc, #28]	; (8007b40 <_sbrk+0x64>)
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4413      	add	r3, r2
 8007b2a:	4a05      	ldr	r2, [pc, #20]	; (8007b40 <_sbrk+0x64>)
 8007b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3718      	adds	r7, #24
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	20010000 	.word	0x20010000
 8007b3c:	00000400 	.word	0x00000400
 8007b40:	2000013c 	.word	0x2000013c
 8007b44:	200017c8 	.word	0x200017c8

08007b48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e0c1      	b.n	8007cde <HAL_SPI_Init+0x196>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d108      	bne.n	8007b74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b6a:	d009      	beq.n	8007b80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	61da      	str	r2, [r3, #28]
 8007b72:	e005      	b.n	8007b80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d12a      	bne.n	8007be8 <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a52      	ldr	r2, [pc, #328]	; (8007ce8 <HAL_SPI_Init+0x1a0>)
 8007b9e:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a52      	ldr	r2, [pc, #328]	; (8007cec <HAL_SPI_Init+0x1a4>)
 8007ba4:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a51      	ldr	r2, [pc, #324]	; (8007cf0 <HAL_SPI_Init+0x1a8>)
 8007baa:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a51      	ldr	r2, [pc, #324]	; (8007cf4 <HAL_SPI_Init+0x1ac>)
 8007bb0:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a50      	ldr	r2, [pc, #320]	; (8007cf8 <HAL_SPI_Init+0x1b0>)
 8007bb6:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a50      	ldr	r2, [pc, #320]	; (8007cfc <HAL_SPI_Init+0x1b4>)
 8007bbc:	679a      	str	r2, [r3, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a4f      	ldr	r2, [pc, #316]	; (8007d00 <HAL_SPI_Init+0x1b8>)
 8007bc2:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a4f      	ldr	r2, [pc, #316]	; (8007d04 <HAL_SPI_Init+0x1bc>)
 8007bc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (hspi->MspInitCallback == NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d103      	bne.n	8007bde <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a4b      	ldr	r2, [pc, #300]	; (8007d08 <HAL_SPI_Init+0x1c0>)
 8007bda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2202      	movs	r2, #2
 8007bec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bfe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c08:	d902      	bls.n	8007c10 <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	60fb      	str	r3, [r7, #12]
 8007c0e:	e002      	b.n	8007c16 <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	68db      	ldr	r3, [r3, #12]
 8007c1a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007c1e:	d007      	beq.n	8007c30 <HAL_SPI_Init+0xe8>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c28:	d002      	beq.n	8007c30 <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007c40:	431a      	orrs	r2, r3
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	f003 0302 	and.w	r3, r3, #2
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	695b      	ldr	r3, [r3, #20]
 8007c50:	f003 0301 	and.w	r3, r3, #1
 8007c54:	431a      	orrs	r2, r3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	699b      	ldr	r3, [r3, #24]
 8007c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c5e:	431a      	orrs	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007c68:	431a      	orrs	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c72:	ea42 0103 	orr.w	r1, r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c7a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	0c1b      	lsrs	r3, r3, #16
 8007c8c:	f003 0204 	and.w	r2, r3, #4
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c94:	f003 0310 	and.w	r3, r3, #16
 8007c98:	431a      	orrs	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c9e:	f003 0308 	and.w	r3, r3, #8
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007cac:	ea42 0103 	orr.w	r1, r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	69da      	ldr	r2, [r3, #28]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ccc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	08007f0d 	.word	0x08007f0d
 8007cec:	08007f1f 	.word	0x08007f1f
 8007cf0:	08007f31 	.word	0x08007f31
 8007cf4:	08007f43 	.word	0x08007f43
 8007cf8:	08007f55 	.word	0x08007f55
 8007cfc:	08007f67 	.word	0x08007f67
 8007d00:	08007f79 	.word	0x08007f79
 8007d04:	08007f8b 	.word	0x08007f8b
 8007d08:	08005ea5 	.word	0x08005ea5

08007d0c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b088      	sub	sp, #32
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	099b      	lsrs	r3, r3, #6
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d10f      	bne.n	8007d50 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007d30:	69bb      	ldr	r3, [r7, #24]
 8007d32:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00a      	beq.n	8007d50 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	099b      	lsrs	r3, r3, #6
 8007d3e:	f003 0301 	and.w	r3, r3, #1
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d004      	beq.n	8007d50 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	4798      	blx	r3
    return;
 8007d4e:	e0d8      	b.n	8007f02 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	085b      	lsrs	r3, r3, #1
 8007d54:	f003 0301 	and.w	r3, r3, #1
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00a      	beq.n	8007d72 <HAL_SPI_IRQHandler+0x66>
 8007d5c:	69fb      	ldr	r3, [r7, #28]
 8007d5e:	09db      	lsrs	r3, r3, #7
 8007d60:	f003 0301 	and.w	r3, r3, #1
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d004      	beq.n	8007d72 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	4798      	blx	r3
    return;
 8007d70:	e0c7      	b.n	8007f02 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	095b      	lsrs	r3, r3, #5
 8007d76:	f003 0301 	and.w	r3, r3, #1
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10c      	bne.n	8007d98 <HAL_SPI_IRQHandler+0x8c>
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	099b      	lsrs	r3, r3, #6
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d106      	bne.n	8007d98 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	0a1b      	lsrs	r3, r3, #8
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f000 80b5 	beq.w	8007f02 <HAL_SPI_IRQHandler+0x1f6>
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	095b      	lsrs	r3, r3, #5
 8007d9c:	f003 0301 	and.w	r3, r3, #1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f000 80ae 	beq.w	8007f02 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	099b      	lsrs	r3, r3, #6
 8007daa:	f003 0301 	and.w	r3, r3, #1
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d023      	beq.n	8007dfa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b03      	cmp	r3, #3
 8007dbc:	d011      	beq.n	8007de2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dc2:	f043 0204 	orr.w	r2, r3, #4
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	617b      	str	r3, [r7, #20]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	617b      	str	r3, [r7, #20]
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	e00b      	b.n	8007dfa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007de2:	2300      	movs	r3, #0
 8007de4:	613b      	str	r3, [r7, #16]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	613b      	str	r3, [r7, #16]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	613b      	str	r3, [r7, #16]
 8007df6:	693b      	ldr	r3, [r7, #16]
        return;
 8007df8:	e083      	b.n	8007f02 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	095b      	lsrs	r3, r3, #5
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d014      	beq.n	8007e30 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e0a:	f043 0201 	orr.w	r2, r3, #1
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007e12:	2300      	movs	r3, #0
 8007e14:	60fb      	str	r3, [r7, #12]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	60fb      	str	r3, [r7, #12]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	0a1b      	lsrs	r3, r3, #8
 8007e34:	f003 0301 	and.w	r3, r3, #1
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00c      	beq.n	8007e56 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e40:	f043 0208 	orr.w	r2, r3, #8
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007e48:	2300      	movs	r3, #0
 8007e4a:	60bb      	str	r3, [r7, #8]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	60bb      	str	r3, [r7, #8]
 8007e54:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d050      	beq.n	8007f00 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e6c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007e76:	69fb      	ldr	r3, [r7, #28]
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d104      	bne.n	8007e8a <HAL_SPI_IRQHandler+0x17e>
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	f003 0301 	and.w	r3, r3, #1
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d034      	beq.n	8007ef4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	685a      	ldr	r2, [r3, #4]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 0203 	bic.w	r2, r2, #3
 8007e98:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d011      	beq.n	8007ec6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ea6:	4a18      	ldr	r2, [pc, #96]	; (8007f08 <HAL_SPI_IRQHandler+0x1fc>)
 8007ea8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7fa fbc0 	bl	8002634 <HAL_DMA_Abort_IT>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d005      	beq.n	8007ec6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ebe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d017      	beq.n	8007efe <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ed2:	4a0d      	ldr	r2, [pc, #52]	; (8007f08 <HAL_SPI_IRQHandler+0x1fc>)
 8007ed4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fa fbaa 	bl	8002634 <HAL_DMA_Abort_IT>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00b      	beq.n	8007efe <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8007ef2:	e004      	b.n	8007efe <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007efc:	e000      	b.n	8007f00 <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 8007efe:	bf00      	nop
    return;
 8007f00:	bf00      	nop
  }
}
 8007f02:	3720      	adds	r7, #32
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	08007f9d 	.word	0x08007f9d

08007f0c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007f14:	bf00      	nop
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bc80      	pop	{r7}
 8007f1c:	4770      	bx	lr

08007f1e <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b083      	sub	sp, #12
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007f26:	bf00      	nop
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bc80      	pop	{r7}
 8007f2e:	4770      	bx	lr

08007f30 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bc80      	pop	{r7}
 8007f40:	4770      	bx	lr

08007f42 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f42:	b480      	push	{r7}
 8007f44:	b083      	sub	sp, #12
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007f4a:	bf00      	nop
 8007f4c:	370c      	adds	r7, #12
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bc80      	pop	{r7}
 8007f52:	4770      	bx	lr

08007f54 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bc80      	pop	{r7}
 8007f64:	4770      	bx	lr

08007f66 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b083      	sub	sp, #12
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007f6e:	bf00      	nop
 8007f70:	370c      	adds	r7, #12
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bc80      	pop	{r7}
 8007f76:	4770      	bx	lr

08007f78 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bc80      	pop	{r7}
 8007f88:	4770      	bx	lr

08007f8a <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f8a:	b480      	push	{r7}
 8007f8c:	b083      	sub	sp, #12
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8007f92:	bf00      	nop
 8007f94:	370c      	adds	r7, #12
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bc80      	pop	{r7}
 8007f9a:	4770      	bx	lr

08007f9c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007fbc:	68f8      	ldr	r0, [r7, #12]
 8007fbe:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007fc0:	bf00      	nop
 8007fc2:	3710      	adds	r7, #16
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d101      	bne.n	8007fda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e040      	b.n	800805c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d106      	bne.n	8007ff0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7fd ffcc 	bl	8005f88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2224      	movs	r2, #36	; 0x24
 8007ff4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f022 0201 	bic.w	r2, r2, #1
 8008004:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 fbbc 	bl	8008784 <UART_SetConfig>
 800800c:	4603      	mov	r3, r0
 800800e:	2b01      	cmp	r3, #1
 8008010:	d101      	bne.n	8008016 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e022      	b.n	800805c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 fd86 	bl	8008b30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	685a      	ldr	r2, [r3, #4]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008032:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689a      	ldr	r2, [r3, #8]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008042:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f042 0201 	orr.w	r2, r2, #1
 8008052:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fe0c 	bl	8008c72 <UART_CheckIdleState>
 800805a:	4603      	mov	r3, r0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b08a      	sub	sp, #40	; 0x28
 8008068:	af02      	add	r7, sp, #8
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	603b      	str	r3, [r7, #0]
 8008070:	4613      	mov	r3, r2
 8008072:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008078:	2b20      	cmp	r3, #32
 800807a:	f040 8082 	bne.w	8008182 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d002      	beq.n	800808a <HAL_UART_Transmit+0x26>
 8008084:	88fb      	ldrh	r3, [r7, #6]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d101      	bne.n	800808e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e07a      	b.n	8008184 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008094:	2b01      	cmp	r3, #1
 8008096:	d101      	bne.n	800809c <HAL_UART_Transmit+0x38>
 8008098:	2302      	movs	r3, #2
 800809a:	e073      	b.n	8008184 <HAL_UART_Transmit+0x120>
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2221      	movs	r2, #33	; 0x21
 80080b0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080b2:	f7fd fcb5 	bl	8005a20 <HAL_GetTick>
 80080b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	88fa      	ldrh	r2, [r7, #6]
 80080bc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	88fa      	ldrh	r2, [r7, #6]
 80080c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080d0:	d108      	bne.n	80080e4 <HAL_UART_Transmit+0x80>
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d104      	bne.n	80080e4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80080da:	2300      	movs	r3, #0
 80080dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	61bb      	str	r3, [r7, #24]
 80080e2:	e003      	b.n	80080ec <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080e8:	2300      	movs	r3, #0
 80080ea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80080f4:	e02d      	b.n	8008152 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	2200      	movs	r2, #0
 80080fe:	2180      	movs	r1, #128	; 0x80
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f000 fdff 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d001      	beq.n	8008110 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800810c:	2303      	movs	r3, #3
 800810e:	e039      	b.n	8008184 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d10b      	bne.n	800812e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	881a      	ldrh	r2, [r3, #0]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008122:	b292      	uxth	r2, r2
 8008124:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	3302      	adds	r3, #2
 800812a:	61bb      	str	r3, [r7, #24]
 800812c:	e008      	b.n	8008140 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	781a      	ldrb	r2, [r3, #0]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	b292      	uxth	r2, r2
 8008138:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	3301      	adds	r3, #1
 800813e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008146:	b29b      	uxth	r3, r3
 8008148:	3b01      	subs	r3, #1
 800814a:	b29a      	uxth	r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008158:	b29b      	uxth	r3, r3
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1cb      	bne.n	80080f6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	9300      	str	r3, [sp, #0]
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	2200      	movs	r2, #0
 8008166:	2140      	movs	r1, #64	; 0x40
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f000 fdcb 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008174:	2303      	movs	r3, #3
 8008176:	e005      	b.n	8008184 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2220      	movs	r2, #32
 800817c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	e000      	b.n	8008184 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008182:	2302      	movs	r3, #2
  }
}
 8008184:	4618      	mov	r0, r3
 8008186:	3720      	adds	r7, #32
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b0ba      	sub	sp, #232	; 0xe8
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	69db      	ldr	r3, [r3, #28]
 800819a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80081b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80081b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80081ba:	4013      	ands	r3, r2
 80081bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80081c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d115      	bne.n	80081f4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80081c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081cc:	f003 0320 	and.w	r3, r3, #32
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d00f      	beq.n	80081f4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80081d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081d8:	f003 0320 	and.w	r3, r3, #32
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d009      	beq.n	80081f4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 82a3 	beq.w	8008730 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	4798      	blx	r3
      }
      return;
 80081f2:	e29d      	b.n	8008730 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80081f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 8117 	beq.w	800842c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80081fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d106      	bne.n	8008218 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800820a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800820e:	4b85      	ldr	r3, [pc, #532]	; (8008424 <HAL_UART_IRQHandler+0x298>)
 8008210:	4013      	ands	r3, r2
 8008212:	2b00      	cmp	r3, #0
 8008214:	f000 810a 	beq.w	800842c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821c:	f003 0301 	and.w	r3, r3, #1
 8008220:	2b00      	cmp	r3, #0
 8008222:	d011      	beq.n	8008248 <HAL_UART_IRQHandler+0xbc>
 8008224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00b      	beq.n	8008248 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2201      	movs	r2, #1
 8008236:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800823e:	f043 0201 	orr.w	r2, r3, #1
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800824c:	f003 0302 	and.w	r3, r3, #2
 8008250:	2b00      	cmp	r3, #0
 8008252:	d011      	beq.n	8008278 <HAL_UART_IRQHandler+0xec>
 8008254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008258:	f003 0301 	and.w	r3, r3, #1
 800825c:	2b00      	cmp	r3, #0
 800825e:	d00b      	beq.n	8008278 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2202      	movs	r2, #2
 8008266:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800826e:	f043 0204 	orr.w	r2, r3, #4
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800827c:	f003 0304 	and.w	r3, r3, #4
 8008280:	2b00      	cmp	r3, #0
 8008282:	d011      	beq.n	80082a8 <HAL_UART_IRQHandler+0x11c>
 8008284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008288:	f003 0301 	and.w	r3, r3, #1
 800828c:	2b00      	cmp	r3, #0
 800828e:	d00b      	beq.n	80082a8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2204      	movs	r2, #4
 8008296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800829e:	f043 0202 	orr.w	r2, r3, #2
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80082a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d017      	beq.n	80082e4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80082b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082b8:	f003 0320 	and.w	r3, r3, #32
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d105      	bne.n	80082cc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80082c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082c4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d00b      	beq.n	80082e4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2208      	movs	r2, #8
 80082d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082da:	f043 0208 	orr.w	r2, r3, #8
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80082e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d012      	beq.n	8008316 <HAL_UART_IRQHandler+0x18a>
 80082f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d00c      	beq.n	8008316 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008304:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800830c:	f043 0220 	orr.w	r2, r3, #32
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 8209 	beq.w	8008734 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008326:	f003 0320 	and.w	r3, r3, #32
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00d      	beq.n	800834a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800832e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008332:	f003 0320 	and.w	r3, r3, #32
 8008336:	2b00      	cmp	r3, #0
 8008338:	d007      	beq.n	800834a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800833e:	2b00      	cmp	r3, #0
 8008340:	d003      	beq.n	800834a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008350:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800835e:	2b40      	cmp	r3, #64	; 0x40
 8008360:	d005      	beq.n	800836e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008362:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008366:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800836a:	2b00      	cmp	r3, #0
 800836c:	d04f      	beq.n	800840e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 fd8c 	bl	8008e8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837e:	2b40      	cmp	r3, #64	; 0x40
 8008380:	d141      	bne.n	8008406 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3308      	adds	r3, #8
 8008388:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008390:	e853 3f00 	ldrex	r3, [r3]
 8008394:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008398:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800839c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3308      	adds	r3, #8
 80083aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80083ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80083b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80083ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80083c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1d9      	bne.n	8008382 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d013      	beq.n	80083fe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083da:	4a13      	ldr	r2, [pc, #76]	; (8008428 <HAL_UART_IRQHandler+0x29c>)
 80083dc:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083e2:	4618      	mov	r0, r3
 80083e4:	f7fa f926 	bl	8002634 <HAL_DMA_Abort_IT>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d017      	beq.n	800841e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80083f8:	4610      	mov	r0, r2
 80083fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083fc:	e00f      	b.n	800841e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f9ab 	bl	800875a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008404:	e00b      	b.n	800841e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f9a7 	bl	800875a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800840c:	e007      	b.n	800841e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f9a3 	bl	800875a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800841c:	e18a      	b.n	8008734 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800841e:	bf00      	nop
    return;
 8008420:	e188      	b.n	8008734 <HAL_UART_IRQHandler+0x5a8>
 8008422:	bf00      	nop
 8008424:	04000120 	.word	0x04000120
 8008428:	08008f51 	.word	0x08008f51

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008430:	2b01      	cmp	r3, #1
 8008432:	f040 8143 	bne.w	80086bc <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800843a:	f003 0310 	and.w	r3, r3, #16
 800843e:	2b00      	cmp	r3, #0
 8008440:	f000 813c 	beq.w	80086bc <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008448:	f003 0310 	and.w	r3, r3, #16
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 8135 	beq.w	80086bc <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2210      	movs	r2, #16
 8008458:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008464:	2b40      	cmp	r3, #64	; 0x40
 8008466:	f040 80b1 	bne.w	80085cc <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008476:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800847a:	2b00      	cmp	r3, #0
 800847c:	f000 815c 	beq.w	8008738 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008486:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800848a:	429a      	cmp	r2, r3
 800848c:	f080 8154 	bcs.w	8008738 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008496:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800849e:	699b      	ldr	r3, [r3, #24]
 80084a0:	2b20      	cmp	r3, #32
 80084a2:	f000 8085 	beq.w	80085b0 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084b2:	e853 3f00 	ldrex	r3, [r3]
 80084b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80084ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084c2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	461a      	mov	r2, r3
 80084cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80084d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80084d4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084dc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084e0:	e841 2300 	strex	r3, r2, [r1]
 80084e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1da      	bne.n	80084a6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	3308      	adds	r3, #8
 80084f6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084fa:	e853 3f00 	ldrex	r3, [r3]
 80084fe:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008500:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008502:	f023 0301 	bic.w	r3, r3, #1
 8008506:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3308      	adds	r3, #8
 8008510:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008514:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008518:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800851c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008520:	e841 2300 	strex	r3, r2, [r1]
 8008524:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008526:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008528:	2b00      	cmp	r3, #0
 800852a:	d1e1      	bne.n	80084f0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	3308      	adds	r3, #8
 8008532:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008534:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008536:	e853 3f00 	ldrex	r3, [r3]
 800853a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800853c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800853e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008542:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	3308      	adds	r3, #8
 800854c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008550:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008552:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008554:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008556:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008558:	e841 2300 	strex	r3, r2, [r1]
 800855c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800855e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008560:	2b00      	cmp	r3, #0
 8008562:	d1e3      	bne.n	800852c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2220      	movs	r2, #32
 8008568:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2200      	movs	r2, #0
 800856e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008576:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008578:	e853 3f00 	ldrex	r3, [r3]
 800857c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800857e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008580:	f023 0310 	bic.w	r3, r3, #16
 8008584:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	461a      	mov	r2, r3
 800858e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008592:	65bb      	str	r3, [r7, #88]	; 0x58
 8008594:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008596:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008598:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800859a:	e841 2300 	strex	r3, r2, [r1]
 800859e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80085a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1e4      	bne.n	8008570 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7fa f80a 	bl	80025c4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085bc:	b29b      	uxth	r3, r3
 80085be:	1ad3      	subs	r3, r2, r3
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	4619      	mov	r1, r3
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 f8d1 	bl	800876c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085ca:	e0b5      	b.n	8008738 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085d8:	b29b      	uxth	r3, r3
 80085da:	1ad3      	subs	r3, r2, r3
 80085dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f000 80a7 	beq.w	800873c <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80085ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 80a2 	beq.w	800873c <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008608:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800860c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	461a      	mov	r2, r3
 8008616:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800861a:	647b      	str	r3, [r7, #68]	; 0x44
 800861c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008620:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008622:	e841 2300 	strex	r3, r2, [r1]
 8008626:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1e4      	bne.n	80085f8 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3308      	adds	r3, #8
 8008634:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008638:	e853 3f00 	ldrex	r3, [r3]
 800863c:	623b      	str	r3, [r7, #32]
   return(result);
 800863e:	6a3b      	ldr	r3, [r7, #32]
 8008640:	f023 0301 	bic.w	r3, r3, #1
 8008644:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3308      	adds	r3, #8
 800864e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008652:	633a      	str	r2, [r7, #48]	; 0x30
 8008654:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008656:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800865a:	e841 2300 	strex	r3, r2, [r1]
 800865e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1e3      	bne.n	800862e <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2220      	movs	r2, #32
 800866a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	e853 3f00 	ldrex	r3, [r3]
 8008684:	60fb      	str	r3, [r7, #12]
   return(result);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f023 0310 	bic.w	r3, r3, #16
 800868c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	461a      	mov	r2, r3
 8008696:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800869a:	61fb      	str	r3, [r7, #28]
 800869c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869e:	69b9      	ldr	r1, [r7, #24]
 80086a0:	69fa      	ldr	r2, [r7, #28]
 80086a2:	e841 2300 	strex	r3, r2, [r1]
 80086a6:	617b      	str	r3, [r7, #20]
   return(result);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d1e4      	bne.n	8008678 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 f859 	bl	800876c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80086ba:	e03f      	b.n	800873c <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80086bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00e      	beq.n	80086e6 <HAL_UART_IRQHandler+0x55a>
 80086c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d008      	beq.n	80086e6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80086dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f000 fc76 	bl	8008fd0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80086e4:	e02d      	b.n	8008742 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80086e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d00e      	beq.n	8008710 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80086f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d008      	beq.n	8008710 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008702:	2b00      	cmp	r3, #0
 8008704:	d01c      	beq.n	8008740 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	4798      	blx	r3
    }
    return;
 800870e:	e017      	b.n	8008740 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008718:	2b00      	cmp	r3, #0
 800871a:	d012      	beq.n	8008742 <HAL_UART_IRQHandler+0x5b6>
 800871c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00c      	beq.n	8008742 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 fc27 	bl	8008f7c <UART_EndTransmit_IT>
    return;
 800872e:	e008      	b.n	8008742 <HAL_UART_IRQHandler+0x5b6>
      return;
 8008730:	bf00      	nop
 8008732:	e006      	b.n	8008742 <HAL_UART_IRQHandler+0x5b6>
    return;
 8008734:	bf00      	nop
 8008736:	e004      	b.n	8008742 <HAL_UART_IRQHandler+0x5b6>
      return;
 8008738:	bf00      	nop
 800873a:	e002      	b.n	8008742 <HAL_UART_IRQHandler+0x5b6>
      return;
 800873c:	bf00      	nop
 800873e:	e000      	b.n	8008742 <HAL_UART_IRQHandler+0x5b6>
    return;
 8008740:	bf00      	nop
  }

}
 8008742:	37e8      	adds	r7, #232	; 0xe8
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008750:	bf00      	nop
 8008752:	370c      	adds	r7, #12
 8008754:	46bd      	mov	sp, r7
 8008756:	bc80      	pop	{r7}
 8008758:	4770      	bx	lr

0800875a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800875a:	b480      	push	{r7}
 800875c:	b083      	sub	sp, #12
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008762:	bf00      	nop
 8008764:	370c      	adds	r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	bc80      	pop	{r7}
 800876a:	4770      	bx	lr

0800876c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	460b      	mov	r3, r1
 8008776:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	bc80      	pop	{r7}
 8008780:	4770      	bx	lr
	...

08008784 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689a      	ldr	r2, [r3, #8]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	431a      	orrs	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	431a      	orrs	r2, r3
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	69db      	ldr	r3, [r3, #28]
 80087a4:	4313      	orrs	r3, r2
 80087a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	4b92      	ldr	r3, [pc, #584]	; (80089f8 <UART_SetConfig+0x274>)
 80087b0:	4013      	ands	r3, r2
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	6812      	ldr	r2, [r2, #0]
 80087b6:	6979      	ldr	r1, [r7, #20]
 80087b8:	430b      	orrs	r3, r1
 80087ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	68da      	ldr	r2, [r3, #12]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	699b      	ldr	r3, [r3, #24]
 80087d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	4313      	orrs	r3, r2
 80087e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	697a      	ldr	r2, [r7, #20]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a80      	ldr	r2, [pc, #512]	; (80089fc <UART_SetConfig+0x278>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d120      	bne.n	8008842 <UART_SetConfig+0xbe>
 8008800:	4b7f      	ldr	r3, [pc, #508]	; (8008a00 <UART_SetConfig+0x27c>)
 8008802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008804:	f003 0303 	and.w	r3, r3, #3
 8008808:	2b03      	cmp	r3, #3
 800880a:	d817      	bhi.n	800883c <UART_SetConfig+0xb8>
 800880c:	a201      	add	r2, pc, #4	; (adr r2, 8008814 <UART_SetConfig+0x90>)
 800880e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008812:	bf00      	nop
 8008814:	08008825 	.word	0x08008825
 8008818:	08008831 	.word	0x08008831
 800881c:	08008837 	.word	0x08008837
 8008820:	0800882b 	.word	0x0800882b
 8008824:	2301      	movs	r3, #1
 8008826:	77fb      	strb	r3, [r7, #31]
 8008828:	e0b5      	b.n	8008996 <UART_SetConfig+0x212>
 800882a:	2302      	movs	r3, #2
 800882c:	77fb      	strb	r3, [r7, #31]
 800882e:	e0b2      	b.n	8008996 <UART_SetConfig+0x212>
 8008830:	2304      	movs	r3, #4
 8008832:	77fb      	strb	r3, [r7, #31]
 8008834:	e0af      	b.n	8008996 <UART_SetConfig+0x212>
 8008836:	2308      	movs	r3, #8
 8008838:	77fb      	strb	r3, [r7, #31]
 800883a:	e0ac      	b.n	8008996 <UART_SetConfig+0x212>
 800883c:	2310      	movs	r3, #16
 800883e:	77fb      	strb	r3, [r7, #31]
 8008840:	e0a9      	b.n	8008996 <UART_SetConfig+0x212>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a6f      	ldr	r2, [pc, #444]	; (8008a04 <UART_SetConfig+0x280>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d124      	bne.n	8008896 <UART_SetConfig+0x112>
 800884c:	4b6c      	ldr	r3, [pc, #432]	; (8008a00 <UART_SetConfig+0x27c>)
 800884e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008850:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008854:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008858:	d011      	beq.n	800887e <UART_SetConfig+0xfa>
 800885a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800885e:	d817      	bhi.n	8008890 <UART_SetConfig+0x10c>
 8008860:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008864:	d011      	beq.n	800888a <UART_SetConfig+0x106>
 8008866:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800886a:	d811      	bhi.n	8008890 <UART_SetConfig+0x10c>
 800886c:	2b00      	cmp	r3, #0
 800886e:	d003      	beq.n	8008878 <UART_SetConfig+0xf4>
 8008870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008874:	d006      	beq.n	8008884 <UART_SetConfig+0x100>
 8008876:	e00b      	b.n	8008890 <UART_SetConfig+0x10c>
 8008878:	2300      	movs	r3, #0
 800887a:	77fb      	strb	r3, [r7, #31]
 800887c:	e08b      	b.n	8008996 <UART_SetConfig+0x212>
 800887e:	2302      	movs	r3, #2
 8008880:	77fb      	strb	r3, [r7, #31]
 8008882:	e088      	b.n	8008996 <UART_SetConfig+0x212>
 8008884:	2304      	movs	r3, #4
 8008886:	77fb      	strb	r3, [r7, #31]
 8008888:	e085      	b.n	8008996 <UART_SetConfig+0x212>
 800888a:	2308      	movs	r3, #8
 800888c:	77fb      	strb	r3, [r7, #31]
 800888e:	e082      	b.n	8008996 <UART_SetConfig+0x212>
 8008890:	2310      	movs	r3, #16
 8008892:	77fb      	strb	r3, [r7, #31]
 8008894:	e07f      	b.n	8008996 <UART_SetConfig+0x212>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a5b      	ldr	r2, [pc, #364]	; (8008a08 <UART_SetConfig+0x284>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d124      	bne.n	80088ea <UART_SetConfig+0x166>
 80088a0:	4b57      	ldr	r3, [pc, #348]	; (8008a00 <UART_SetConfig+0x27c>)
 80088a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80088a8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80088ac:	d011      	beq.n	80088d2 <UART_SetConfig+0x14e>
 80088ae:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80088b2:	d817      	bhi.n	80088e4 <UART_SetConfig+0x160>
 80088b4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80088b8:	d011      	beq.n	80088de <UART_SetConfig+0x15a>
 80088ba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80088be:	d811      	bhi.n	80088e4 <UART_SetConfig+0x160>
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d003      	beq.n	80088cc <UART_SetConfig+0x148>
 80088c4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80088c8:	d006      	beq.n	80088d8 <UART_SetConfig+0x154>
 80088ca:	e00b      	b.n	80088e4 <UART_SetConfig+0x160>
 80088cc:	2300      	movs	r3, #0
 80088ce:	77fb      	strb	r3, [r7, #31]
 80088d0:	e061      	b.n	8008996 <UART_SetConfig+0x212>
 80088d2:	2302      	movs	r3, #2
 80088d4:	77fb      	strb	r3, [r7, #31]
 80088d6:	e05e      	b.n	8008996 <UART_SetConfig+0x212>
 80088d8:	2304      	movs	r3, #4
 80088da:	77fb      	strb	r3, [r7, #31]
 80088dc:	e05b      	b.n	8008996 <UART_SetConfig+0x212>
 80088de:	2308      	movs	r3, #8
 80088e0:	77fb      	strb	r3, [r7, #31]
 80088e2:	e058      	b.n	8008996 <UART_SetConfig+0x212>
 80088e4:	2310      	movs	r3, #16
 80088e6:	77fb      	strb	r3, [r7, #31]
 80088e8:	e055      	b.n	8008996 <UART_SetConfig+0x212>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a47      	ldr	r2, [pc, #284]	; (8008a0c <UART_SetConfig+0x288>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d124      	bne.n	800893e <UART_SetConfig+0x1ba>
 80088f4:	4b42      	ldr	r3, [pc, #264]	; (8008a00 <UART_SetConfig+0x27c>)
 80088f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80088fc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008900:	d011      	beq.n	8008926 <UART_SetConfig+0x1a2>
 8008902:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008906:	d817      	bhi.n	8008938 <UART_SetConfig+0x1b4>
 8008908:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800890c:	d011      	beq.n	8008932 <UART_SetConfig+0x1ae>
 800890e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008912:	d811      	bhi.n	8008938 <UART_SetConfig+0x1b4>
 8008914:	2b00      	cmp	r3, #0
 8008916:	d003      	beq.n	8008920 <UART_SetConfig+0x19c>
 8008918:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800891c:	d006      	beq.n	800892c <UART_SetConfig+0x1a8>
 800891e:	e00b      	b.n	8008938 <UART_SetConfig+0x1b4>
 8008920:	2300      	movs	r3, #0
 8008922:	77fb      	strb	r3, [r7, #31]
 8008924:	e037      	b.n	8008996 <UART_SetConfig+0x212>
 8008926:	2302      	movs	r3, #2
 8008928:	77fb      	strb	r3, [r7, #31]
 800892a:	e034      	b.n	8008996 <UART_SetConfig+0x212>
 800892c:	2304      	movs	r3, #4
 800892e:	77fb      	strb	r3, [r7, #31]
 8008930:	e031      	b.n	8008996 <UART_SetConfig+0x212>
 8008932:	2308      	movs	r3, #8
 8008934:	77fb      	strb	r3, [r7, #31]
 8008936:	e02e      	b.n	8008996 <UART_SetConfig+0x212>
 8008938:	2310      	movs	r3, #16
 800893a:	77fb      	strb	r3, [r7, #31]
 800893c:	e02b      	b.n	8008996 <UART_SetConfig+0x212>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a33      	ldr	r2, [pc, #204]	; (8008a10 <UART_SetConfig+0x28c>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d124      	bne.n	8008992 <UART_SetConfig+0x20e>
 8008948:	4b2d      	ldr	r3, [pc, #180]	; (8008a00 <UART_SetConfig+0x27c>)
 800894a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800894c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008950:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008954:	d011      	beq.n	800897a <UART_SetConfig+0x1f6>
 8008956:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800895a:	d817      	bhi.n	800898c <UART_SetConfig+0x208>
 800895c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008960:	d011      	beq.n	8008986 <UART_SetConfig+0x202>
 8008962:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008966:	d811      	bhi.n	800898c <UART_SetConfig+0x208>
 8008968:	2b00      	cmp	r3, #0
 800896a:	d003      	beq.n	8008974 <UART_SetConfig+0x1f0>
 800896c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008970:	d006      	beq.n	8008980 <UART_SetConfig+0x1fc>
 8008972:	e00b      	b.n	800898c <UART_SetConfig+0x208>
 8008974:	2300      	movs	r3, #0
 8008976:	77fb      	strb	r3, [r7, #31]
 8008978:	e00d      	b.n	8008996 <UART_SetConfig+0x212>
 800897a:	2302      	movs	r3, #2
 800897c:	77fb      	strb	r3, [r7, #31]
 800897e:	e00a      	b.n	8008996 <UART_SetConfig+0x212>
 8008980:	2304      	movs	r3, #4
 8008982:	77fb      	strb	r3, [r7, #31]
 8008984:	e007      	b.n	8008996 <UART_SetConfig+0x212>
 8008986:	2308      	movs	r3, #8
 8008988:	77fb      	strb	r3, [r7, #31]
 800898a:	e004      	b.n	8008996 <UART_SetConfig+0x212>
 800898c:	2310      	movs	r3, #16
 800898e:	77fb      	strb	r3, [r7, #31]
 8008990:	e001      	b.n	8008996 <UART_SetConfig+0x212>
 8008992:	2310      	movs	r3, #16
 8008994:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	69db      	ldr	r3, [r3, #28]
 800899a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800899e:	d16c      	bne.n	8008a7a <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 80089a0:	7ffb      	ldrb	r3, [r7, #31]
 80089a2:	2b08      	cmp	r3, #8
 80089a4:	d838      	bhi.n	8008a18 <UART_SetConfig+0x294>
 80089a6:	a201      	add	r2, pc, #4	; (adr r2, 80089ac <UART_SetConfig+0x228>)
 80089a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ac:	080089d1 	.word	0x080089d1
 80089b0:	080089d9 	.word	0x080089d9
 80089b4:	080089e1 	.word	0x080089e1
 80089b8:	08008a19 	.word	0x08008a19
 80089bc:	080089e7 	.word	0x080089e7
 80089c0:	08008a19 	.word	0x08008a19
 80089c4:	08008a19 	.word	0x08008a19
 80089c8:	08008a19 	.word	0x08008a19
 80089cc:	080089ef 	.word	0x080089ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089d0:	f7fe fda8 	bl	8007524 <HAL_RCC_GetPCLK1Freq>
 80089d4:	61b8      	str	r0, [r7, #24]
        break;
 80089d6:	e024      	b.n	8008a22 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80089d8:	f7fe fdc6 	bl	8007568 <HAL_RCC_GetPCLK2Freq>
 80089dc:	61b8      	str	r0, [r7, #24]
        break;
 80089de:	e020      	b.n	8008a22 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089e0:	4b0c      	ldr	r3, [pc, #48]	; (8008a14 <UART_SetConfig+0x290>)
 80089e2:	61bb      	str	r3, [r7, #24]
        break;
 80089e4:	e01d      	b.n	8008a22 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089e6:	f7fe fd29 	bl	800743c <HAL_RCC_GetSysClockFreq>
 80089ea:	61b8      	str	r0, [r7, #24]
        break;
 80089ec:	e019      	b.n	8008a22 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089f2:	61bb      	str	r3, [r7, #24]
        break;
 80089f4:	e015      	b.n	8008a22 <UART_SetConfig+0x29e>
 80089f6:	bf00      	nop
 80089f8:	efff69f3 	.word	0xefff69f3
 80089fc:	40013800 	.word	0x40013800
 8008a00:	40021000 	.word	0x40021000
 8008a04:	40004400 	.word	0x40004400
 8008a08:	40004800 	.word	0x40004800
 8008a0c:	40004c00 	.word	0x40004c00
 8008a10:	40005000 	.word	0x40005000
 8008a14:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	77bb      	strb	r3, [r7, #30]
        break;
 8008a20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a22:	69bb      	ldr	r3, [r7, #24]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d075      	beq.n	8008b14 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	005a      	lsls	r2, r3, #1
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	085b      	lsrs	r3, r3, #1
 8008a32:	441a      	add	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	2b0f      	cmp	r3, #15
 8008a44:	d916      	bls.n	8008a74 <UART_SetConfig+0x2f0>
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a4c:	d212      	bcs.n	8008a74 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	f023 030f 	bic.w	r3, r3, #15
 8008a56:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	085b      	lsrs	r3, r3, #1
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	f003 0307 	and.w	r3, r3, #7
 8008a62:	b29a      	uxth	r2, r3
 8008a64:	89fb      	ldrh	r3, [r7, #14]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	89fa      	ldrh	r2, [r7, #14]
 8008a70:	60da      	str	r2, [r3, #12]
 8008a72:	e04f      	b.n	8008b14 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	77bb      	strb	r3, [r7, #30]
 8008a78:	e04c      	b.n	8008b14 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a7a:	7ffb      	ldrb	r3, [r7, #31]
 8008a7c:	2b08      	cmp	r3, #8
 8008a7e:	d828      	bhi.n	8008ad2 <UART_SetConfig+0x34e>
 8008a80:	a201      	add	r2, pc, #4	; (adr r2, 8008a88 <UART_SetConfig+0x304>)
 8008a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a86:	bf00      	nop
 8008a88:	08008aad 	.word	0x08008aad
 8008a8c:	08008ab5 	.word	0x08008ab5
 8008a90:	08008abd 	.word	0x08008abd
 8008a94:	08008ad3 	.word	0x08008ad3
 8008a98:	08008ac3 	.word	0x08008ac3
 8008a9c:	08008ad3 	.word	0x08008ad3
 8008aa0:	08008ad3 	.word	0x08008ad3
 8008aa4:	08008ad3 	.word	0x08008ad3
 8008aa8:	08008acb 	.word	0x08008acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008aac:	f7fe fd3a 	bl	8007524 <HAL_RCC_GetPCLK1Freq>
 8008ab0:	61b8      	str	r0, [r7, #24]
        break;
 8008ab2:	e013      	b.n	8008adc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ab4:	f7fe fd58 	bl	8007568 <HAL_RCC_GetPCLK2Freq>
 8008ab8:	61b8      	str	r0, [r7, #24]
        break;
 8008aba:	e00f      	b.n	8008adc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008abc:	4b1b      	ldr	r3, [pc, #108]	; (8008b2c <UART_SetConfig+0x3a8>)
 8008abe:	61bb      	str	r3, [r7, #24]
        break;
 8008ac0:	e00c      	b.n	8008adc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ac2:	f7fe fcbb 	bl	800743c <HAL_RCC_GetSysClockFreq>
 8008ac6:	61b8      	str	r0, [r7, #24]
        break;
 8008ac8:	e008      	b.n	8008adc <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ace:	61bb      	str	r3, [r7, #24]
        break;
 8008ad0:	e004      	b.n	8008adc <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	77bb      	strb	r3, [r7, #30]
        break;
 8008ada:	bf00      	nop
    }

    if (pclk != 0U)
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d018      	beq.n	8008b14 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	085a      	lsrs	r2, r3, #1
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	441a      	add	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	2b0f      	cmp	r3, #15
 8008afc:	d908      	bls.n	8008b10 <UART_SetConfig+0x38c>
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b04:	d204      	bcs.n	8008b10 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	60da      	str	r2, [r3, #12]
 8008b0e:	e001      	b.n	8008b14 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8008b10:	2301      	movs	r3, #1
 8008b12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008b20:	7fbb      	ldrb	r3, [r7, #30]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3720      	adds	r7, #32
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	007a1200 	.word	0x007a1200

08008b30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b3c:	f003 0301 	and.w	r3, r3, #1
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00a      	beq.n	8008b5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	430a      	orrs	r2, r1
 8008b58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b5e:	f003 0302 	and.w	r3, r3, #2
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00a      	beq.n	8008b7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	430a      	orrs	r2, r1
 8008b7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b80:	f003 0304 	and.w	r3, r3, #4
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00a      	beq.n	8008b9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	430a      	orrs	r2, r1
 8008b9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba2:	f003 0308 	and.w	r3, r3, #8
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d00a      	beq.n	8008bc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	430a      	orrs	r2, r1
 8008bbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc4:	f003 0310 	and.w	r3, r3, #16
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00a      	beq.n	8008be2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	430a      	orrs	r2, r1
 8008be0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be6:	f003 0320 	and.w	r3, r3, #32
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00a      	beq.n	8008c04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	430a      	orrs	r2, r1
 8008c02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d01a      	beq.n	8008c46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	430a      	orrs	r2, r1
 8008c24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c2e:	d10a      	bne.n	8008c46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	430a      	orrs	r2, r1
 8008c44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	430a      	orrs	r2, r1
 8008c66:	605a      	str	r2, [r3, #4]
  }
}
 8008c68:	bf00      	nop
 8008c6a:	370c      	adds	r7, #12
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bc80      	pop	{r7}
 8008c70:	4770      	bx	lr

08008c72 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b086      	sub	sp, #24
 8008c76:	af02      	add	r7, sp, #8
 8008c78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c82:	f7fc fecd 	bl	8005a20 <HAL_GetTick>
 8008c86:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f003 0308 	and.w	r3, r3, #8
 8008c92:	2b08      	cmp	r3, #8
 8008c94:	d10e      	bne.n	8008cb4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c96:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f82d 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	e023      	b.n	8008cfc <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 0304 	and.w	r3, r3, #4
 8008cbe:	2b04      	cmp	r3, #4
 8008cc0:	d10e      	bne.n	8008ce0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cc2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 f817 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d001      	beq.n	8008ce0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	e00d      	b.n	8008cfc <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2220      	movs	r2, #32
 8008ce4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2220      	movs	r2, #32
 8008cea:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3710      	adds	r7, #16
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b09c      	sub	sp, #112	; 0x70
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	603b      	str	r3, [r7, #0]
 8008d10:	4613      	mov	r3, r2
 8008d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d14:	e0a5      	b.n	8008e62 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d1c:	f000 80a1 	beq.w	8008e62 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d20:	f7fc fe7e 	bl	8005a20 <HAL_GetTick>
 8008d24:	4602      	mov	r2, r0
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	1ad3      	subs	r3, r2, r3
 8008d2a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d302      	bcc.n	8008d36 <UART_WaitOnFlagUntilTimeout+0x32>
 8008d30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d13e      	bne.n	8008db4 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d3e:	e853 3f00 	ldrex	r3, [r3]
 8008d42:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008d44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d46:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008d4a:	667b      	str	r3, [r7, #100]	; 0x64
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	461a      	mov	r2, r3
 8008d52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008d56:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d58:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d5a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008d5c:	e841 2300 	strex	r3, r2, [r1]
 8008d60:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008d62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d1e6      	bne.n	8008d36 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	3308      	adds	r3, #8
 8008d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d72:	e853 3f00 	ldrex	r3, [r3]
 8008d76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d7a:	f023 0301 	bic.w	r3, r3, #1
 8008d7e:	663b      	str	r3, [r7, #96]	; 0x60
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3308      	adds	r3, #8
 8008d86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008d88:	64ba      	str	r2, [r7, #72]	; 0x48
 8008d8a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008d8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d90:	e841 2300 	strex	r3, r2, [r1]
 8008d94:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d1e5      	bne.n	8008d68 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2220      	movs	r2, #32
 8008da0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2220      	movs	r2, #32
 8008da6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008db0:	2303      	movs	r3, #3
 8008db2:	e067      	b.n	8008e84 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0304 	and.w	r3, r3, #4
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d04f      	beq.n	8008e62 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	69db      	ldr	r3, [r3, #28]
 8008dc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008dcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dd0:	d147      	bne.n	8008e62 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008dda:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de4:	e853 3f00 	ldrex	r3, [r3]
 8008de8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008df0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	461a      	mov	r2, r3
 8008df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dfa:	637b      	str	r3, [r7, #52]	; 0x34
 8008dfc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008e00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e02:	e841 2300 	strex	r3, r2, [r1]
 8008e06:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1e6      	bne.n	8008ddc <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	3308      	adds	r3, #8
 8008e14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	e853 3f00 	ldrex	r3, [r3]
 8008e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	f023 0301 	bic.w	r3, r3, #1
 8008e24:	66bb      	str	r3, [r7, #104]	; 0x68
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	3308      	adds	r3, #8
 8008e2c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008e2e:	623a      	str	r2, [r7, #32]
 8008e30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e32:	69f9      	ldr	r1, [r7, #28]
 8008e34:	6a3a      	ldr	r2, [r7, #32]
 8008e36:	e841 2300 	strex	r3, r2, [r1]
 8008e3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e3c:	69bb      	ldr	r3, [r7, #24]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1e5      	bne.n	8008e0e <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2220      	movs	r2, #32
 8008e46:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2220      	movs	r2, #32
 8008e52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	e010      	b.n	8008e84 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	69da      	ldr	r2, [r3, #28]
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	68ba      	ldr	r2, [r7, #8]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	bf0c      	ite	eq
 8008e72:	2301      	moveq	r3, #1
 8008e74:	2300      	movne	r3, #0
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	461a      	mov	r2, r3
 8008e7a:	79fb      	ldrb	r3, [r7, #7]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	f43f af4a 	beq.w	8008d16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e82:	2300      	movs	r3, #0
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3770      	adds	r7, #112	; 0x70
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b095      	sub	sp, #84	; 0x54
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e9c:	e853 3f00 	ldrex	r3, [r3]
 8008ea0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eb2:	643b      	str	r3, [r7, #64]	; 0x40
 8008eb4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008eb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008eba:	e841 2300 	strex	r3, r2, [r1]
 8008ebe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d1e6      	bne.n	8008e94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	3308      	adds	r3, #8
 8008ecc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ece:	6a3b      	ldr	r3, [r7, #32]
 8008ed0:	e853 3f00 	ldrex	r3, [r3]
 8008ed4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	f023 0301 	bic.w	r3, r3, #1
 8008edc:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3308      	adds	r3, #8
 8008ee4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008ee6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008ee8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008eec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008eee:	e841 2300 	strex	r3, r2, [r1]
 8008ef2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1e5      	bne.n	8008ec6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	d118      	bne.n	8008f34 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	e853 3f00 	ldrex	r3, [r3]
 8008f0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	f023 0310 	bic.w	r3, r3, #16
 8008f16:	647b      	str	r3, [r7, #68]	; 0x44
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f20:	61bb      	str	r3, [r7, #24]
 8008f22:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f24:	6979      	ldr	r1, [r7, #20]
 8008f26:	69ba      	ldr	r2, [r7, #24]
 8008f28:	e841 2300 	strex	r3, r2, [r1]
 8008f2c:	613b      	str	r3, [r7, #16]
   return(result);
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d1e6      	bne.n	8008f02 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2220      	movs	r2, #32
 8008f38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008f46:	bf00      	nop
 8008f48:	3754      	adds	r7, #84	; 0x54
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bc80      	pop	{r7}
 8008f4e:	4770      	bx	lr

08008f50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f7ff fbf3 	bl	800875a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f74:	bf00      	nop
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	e853 3f00 	ldrex	r3, [r3]
 8008f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f98:	61fb      	str	r3, [r7, #28]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	61bb      	str	r3, [r7, #24]
 8008fa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa6:	6979      	ldr	r1, [r7, #20]
 8008fa8:	69ba      	ldr	r2, [r7, #24]
 8008faa:	e841 2300 	strex	r3, r2, [r1]
 8008fae:	613b      	str	r3, [r7, #16]
   return(result);
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d1e6      	bne.n	8008f84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2220      	movs	r2, #32
 8008fba:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f7ff fbc0 	bl	8008748 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fc8:	bf00      	nop
 8008fca:	3720      	adds	r7, #32
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008fd8:	bf00      	nop
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bc80      	pop	{r7}
 8008fe0:	4770      	bx	lr
	...

08008fe4 <Ea_Init>:
/**
  * @brief	Ea module initialization function
  * @return	None
  */
void Ea_Init(void)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Ea_InitDone_b = TRUE;
 8008fe8:	4b03      	ldr	r3, [pc, #12]	; (8008ff8 <Ea_Init+0x14>)
 8008fea:	2201      	movs	r2, #1
 8008fec:	701a      	strb	r2, [r3, #0]
}
 8008fee:	bf00      	nop
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bc80      	pop	{r7}
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	20000140 	.word	0x20000140

08008ffc <Ea_Read>:
  * @param	BlockId		ID of the block to be read
  * @param  data		Pointer to the buffer where read data is stored
  * @return	None
  */
void Ea_Read(uint16 Block_Id, uint8 *data)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af02      	add	r7, sp, #8
 8009002:	4603      	mov	r3, r0
 8009004:	6039      	str	r1, [r7, #0]
 8009006:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 8009008:	88fb      	ldrh	r3, [r7, #6]
 800900a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800900e:	d20b      	bcs.n	8009028 <Ea_Read+0x2c>
	{
		HAL_I2C_Mem_Read_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 8009010:	88fb      	ldrh	r3, [r7, #6]
 8009012:	015b      	lsls	r3, r3, #5
 8009014:	b29a      	uxth	r2, r3
 8009016:	2320      	movs	r3, #32
 8009018:	9301      	str	r3, [sp, #4]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	2302      	movs	r3, #2
 8009020:	21a0      	movs	r1, #160	; 0xa0
 8009022:	4803      	ldr	r0, [pc, #12]	; (8009030 <Ea_Read+0x34>)
 8009024:	f7fb f890 	bl	8004148 <HAL_I2C_Mem_Read_DMA>
	}
}
 8009028:	bf00      	nop
 800902a:	3708      	adds	r7, #8
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}
 8009030:	200001d8 	.word	0x200001d8

08009034 <NvM_Init>:
/**
  * @brief	NvM module initialization function
  * @return	None
  */
void NvM_Init(void)
{
 8009034:	b480      	push	{r7}
 8009036:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_NvM_InitDone_b = TRUE;
 8009038:	4b03      	ldr	r3, [pc, #12]	; (8009048 <NvM_Init+0x14>)
 800903a:	2201      	movs	r2, #1
 800903c:	701a      	strb	r2, [r3, #0]
}
 800903e:	bf00      	nop
 8009040:	46bd      	mov	sp, r7
 8009042:	bc80      	pop	{r7}
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop
 8009048:	20000141 	.word	0x20000141

0800904c <NvM_MainFunction>:
/**
  * @brief	NvM module main function (runs in task)
  * @return	None
  */
void NvM_MainFunction(void)
{
 800904c:	b480      	push	{r7}
 800904e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_NvM_InitDone_b)
	{

	}
}
 8009050:	bf00      	nop
 8009052:	46bd      	mov	sp, r7
 8009054:	bc80      	pop	{r7}
 8009056:	4770      	bx	lr

08009058 <NvM_ReadBlock>:
  * @param	BlockId		ID of the block to be read
  * @param  NvM_SrcPtr	Pointer to the data to be read
  * @return	None
  */
void NvM_ReadBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	4603      	mov	r3, r0
 8009060:	6039      	str	r1, [r7, #0]
 8009062:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block read function */
	Ea_Read(BlockId, NvM_SrcPtr);
 8009064:	88fb      	ldrh	r3, [r7, #6]
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	4618      	mov	r0, r3
 800906a:	f7ff ffc7 	bl	8008ffc <Ea_Read>
}
 800906e:	bf00      	nop
 8009070:	3708      	adds	r7, #8
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <BswM_Init>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

void BswM_Init(void)
{
 8009076:	b580      	push	{r7, lr}
 8009078:	af00      	add	r7, sp, #0
	/* Init MCal drivers */
	SystemClock_Config();
 800907a:	f000 f87d 	bl	8009178 <SystemClock_Config>
	MX_DMA_Init();
 800907e:	f000 f8e1 	bl	8009244 <MX_DMA_Init>
	MX_GPIO_Init();
 8009082:	f000 fa5b 	bl	800953c <MX_GPIO_Init>
	MX_ADC1_Init();
 8009086:	f000 f90b 	bl	80092a0 <MX_ADC1_Init>
	MX_I2C1_Init();
 800908a:	f000 f979 	bl	8009380 <MX_I2C1_Init>
	MX_SPI3_Init();
 800908e:	f000 f9b7 	bl	8009400 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 8009092:	f000 f9f3 	bl	800947c <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8009096:	f000 fa21 	bl	80094dc <MX_USART2_UART_Init>
	Gpt_Init();
 800909a:	f7f9 fc1f 	bl	80028dc <Gpt_Init>

	/* Init system services */
	Tm_Init();
 800909e:	f000 fc59 	bl	8009954 <Tm_Init>

}
 80090a2:	bf00      	nop
 80090a4:	bd80      	pop	{r7, pc}
	...

080090a8 <BswM_MainFunction>:

void BswM_MainFunction(void)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	af00      	add	r7, sp, #0
	/* Start ADC AN1 conversion */
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)adc_val, adc_len);
 80090ac:	4b04      	ldr	r3, [pc, #16]	; (80090c0 <BswM_MainFunction+0x18>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	461a      	mov	r2, r3
 80090b2:	4904      	ldr	r1, [pc, #16]	; (80090c4 <BswM_MainFunction+0x1c>)
 80090b4:	4804      	ldr	r0, [pc, #16]	; (80090c8 <BswM_MainFunction+0x20>)
 80090b6:	f7f8 f9e7 	bl	8001488 <HAL_ADC_Start_DMA>

}
 80090ba:	bf00      	nop
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	2000000c 	.word	0x2000000c
 80090c4:	20000470 	.word	0x20000470
 80090c8:	20000144 	.word	0x20000144

080090cc <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
	/* Convert ADC value to Voltage (mV) */
	ADC_AN0_Voltage = (uint16)((adc_val[0]*3300u)/4095u);
 80090d4:	4b0d      	ldr	r3, [pc, #52]	; (800910c <HAL_ADC_ConvCpltCallback+0x40>)
 80090d6:	881b      	ldrh	r3, [r3, #0]
 80090d8:	b29b      	uxth	r3, r3
 80090da:	461a      	mov	r2, r3
 80090dc:	f640 43e4 	movw	r3, #3300	; 0xce4
 80090e0:	fb03 f202 	mul.w	r2, r3, r2
 80090e4:	4b0a      	ldr	r3, [pc, #40]	; (8009110 <HAL_ADC_ConvCpltCallback+0x44>)
 80090e6:	fba3 1302 	umull	r1, r3, r3, r2
 80090ea:	1ad2      	subs	r2, r2, r3
 80090ec:	0852      	lsrs	r2, r2, #1
 80090ee:	4413      	add	r3, r2
 80090f0:	0adb      	lsrs	r3, r3, #11
 80090f2:	b29a      	uxth	r2, r3
 80090f4:	4b07      	ldr	r3, [pc, #28]	; (8009114 <HAL_ADC_ConvCpltCallback+0x48>)
 80090f6:	801a      	strh	r2, [r3, #0]
	Rte_Write_ADC_AN0_Voltage_u16(ADC_AN0_Voltage);
 80090f8:	4b06      	ldr	r3, [pc, #24]	; (8009114 <HAL_ADC_ConvCpltCallback+0x48>)
 80090fa:	881b      	ldrh	r3, [r3, #0]
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	4618      	mov	r0, r3
 8009100:	f000 fd3a 	bl	8009b78 <Rte_Write_AN0_Voltage_u16>
}
 8009104:	bf00      	nop
 8009106:	3708      	adds	r7, #8
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}
 800910c:	20000470 	.word	0x20000470
 8009110:	00100101 	.word	0x00100101
 8009114:	20000472 	.word	0x20000472

08009118 <HAL_I2C_MemTxCpltCallback>:


/* USER CODE BEGIN 4 */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
	I2cTxCnt++;
 8009120:	4b04      	ldr	r3, [pc, #16]	; (8009134 <HAL_I2C_MemTxCpltCallback+0x1c>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	3301      	adds	r3, #1
 8009126:	4a03      	ldr	r2, [pc, #12]	; (8009134 <HAL_I2C_MemTxCpltCallback+0x1c>)
 8009128:	6013      	str	r3, [r2, #0]
}
 800912a:	bf00      	nop
 800912c:	370c      	adds	r7, #12
 800912e:	46bd      	mov	sp, r7
 8009130:	bc80      	pop	{r7}
 8009132:	4770      	bx	lr
 8009134:	20000478 	.word	0x20000478

08009138 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
	I2cRxCnt++;
 8009140:	4b04      	ldr	r3, [pc, #16]	; (8009154 <HAL_I2C_MemRxCpltCallback+0x1c>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	3301      	adds	r3, #1
 8009146:	4a03      	ldr	r2, [pc, #12]	; (8009154 <HAL_I2C_MemRxCpltCallback+0x1c>)
 8009148:	6013      	str	r3, [r2, #0]
}
 800914a:	bf00      	nop
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	bc80      	pop	{r7}
 8009152:	4770      	bx	lr
 8009154:	20000474 	.word	0x20000474

08009158 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave don't acknowledge it's address, Master restarts communication.
    * 2- When Master don't acknowledge the last data transferred, Slave don't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f7fb f946 	bl	80043f2 <HAL_I2C_GetError>
 8009166:	4603      	mov	r3, r0
 8009168:	2b04      	cmp	r3, #4
 800916a:	d001      	beq.n	8009170 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 800916c:	f000 fa3a 	bl	80095e4 <Error_Handler>
  }
}
 8009170:	bf00      	nop
 8009172:	3708      	adds	r7, #8
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b0a6      	sub	sp, #152	; 0x98
 800917c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800917e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8009182:	2228      	movs	r2, #40	; 0x28
 8009184:	2100      	movs	r1, #0
 8009186:	4618      	mov	r0, r3
 8009188:	f000 fd44 	bl	8009c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800918c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8009190:	2200      	movs	r2, #0
 8009192:	601a      	str	r2, [r3, #0]
 8009194:	605a      	str	r2, [r3, #4]
 8009196:	609a      	str	r2, [r3, #8]
 8009198:	60da      	str	r2, [r3, #12]
 800919a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800919c:	1d3b      	adds	r3, r7, #4
 800919e:	2258      	movs	r2, #88	; 0x58
 80091a0:	2100      	movs	r1, #0
 80091a2:	4618      	mov	r0, r3
 80091a4:	f000 fd36 	bl	8009c14 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80091a8:	2302      	movs	r3, #2
 80091aa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80091ac:	2301      	movs	r3, #1
 80091ae:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80091b0:	2310      	movs	r3, #16
 80091b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80091b6:	2302      	movs	r3, #2
 80091b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80091bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80091c4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80091c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80091cc:	2300      	movs	r3, #0
 80091ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80091d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7fc ff60 	bl	800609c <HAL_RCC_OscConfig>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d001      	beq.n	80091e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80091e2:	f000 f9ff 	bl	80095e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80091e6:	230f      	movs	r3, #15
 80091e8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80091ea:	2302      	movs	r3, #2
 80091ec:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80091ee:	2300      	movs	r3, #0
 80091f0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80091f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091f6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80091f8:	2300      	movs	r3, #0
 80091fa:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80091fc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8009200:	2102      	movs	r1, #2
 8009202:	4618      	mov	r0, r3
 8009204:	f7fd ff9e 	bl	8007144 <HAL_RCC_ClockConfig>
 8009208:	4603      	mov	r3, r0
 800920a:	2b00      	cmp	r3, #0
 800920c:	d001      	beq.n	8009212 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800920e:	f000 f9e9 	bl	80095e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8009212:	23a3      	movs	r3, #163	; 0xa3
 8009214:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009216:	2300      	movs	r3, #0
 8009218:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800921a:	2300      	movs	r3, #0
 800921c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800921e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009222:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8009224:	2310      	movs	r3, #16
 8009226:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009228:	1d3b      	adds	r3, r7, #4
 800922a:	4618      	mov	r0, r3
 800922c:	f7fe f9be 	bl	80075ac <HAL_RCCEx_PeriphCLKConfig>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d001      	beq.n	800923a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8009236:	f000 f9d5 	bl	80095e4 <Error_Handler>
  }
}
 800923a:	bf00      	nop
 800923c:	3798      	adds	r7, #152	; 0x98
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
	...

08009244 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
	  /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800924a:	4b14      	ldr	r3, [pc, #80]	; (800929c <MX_DMA_Init+0x58>)
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	4a13      	ldr	r2, [pc, #76]	; (800929c <MX_DMA_Init+0x58>)
 8009250:	f043 0301 	orr.w	r3, r3, #1
 8009254:	6153      	str	r3, [r2, #20]
 8009256:	4b11      	ldr	r3, [pc, #68]	; (800929c <MX_DMA_Init+0x58>)
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	f003 0301 	and.w	r3, r3, #1
 800925e:	607b      	str	r3, [r7, #4]
 8009260:	687b      	ldr	r3, [r7, #4]

	  /* DMA interrupt init */
	  /* DMA1_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8009262:	2200      	movs	r2, #0
 8009264:	2100      	movs	r1, #0
 8009266:	200b      	movs	r0, #11
 8009268:	f7fc fcbb 	bl	8005be2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800926c:	200b      	movs	r0, #11
 800926e:	f7fc fcd4 	bl	8005c1a <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8009272:	2200      	movs	r2, #0
 8009274:	2100      	movs	r1, #0
 8009276:	2010      	movs	r0, #16
 8009278:	f7fc fcb3 	bl	8005be2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800927c:	2010      	movs	r0, #16
 800927e:	f7fc fccc 	bl	8005c1a <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8009282:	2200      	movs	r2, #0
 8009284:	2100      	movs	r1, #0
 8009286:	2011      	movs	r0, #17
 8009288:	f7fc fcab 	bl	8005be2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800928c:	2011      	movs	r0, #17
 800928e:	f7fc fcc4 	bl	8005c1a <HAL_NVIC_EnableIRQ>
}
 8009292:	bf00      	nop
 8009294:	3708      	adds	r7, #8
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	40021000 	.word	0x40021000

080092a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b08a      	sub	sp, #40	; 0x28
 80092a4:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 80092a6:	f107 031c 	add.w	r3, r7, #28
 80092aa:	2200      	movs	r2, #0
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	605a      	str	r2, [r3, #4]
 80092b0:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 80092b2:	1d3b      	adds	r3, r7, #4
 80092b4:	2200      	movs	r2, #0
 80092b6:	601a      	str	r2, [r3, #0]
 80092b8:	605a      	str	r2, [r3, #4]
 80092ba:	609a      	str	r2, [r3, #8]
 80092bc:	60da      	str	r2, [r3, #12]
 80092be:	611a      	str	r2, [r3, #16]
 80092c0:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 80092c2:	4b2e      	ldr	r3, [pc, #184]	; (800937c <MX_ADC1_Init+0xdc>)
 80092c4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80092c8:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80092ca:	4b2c      	ldr	r3, [pc, #176]	; (800937c <MX_ADC1_Init+0xdc>)
 80092cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80092d0:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80092d2:	4b2a      	ldr	r3, [pc, #168]	; (800937c <MX_ADC1_Init+0xdc>)
 80092d4:	2200      	movs	r2, #0
 80092d6:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80092d8:	4b28      	ldr	r3, [pc, #160]	; (800937c <MX_ADC1_Init+0xdc>)
 80092da:	2200      	movs	r2, #0
 80092dc:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 80092de:	4b27      	ldr	r3, [pc, #156]	; (800937c <MX_ADC1_Init+0xdc>)
 80092e0:	2200      	movs	r2, #0
 80092e2:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80092e4:	4b25      	ldr	r3, [pc, #148]	; (800937c <MX_ADC1_Init+0xdc>)
 80092e6:	2200      	movs	r2, #0
 80092e8:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80092ec:	4b23      	ldr	r3, [pc, #140]	; (800937c <MX_ADC1_Init+0xdc>)
 80092ee:	2200      	movs	r2, #0
 80092f0:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80092f2:	4b22      	ldr	r3, [pc, #136]	; (800937c <MX_ADC1_Init+0xdc>)
 80092f4:	2201      	movs	r2, #1
 80092f6:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80092f8:	4b20      	ldr	r3, [pc, #128]	; (800937c <MX_ADC1_Init+0xdc>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 80092fe:	4b1f      	ldr	r3, [pc, #124]	; (800937c <MX_ADC1_Init+0xdc>)
 8009300:	2201      	movs	r2, #1
 8009302:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 8009304:	4b1d      	ldr	r3, [pc, #116]	; (800937c <MX_ADC1_Init+0xdc>)
 8009306:	2201      	movs	r2, #1
 8009308:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800930c:	4b1b      	ldr	r3, [pc, #108]	; (800937c <MX_ADC1_Init+0xdc>)
 800930e:	2204      	movs	r2, #4
 8009310:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 8009312:	4b1a      	ldr	r3, [pc, #104]	; (800937c <MX_ADC1_Init+0xdc>)
 8009314:	2200      	movs	r2, #0
 8009316:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8009318:	4b18      	ldr	r3, [pc, #96]	; (800937c <MX_ADC1_Init+0xdc>)
 800931a:	2200      	movs	r2, #0
 800931c:	635a      	str	r2, [r3, #52]	; 0x34
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800931e:	4817      	ldr	r0, [pc, #92]	; (800937c <MX_ADC1_Init+0xdc>)
 8009320:	f7f7 feb8 	bl	8001094 <HAL_ADC_Init>
 8009324:	4603      	mov	r3, r0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d001      	beq.n	800932e <MX_ADC1_Init+0x8e>
	  {
	    Error_Handler();
 800932a:	f000 f95b 	bl	80095e4 <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 800932e:	2300      	movs	r3, #0
 8009330:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8009332:	f107 031c 	add.w	r3, r7, #28
 8009336:	4619      	mov	r1, r3
 8009338:	4810      	ldr	r0, [pc, #64]	; (800937c <MX_ADC1_Init+0xdc>)
 800933a:	f7f8 fcad 	bl	8001c98 <HAL_ADCEx_MultiModeConfigChannel>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d001      	beq.n	8009348 <MX_ADC1_Init+0xa8>
	  {
	    Error_Handler();
 8009344:	f000 f94e 	bl	80095e4 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8009348:	2301      	movs	r3, #1
 800934a:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800934c:	2301      	movs	r3, #1
 800934e:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8009350:	2300      	movs	r3, #0
 8009352:	613b      	str	r3, [r7, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8009354:	2300      	movs	r3, #0
 8009356:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009358:	2300      	movs	r3, #0
 800935a:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 800935c:	2300      	movs	r3, #0
 800935e:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009360:	1d3b      	adds	r3, r7, #4
 8009362:	4619      	mov	r1, r3
 8009364:	4805      	ldr	r0, [pc, #20]	; (800937c <MX_ADC1_Init+0xdc>)
 8009366:	f7f8 f9ab 	bl	80016c0 <HAL_ADC_ConfigChannel>
 800936a:	4603      	mov	r3, r0
 800936c:	2b00      	cmp	r3, #0
 800936e:	d001      	beq.n	8009374 <MX_ADC1_Init+0xd4>
	  {
	    Error_Handler();
 8009370:	f000 f938 	bl	80095e4 <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */

}
 8009374:	bf00      	nop
 8009376:	3728      	adds	r7, #40	; 0x28
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20000144 	.word	0x20000144

08009380 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 8009384:	4b1b      	ldr	r3, [pc, #108]	; (80093f4 <MX_I2C1_Init+0x74>)
 8009386:	4a1c      	ldr	r2, [pc, #112]	; (80093f8 <MX_I2C1_Init+0x78>)
 8009388:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00702681;
 800938a:	4b1a      	ldr	r3, [pc, #104]	; (80093f4 <MX_I2C1_Init+0x74>)
 800938c:	4a1b      	ldr	r2, [pc, #108]	; (80093fc <MX_I2C1_Init+0x7c>)
 800938e:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 8009390:	4b18      	ldr	r3, [pc, #96]	; (80093f4 <MX_I2C1_Init+0x74>)
 8009392:	2200      	movs	r2, #0
 8009394:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009396:	4b17      	ldr	r3, [pc, #92]	; (80093f4 <MX_I2C1_Init+0x74>)
 8009398:	2201      	movs	r2, #1
 800939a:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800939c:	4b15      	ldr	r3, [pc, #84]	; (80093f4 <MX_I2C1_Init+0x74>)
 800939e:	2200      	movs	r2, #0
 80093a0:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 80093a2:	4b14      	ldr	r3, [pc, #80]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80093a8:	4b12      	ldr	r3, [pc, #72]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80093ae:	4b11      	ldr	r3, [pc, #68]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093b0:	2200      	movs	r2, #0
 80093b2:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80093b4:	4b0f      	ldr	r3, [pc, #60]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093b6:	2200      	movs	r2, #0
 80093b8:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80093ba:	480e      	ldr	r0, [pc, #56]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093bc:	f7fa fdf8 	bl	8003fb0 <HAL_I2C_Init>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d001      	beq.n	80093ca <MX_I2C1_Init+0x4a>
	  {
	    Error_Handler();
 80093c6:	f000 f90d 	bl	80095e4 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80093ca:	2100      	movs	r1, #0
 80093cc:	4809      	ldr	r0, [pc, #36]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093ce:	f7fc fa16 	bl	80057fe <HAL_I2CEx_ConfigAnalogFilter>
 80093d2:	4603      	mov	r3, r0
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d001      	beq.n	80093dc <MX_I2C1_Init+0x5c>
	  {
	    Error_Handler();
 80093d8:	f000 f904 	bl	80095e4 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80093dc:	2100      	movs	r1, #0
 80093de:	4805      	ldr	r0, [pc, #20]	; (80093f4 <MX_I2C1_Init+0x74>)
 80093e0:	f7fc fa57 	bl	8005892 <HAL_I2CEx_ConfigDigitalFilter>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <MX_I2C1_Init+0x6e>
	  {
	    Error_Handler();
 80093ea:	f000 f8fb 	bl	80095e4 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */
}
 80093ee:	bf00      	nop
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	200001d8 	.word	0x200001d8
 80093f8:	40005400 	.word	0x40005400
 80093fc:	00702681 	.word	0x00702681

08009400 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8009404:	4b1b      	ldr	r3, [pc, #108]	; (8009474 <MX_SPI3_Init+0x74>)
 8009406:	4a1c      	ldr	r2, [pc, #112]	; (8009478 <MX_SPI3_Init+0x78>)
 8009408:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800940a:	4b1a      	ldr	r3, [pc, #104]	; (8009474 <MX_SPI3_Init+0x74>)
 800940c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009410:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009412:	4b18      	ldr	r3, [pc, #96]	; (8009474 <MX_SPI3_Init+0x74>)
 8009414:	2200      	movs	r2, #0
 8009416:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8009418:	4b16      	ldr	r3, [pc, #88]	; (8009474 <MX_SPI3_Init+0x74>)
 800941a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800941e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009420:	4b14      	ldr	r3, [pc, #80]	; (8009474 <MX_SPI3_Init+0x74>)
 8009422:	2200      	movs	r2, #0
 8009424:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009426:	4b13      	ldr	r3, [pc, #76]	; (8009474 <MX_SPI3_Init+0x74>)
 8009428:	2200      	movs	r2, #0
 800942a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800942c:	4b11      	ldr	r3, [pc, #68]	; (8009474 <MX_SPI3_Init+0x74>)
 800942e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009432:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009434:	4b0f      	ldr	r3, [pc, #60]	; (8009474 <MX_SPI3_Init+0x74>)
 8009436:	2200      	movs	r2, #0
 8009438:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800943a:	4b0e      	ldr	r3, [pc, #56]	; (8009474 <MX_SPI3_Init+0x74>)
 800943c:	2200      	movs	r2, #0
 800943e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8009440:	4b0c      	ldr	r3, [pc, #48]	; (8009474 <MX_SPI3_Init+0x74>)
 8009442:	2200      	movs	r2, #0
 8009444:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009446:	4b0b      	ldr	r3, [pc, #44]	; (8009474 <MX_SPI3_Init+0x74>)
 8009448:	2200      	movs	r2, #0
 800944a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800944c:	4b09      	ldr	r3, [pc, #36]	; (8009474 <MX_SPI3_Init+0x74>)
 800944e:	2207      	movs	r2, #7
 8009450:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009452:	4b08      	ldr	r3, [pc, #32]	; (8009474 <MX_SPI3_Init+0x74>)
 8009454:	2200      	movs	r2, #0
 8009456:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009458:	4b06      	ldr	r3, [pc, #24]	; (8009474 <MX_SPI3_Init+0x74>)
 800945a:	2208      	movs	r2, #8
 800945c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800945e:	4805      	ldr	r0, [pc, #20]	; (8009474 <MX_SPI3_Init+0x74>)
 8009460:	f7fe fb72 	bl	8007b48 <HAL_SPI_Init>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800946a:	f000 f8bb 	bl	80095e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800946e:	bf00      	nop
 8009470:	bd80      	pop	{r7, pc}
 8009472:	bf00      	nop
 8009474:	200002dc 	.word	0x200002dc
 8009478:	40003c00 	.word	0x40003c00

0800947c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009480:	4b14      	ldr	r3, [pc, #80]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 8009482:	4a15      	ldr	r2, [pc, #84]	; (80094d8 <MX_USART1_UART_Init+0x5c>)
 8009484:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8009486:	4b13      	ldr	r3, [pc, #76]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 8009488:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800948c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800948e:	4b11      	ldr	r3, [pc, #68]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 8009490:	2200      	movs	r2, #0
 8009492:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009494:	4b0f      	ldr	r3, [pc, #60]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 8009496:	2200      	movs	r2, #0
 8009498:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800949a:	4b0e      	ldr	r3, [pc, #56]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 800949c:	2200      	movs	r2, #0
 800949e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80094a0:	4b0c      	ldr	r3, [pc, #48]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 80094a2:	220c      	movs	r2, #12
 80094a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80094a6:	4b0b      	ldr	r3, [pc, #44]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 80094a8:	2200      	movs	r2, #0
 80094aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80094ac:	4b09      	ldr	r3, [pc, #36]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 80094ae:	2200      	movs	r2, #0
 80094b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80094b2:	4b08      	ldr	r3, [pc, #32]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 80094b4:	2200      	movs	r2, #0
 80094b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80094b8:	4b06      	ldr	r3, [pc, #24]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 80094ba:	2200      	movs	r2, #0
 80094bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80094be:	4805      	ldr	r0, [pc, #20]	; (80094d4 <MX_USART1_UART_Init+0x58>)
 80094c0:	f7fe fd82 	bl	8007fc8 <HAL_UART_Init>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d001      	beq.n	80094ce <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80094ca:	f000 f88b 	bl	80095e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80094ce:	bf00      	nop
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	20000368 	.word	0x20000368
 80094d8:	40013800 	.word	0x40013800

080094dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80094e0:	4b14      	ldr	r3, [pc, #80]	; (8009534 <MX_USART2_UART_Init+0x58>)
 80094e2:	4a15      	ldr	r2, [pc, #84]	; (8009538 <MX_USART2_UART_Init+0x5c>)
 80094e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80094e6:	4b13      	ldr	r3, [pc, #76]	; (8009534 <MX_USART2_UART_Init+0x58>)
 80094e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80094ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80094ee:	4b11      	ldr	r3, [pc, #68]	; (8009534 <MX_USART2_UART_Init+0x58>)
 80094f0:	2200      	movs	r2, #0
 80094f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80094f4:	4b0f      	ldr	r3, [pc, #60]	; (8009534 <MX_USART2_UART_Init+0x58>)
 80094f6:	2200      	movs	r2, #0
 80094f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80094fa:	4b0e      	ldr	r3, [pc, #56]	; (8009534 <MX_USART2_UART_Init+0x58>)
 80094fc:	2200      	movs	r2, #0
 80094fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009500:	4b0c      	ldr	r3, [pc, #48]	; (8009534 <MX_USART2_UART_Init+0x58>)
 8009502:	220c      	movs	r2, #12
 8009504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009506:	4b0b      	ldr	r3, [pc, #44]	; (8009534 <MX_USART2_UART_Init+0x58>)
 8009508:	2200      	movs	r2, #0
 800950a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800950c:	4b09      	ldr	r3, [pc, #36]	; (8009534 <MX_USART2_UART_Init+0x58>)
 800950e:	2200      	movs	r2, #0
 8009510:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009512:	4b08      	ldr	r3, [pc, #32]	; (8009534 <MX_USART2_UART_Init+0x58>)
 8009514:	2200      	movs	r2, #0
 8009516:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009518:	4b06      	ldr	r3, [pc, #24]	; (8009534 <MX_USART2_UART_Init+0x58>)
 800951a:	2200      	movs	r2, #0
 800951c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800951e:	4805      	ldr	r0, [pc, #20]	; (8009534 <MX_USART2_UART_Init+0x58>)
 8009520:	f7fe fd52 	bl	8007fc8 <HAL_UART_Init>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d001      	beq.n	800952e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800952a:	f000 f85b 	bl	80095e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800952e:	bf00      	nop
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	200003ec 	.word	0x200003ec
 8009538:	40004400 	.word	0x40004400

0800953c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b088      	sub	sp, #32
 8009540:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009542:	f107 030c 	add.w	r3, r7, #12
 8009546:	2200      	movs	r2, #0
 8009548:	601a      	str	r2, [r3, #0]
 800954a:	605a      	str	r2, [r3, #4]
 800954c:	609a      	str	r2, [r3, #8]
 800954e:	60da      	str	r2, [r3, #12]
 8009550:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009552:	4b22      	ldr	r3, [pc, #136]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009554:	695b      	ldr	r3, [r3, #20]
 8009556:	4a21      	ldr	r2, [pc, #132]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009558:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800955c:	6153      	str	r3, [r2, #20]
 800955e:	4b1f      	ldr	r3, [pc, #124]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009566:	60bb      	str	r3, [r7, #8]
 8009568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800956a:	4b1c      	ldr	r3, [pc, #112]	; (80095dc <MX_GPIO_Init+0xa0>)
 800956c:	695b      	ldr	r3, [r3, #20]
 800956e:	4a1b      	ldr	r2, [pc, #108]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009574:	6153      	str	r3, [r2, #20]
 8009576:	4b19      	ldr	r3, [pc, #100]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009578:	695b      	ldr	r3, [r3, #20]
 800957a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800957e:	607b      	str	r3, [r7, #4]
 8009580:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009582:	4b16      	ldr	r3, [pc, #88]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009584:	695b      	ldr	r3, [r3, #20]
 8009586:	4a15      	ldr	r2, [pc, #84]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800958c:	6153      	str	r3, [r2, #20]
 800958e:	4b13      	ldr	r3, [pc, #76]	; (80095dc <MX_GPIO_Init+0xa0>)
 8009590:	695b      	ldr	r3, [r3, #20]
 8009592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009596:	603b      	str	r3, [r7, #0]
 8009598:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800959a:	2200      	movs	r2, #0
 800959c:	2120      	movs	r1, #32
 800959e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80095a2:	f7f8 ff3a 	bl	800241a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80095a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80095aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80095ac:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80095b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80095b6:	f107 030c 	add.w	r3, r7, #12
 80095ba:	4619      	mov	r1, r3
 80095bc:	4808      	ldr	r0, [pc, #32]	; (80095e0 <MX_GPIO_Init+0xa4>)
 80095be:	f7f8 fd8b 	bl	80020d8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80095c2:	2200      	movs	r2, #0
 80095c4:	2100      	movs	r1, #0
 80095c6:	2028      	movs	r0, #40	; 0x28
 80095c8:	f7fc fb0b 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80095cc:	2028      	movs	r0, #40	; 0x28
 80095ce:	f7fc fb24 	bl	8005c1a <HAL_NVIC_EnableIRQ>

}
 80095d2:	bf00      	nop
 80095d4:	3720      	adds	r7, #32
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	40021000 	.word	0x40021000
 80095e0:	48000800 	.word	0x48000800

080095e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 80095e4:	b480      	push	{r7}
 80095e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80095e8:	b672      	cpsid	i
}
 80095ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80095ec:	e7fe      	b.n	80095ec <Error_Handler+0x8>

080095ee <EcuM_StartUp_Two>:
#include "EcuM.h"
#include "Os_task.h"
#include "BswM.h"

void EcuM_StartUp_Two()
{
 80095ee:	b580      	push	{r7, lr}
 80095f0:	af00      	add	r7, sp, #0
	(void)HAL_Init();
 80095f2:	f7fc f9bd 	bl	8005970 <HAL_Init>
	BswM_Init();
 80095f6:	f7ff fd3e 	bl	8009076 <BswM_Init>
}
 80095fa:	bf00      	nop
 80095fc:	bd80      	pop	{r7, pc}

080095fe <EcuM_Init>:

int EcuM_Init(void)
{
 80095fe:	b580      	push	{r7, lr}
 8009600:	af00      	add	r7, sp, #0

	/* Start Scheduler */
	Os_Start();
 8009602:	f000 f803 	bl	800960c <Os_Start>

	return 0;
 8009606:	2300      	movs	r3, #0
}
 8009608:	4618      	mov	r0, r3
 800960a:	bd80      	pop	{r7, pc}

0800960c <Os_Start>:
#include "Os_scheduler.h"
#include "Os_task.h"


void Os_Start()
{
 800960c:	b580      	push	{r7, lr}
 800960e:	af00      	add	r7, sp, #0
	Os_Task_StartUp_0();
 8009610:	f000 f8c8 	bl	80097a4 <Os_Task_StartUp_0>
	Os_Scheduler_Init();
 8009614:	f000 f81e 	bl	8009654 <Os_Scheduler_Init>
	Os_Scheduler_Start();
 8009618:	f000 f8ae 	bl	8009778 <Os_Scheduler_Start>

	while(1)
 800961c:	e7fe      	b.n	800961c <Os_Start+0x10>
	...

08009620 <SysTick_Handler>:

	/// At this point the processor has already pushed PSR, PC, LR, R12, R3, R2, R1 and R0
	/// onto the stack. We need to push the rest(i.e R4, R5, R6, R7, R8, R9, R10 & R11) to save the
	/// context of the current task.
	/// Disable interrupts
    __asm("CPSID   I");
 8009620:	b672      	cpsid	i
    /// Push registers R4 to R7
    __asm("PUSH    {R4-R7}");
 8009622:	b4f0      	push	{r4, r5, r6, r7}
    /// Push registers R8-R11
    __asm("MOV     R4, R8");
 8009624:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 8009626:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 8009628:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800962a:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800962c:	b4f0      	push	{r4, r5, r6, r7}
    /// Load R0 with the address of pCurntTcb
    __asm("LDR     R0, =pCurntTcb");
 800962e:	4808      	ldr	r0, [pc, #32]	; (8009650 <SysTick_Handler+0x30>)
    /// Load R1 with the content of pCurntTcb(i.e post this, R1 will contain the address of current TCB).
    __asm("LDR     R1, [R0]");
 8009630:	6801      	ldr	r1, [r0, #0]
    /// Move the SP value to R4
    __asm("MOV     R4, SP");
 8009632:	466c      	mov	r4, sp
    /// Store the value of the stack pointer(copied in R4) to the current tasks "stackPt" element in its TCB.
    /// This marks an end to saving the context of the current task.
    __asm("STR     R4, [R1]");
 8009634:	600c      	str	r4, [r1, #0]


    /// STEP 2: LOAD THE NEW TASK CONTEXT FROM ITS STACK TO THE CPU REGISTERS, UPDATE pCurntTcb.

    /// Load the address of the next task TCB onto the R1.
    __asm("LDR     R1, [R1,#4]");
 8009636:	6849      	ldr	r1, [r1, #4]
    /// Load the contents of the next tasks stack pointer to pCurntTcb, equivalent to pointing pCurntTcb to
    /// the newer tasks TCB. Remember R1 contains the address of pCurntTcb.
    __asm("STR     R1, [R0]");
 8009638:	6001      	str	r1, [r0, #0]
    /// Load the newer tasks TCB to the SP using R4.
    __asm("LDR     R4, [R1]");
 800963a:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");
 800963c:	46a5      	mov	sp, r4
    /// Pop registers R8-R11
    __asm("POP     {R4-R7}");
 800963e:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 8009640:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 8009642:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 8009644:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 8009646:	46bb      	mov	fp, r7
    /// Pop registers R4-R7
    __asm("POP     {R4-R7}");
 8009648:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("CPSIE   I ");
 800964a:	b662      	cpsie	i
    __asm("BX      LR");
 800964c:	4770      	bx	lr

}
 800964e:	bf00      	nop
 8009650:	200004ac 	.word	0x200004ac

08009654 <Os_Scheduler_Init>:

void Os_Scheduler_Init()
{
 8009654:	b480      	push	{r7}
 8009656:	af00      	add	r7, sp, #0
	/// Enter critical section
	/// Disable interrupts
	__asm("CPSID   I");
 8009658:	b672      	cpsid	i
	/// Make the TCB linked list circular
	tcbs[0].nextPt = &tcbs[1];
 800965a:	4b33      	ldr	r3, [pc, #204]	; (8009728 <Os_Scheduler_Init+0xd4>)
 800965c:	4a33      	ldr	r2, [pc, #204]	; (800972c <Os_Scheduler_Init+0xd8>)
 800965e:	605a      	str	r2, [r3, #4]
	tcbs[1].nextPt = &tcbs[2];
 8009660:	4b31      	ldr	r3, [pc, #196]	; (8009728 <Os_Scheduler_Init+0xd4>)
 8009662:	4a33      	ldr	r2, [pc, #204]	; (8009730 <Os_Scheduler_Init+0xdc>)
 8009664:	60da      	str	r2, [r3, #12]
	tcbs[2].nextPt = &tcbs[3];
 8009666:	4b30      	ldr	r3, [pc, #192]	; (8009728 <Os_Scheduler_Init+0xd4>)
 8009668:	4a32      	ldr	r2, [pc, #200]	; (8009734 <Os_Scheduler_Init+0xe0>)
 800966a:	615a      	str	r2, [r3, #20]
	tcbs[3].nextPt = &tcbs[4];
 800966c:	4b2e      	ldr	r3, [pc, #184]	; (8009728 <Os_Scheduler_Init+0xd4>)
 800966e:	4a32      	ldr	r2, [pc, #200]	; (8009738 <Os_Scheduler_Init+0xe4>)
 8009670:	61da      	str	r2, [r3, #28]
	tcbs[4].nextPt = &tcbs[5];
 8009672:	4b2d      	ldr	r3, [pc, #180]	; (8009728 <Os_Scheduler_Init+0xd4>)
 8009674:	4a31      	ldr	r2, [pc, #196]	; (800973c <Os_Scheduler_Init+0xe8>)
 8009676:	625a      	str	r2, [r3, #36]	; 0x24
	tcbs[5].nextPt = &tcbs[0];
 8009678:	4b2b      	ldr	r3, [pc, #172]	; (8009728 <Os_Scheduler_Init+0xd4>)
 800967a:	4a2b      	ldr	r2, [pc, #172]	; (8009728 <Os_Scheduler_Init+0xd4>)
 800967c:	62da      	str	r2, [r3, #44]	; 0x2c

	/// Setup stack for task0

	/// Setup the stack such that it is holding one task context.
	/// Remember it is a descending stack and a context consists of 16 registers.
	tcbs[0].stackPt = &TCB_STACK[0][STACKSIZE-16];
 800967e:	4b2a      	ldr	r3, [pc, #168]	; (8009728 <Os_Scheduler_Init+0xd4>)
 8009680:	4a2f      	ldr	r2, [pc, #188]	; (8009740 <Os_Scheduler_Init+0xec>)
 8009682:	601a      	str	r2, [r3, #0]
	/// Set the 'T' bit in stacked xPSR to '1' to notify processor
	/// on exception return about the thumb state. V6-m and V7-m cores
	/// can only support thumb state hence this should be always set
	/// to '1'.
	TCB_STACK[0][STACKSIZE-1] = 0x01000000;
 8009684:	4b2f      	ldr	r3, [pc, #188]	; (8009744 <Os_Scheduler_Init+0xf0>)
 8009686:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800968a:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	/// Set the stacked PC to point to the task
	TCB_STACK[0][STACKSIZE-2] = (int32_t)(Task5ms_0);
 800968e:	4a2e      	ldr	r2, [pc, #184]	; (8009748 <Os_Scheduler_Init+0xf4>)
 8009690:	4b2c      	ldr	r3, [pc, #176]	; (8009744 <Os_Scheduler_Init+0xf0>)
 8009692:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318

	/// Setup stack for task1

	/// Setup the stack such that it is holding one task context.
	/// Remember it is a descending stack and a context consists of 16 registers.
    tcbs[1].stackPt = &TCB_STACK[1][STACKSIZE-16];
 8009696:	4b24      	ldr	r3, [pc, #144]	; (8009728 <Os_Scheduler_Init+0xd4>)
 8009698:	4a2c      	ldr	r2, [pc, #176]	; (800974c <Os_Scheduler_Init+0xf8>)
 800969a:	609a      	str	r2, [r3, #8]
    /// Set the 'T' bit in stacked xPSR to '1' to notify processor
    /// on exception return about the thumb state. V6-m and V7-m cores
    /// can only support thumb state hence this should be always set
    /// to '1'.
    TCB_STACK[1][STACKSIZE-1] = 0x01000000;
 800969c:	4b29      	ldr	r3, [pc, #164]	; (8009744 <Os_Scheduler_Init+0xf0>)
 800969e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80096a2:	f8c3 263c 	str.w	r2, [r3, #1596]	; 0x63c
    /// Set the stacked PC to point to the task
    TCB_STACK[1][STACKSIZE-2] = (int32_t)(Task10ms_0);
 80096a6:	4a2a      	ldr	r2, [pc, #168]	; (8009750 <Os_Scheduler_Init+0xfc>)
 80096a8:	4b26      	ldr	r3, [pc, #152]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096aa:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638


    tcbs[2].stackPt = &TCB_STACK[2][STACKSIZE-16];
 80096ae:	4b1e      	ldr	r3, [pc, #120]	; (8009728 <Os_Scheduler_Init+0xd4>)
 80096b0:	4a28      	ldr	r2, [pc, #160]	; (8009754 <Os_Scheduler_Init+0x100>)
 80096b2:	611a      	str	r2, [r3, #16]
    TCB_STACK[2][STACKSIZE-1] = 0x01000000;
 80096b4:	4b23      	ldr	r3, [pc, #140]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80096ba:	f8c3 295c 	str.w	r2, [r3, #2396]	; 0x95c
    TCB_STACK[2][STACKSIZE-2] = (int32_t)(Task20ms_0);
 80096be:	4a26      	ldr	r2, [pc, #152]	; (8009758 <Os_Scheduler_Init+0x104>)
 80096c0:	4b20      	ldr	r3, [pc, #128]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096c2:	f8c3 2958 	str.w	r2, [r3, #2392]	; 0x958

    tcbs[3].stackPt = &TCB_STACK[3][STACKSIZE-16];
 80096c6:	4b18      	ldr	r3, [pc, #96]	; (8009728 <Os_Scheduler_Init+0xd4>)
 80096c8:	4a24      	ldr	r2, [pc, #144]	; (800975c <Os_Scheduler_Init+0x108>)
 80096ca:	619a      	str	r2, [r3, #24]
    TCB_STACK[3][STACKSIZE-1] = 0x01000000;
 80096cc:	4b1d      	ldr	r3, [pc, #116]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80096d2:	f8c3 2c7c 	str.w	r2, [r3, #3196]	; 0xc7c
    TCB_STACK[3][STACKSIZE-2] = (int32_t)(Task50ms_0);
 80096d6:	4a22      	ldr	r2, [pc, #136]	; (8009760 <Os_Scheduler_Init+0x10c>)
 80096d8:	4b1a      	ldr	r3, [pc, #104]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096da:	f8c3 2c78 	str.w	r2, [r3, #3192]	; 0xc78

    tcbs[4].stackPt = &TCB_STACK[4][STACKSIZE-16];
 80096de:	4b12      	ldr	r3, [pc, #72]	; (8009728 <Os_Scheduler_Init+0xd4>)
 80096e0:	4a20      	ldr	r2, [pc, #128]	; (8009764 <Os_Scheduler_Init+0x110>)
 80096e2:	621a      	str	r2, [r3, #32]
    TCB_STACK[4][STACKSIZE-1] = 0x01000000;
 80096e4:	4b17      	ldr	r3, [pc, #92]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80096ea:	f8c3 2f9c 	str.w	r2, [r3, #3996]	; 0xf9c
    TCB_STACK[4][STACKSIZE-2] = (int32_t)(Task100ms_0);
 80096ee:	4a1e      	ldr	r2, [pc, #120]	; (8009768 <Os_Scheduler_Init+0x114>)
 80096f0:	4b14      	ldr	r3, [pc, #80]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096f2:	f8c3 2f98 	str.w	r2, [r3, #3992]	; 0xf98

    tcbs[5].stackPt = &TCB_STACK[5][STACKSIZE-16];
 80096f6:	4b0c      	ldr	r3, [pc, #48]	; (8009728 <Os_Scheduler_Init+0xd4>)
 80096f8:	4a1c      	ldr	r2, [pc, #112]	; (800976c <Os_Scheduler_Init+0x118>)
 80096fa:	629a      	str	r2, [r3, #40]	; 0x28
    TCB_STACK[5][STACKSIZE-1] = 0x01000000;
 80096fc:	4b11      	ldr	r3, [pc, #68]	; (8009744 <Os_Scheduler_Init+0xf0>)
 80096fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009702:	461a      	mov	r2, r3
 8009704:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009708:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc
    TCB_STACK[5][STACKSIZE-2] = (int32_t)(Task500ms_0);
 800970c:	4b18      	ldr	r3, [pc, #96]	; (8009770 <Os_Scheduler_Init+0x11c>)
 800970e:	4a0d      	ldr	r2, [pc, #52]	; (8009744 <Os_Scheduler_Init+0xf0>)
 8009710:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009714:	f8c2 32b8 	str.w	r3, [r2, #696]	; 0x2b8

    /// Make current tcb pointer point to task0
    pCurntTcb = &tcbs[0];
 8009718:	4b16      	ldr	r3, [pc, #88]	; (8009774 <Os_Scheduler_Init+0x120>)
 800971a:	4a03      	ldr	r2, [pc, #12]	; (8009728 <Os_Scheduler_Init+0xd4>)
 800971c:	601a      	str	r2, [r3, #0]
    /// Enable interrupts
    __asm("CPSIE   I ");
 800971e:	b662      	cpsie	i
}
 8009720:	bf00      	nop
 8009722:	46bd      	mov	sp, r7
 8009724:	bc80      	pop	{r7}
 8009726:	4770      	bx	lr
 8009728:	2000047c 	.word	0x2000047c
 800972c:	20000484 	.word	0x20000484
 8009730:	2000048c 	.word	0x2000048c
 8009734:	20000494 	.word	0x20000494
 8009738:	2000049c 	.word	0x2000049c
 800973c:	200004a4 	.word	0x200004a4
 8009740:	20000790 	.word	0x20000790
 8009744:	200004b0 	.word	0x200004b0
 8009748:	080097b1 	.word	0x080097b1
 800974c:	20000ab0 	.word	0x20000ab0
 8009750:	080097e9 	.word	0x080097e9
 8009754:	20000dd0 	.word	0x20000dd0
 8009758:	08009821 	.word	0x08009821
 800975c:	200010f0 	.word	0x200010f0
 8009760:	08009859 	.word	0x08009859
 8009764:	20001410 	.word	0x20001410
 8009768:	08009891 	.word	0x08009891
 800976c:	20001730 	.word	0x20001730
 8009770:	080098c9 	.word	0x080098c9
 8009774:	200004ac 	.word	0x200004ac

08009778 <Os_Scheduler_Start>:


__attribute__((naked)) void Os_Scheduler_Start(void)
{
    /// R0 contains the address of currentPt
    __asm("LDR     R0, =pCurntTcb");
 8009778:	4809      	ldr	r0, [pc, #36]	; (80097a0 <Os_Scheduler_Start+0x28>)
    /// R2 contains the address in currentPt(value of currentPt)
    __asm("LDR     R2, [R0]");
 800977a:	6802      	ldr	r2, [r0, #0]
    /// Load the SP reg with the stacked SP value
    __asm("LDR     R4, [R2]");
 800977c:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4");
 800977e:	46a5      	mov	sp, r4
    /// Pop registers R8-R11(user saved context)
    __asm("POP     {R4-R7}");
 8009780:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 8009782:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 8009784:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 8009786:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 8009788:	46bb      	mov	fp, r7
    /// Pop registers R4-R7(user saved context)
    __asm("POP     {R4-R7}");
 800978a:	bcf0      	pop	{r4, r5, r6, r7}
    ///  Start poping the stacked exception frame.
    __asm("POP     {R0-R3}");
 800978c:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 800978e:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 8009790:	46a4      	mov	ip, r4
    /// Skip the saved LR
    __asm("ADD     SP,SP,#4");
 8009792:	b001      	add	sp, #4
    /// POP the saved PC into LR via R4, We do this to jump into the
    /// first task when we execute the branch instruction to exit this routine.
    __asm("POP     {R4}");
 8009794:	bc10      	pop	{r4}
    __asm("MOV     LR, R4");
 8009796:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4");
 8009798:	b001      	add	sp, #4
    /// Enable interrupts
    __asm("CPSIE   I ");
 800979a:	b662      	cpsie	i
    __asm("BX      LR");
 800979c:	4770      	bx	lr
}
 800979e:	bf00      	nop
 80097a0:	200004ac 	.word	0x200004ac

080097a4 <Os_Task_StartUp_0>:

void Os_Task_StartUp_0()
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	af00      	add	r7, sp, #0
	Os_Task_StartUp();
 80097a8:	f000 f8aa 	bl	8009900 <Os_Task_StartUp>
}
 80097ac:	bf00      	nop
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <Task5ms_0>:

volatile void Task5ms_0()
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	af00      	add	r7, sp, #0
    while(1)
    {
    	while(task5ms_cnt == tim3_5count)
 80097b4:	bf00      	nop
 80097b6:	4b09      	ldr	r3, [pc, #36]	; (80097dc <Task5ms_0+0x2c>)
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	4b09      	ldr	r3, [pc, #36]	; (80097e0 <Task5ms_0+0x30>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	429a      	cmp	r2, r3
 80097c0:	d0f9      	beq.n	80097b6 <Task5ms_0+0x6>
    	{

    	}
   		Os_Task5ms_0_cnt++;
 80097c2:	4b08      	ldr	r3, [pc, #32]	; (80097e4 <Task5ms_0+0x34>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	3301      	adds	r3, #1
 80097c8:	4a06      	ldr	r2, [pc, #24]	; (80097e4 <Task5ms_0+0x34>)
 80097ca:	6013      	str	r3, [r2, #0]
    	task5ms_cnt = tim3_5count;
 80097cc:	4b04      	ldr	r3, [pc, #16]	; (80097e0 <Task5ms_0+0x30>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a02      	ldr	r2, [pc, #8]	; (80097dc <Task5ms_0+0x2c>)
 80097d2:	6013      	str	r3, [r2, #0]

    	Os_Task_5ms();
 80097d4:	f000 f89a 	bl	800990c <Os_Task_5ms>
    	while(task5ms_cnt == tim3_5count)
 80097d8:	e7ec      	b.n	80097b4 <Task5ms_0+0x4>
 80097da:	bf00      	nop
 80097dc:	20001774 	.word	0x20001774
 80097e0:	200000d0 	.word	0x200000d0
 80097e4:	20001770 	.word	0x20001770

080097e8 <Task10ms_0>:
    }
}

volatile void Task10ms_0()
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	af00      	add	r7, sp, #0
    while(1)
    {
    	while(task10ms_cnt == tim3_10count)
 80097ec:	bf00      	nop
 80097ee:	4b09      	ldr	r3, [pc, #36]	; (8009814 <Task10ms_0+0x2c>)
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	4b09      	ldr	r3, [pc, #36]	; (8009818 <Task10ms_0+0x30>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d0f9      	beq.n	80097ee <Task10ms_0+0x6>
    	{

    	}
   		Os_Task10ms_0_cnt++;
 80097fa:	4b08      	ldr	r3, [pc, #32]	; (800981c <Task10ms_0+0x34>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	3301      	adds	r3, #1
 8009800:	4a06      	ldr	r2, [pc, #24]	; (800981c <Task10ms_0+0x34>)
 8009802:	6013      	str	r3, [r2, #0]
    	task10ms_cnt = tim3_10count;
 8009804:	4b04      	ldr	r3, [pc, #16]	; (8009818 <Task10ms_0+0x30>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a02      	ldr	r2, [pc, #8]	; (8009814 <Task10ms_0+0x2c>)
 800980a:	6013      	str	r3, [r2, #0]

    	Os_Task_10ms();
 800980c:	f000 f884 	bl	8009918 <Os_Task_10ms>
    	while(task10ms_cnt == tim3_10count)
 8009810:	e7ec      	b.n	80097ec <Task10ms_0+0x4>
 8009812:	bf00      	nop
 8009814:	2000177c 	.word	0x2000177c
 8009818:	200000d4 	.word	0x200000d4
 800981c:	20001778 	.word	0x20001778

08009820 <Task20ms_0>:
    }
}

volatile void Task20ms_0()
{
 8009820:	b580      	push	{r7, lr}
 8009822:	af00      	add	r7, sp, #0
    while(1)
    {
    	while(task20ms_cnt == tim3_20count)
 8009824:	bf00      	nop
 8009826:	4b09      	ldr	r3, [pc, #36]	; (800984c <Task20ms_0+0x2c>)
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	4b09      	ldr	r3, [pc, #36]	; (8009850 <Task20ms_0+0x30>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	429a      	cmp	r2, r3
 8009830:	d0f9      	beq.n	8009826 <Task20ms_0+0x6>
    	{

    	}
   		Os_Task20ms_0_cnt++;
 8009832:	4b08      	ldr	r3, [pc, #32]	; (8009854 <Task20ms_0+0x34>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	3301      	adds	r3, #1
 8009838:	4a06      	ldr	r2, [pc, #24]	; (8009854 <Task20ms_0+0x34>)
 800983a:	6013      	str	r3, [r2, #0]
    	task20ms_cnt = tim3_20count;
 800983c:	4b04      	ldr	r3, [pc, #16]	; (8009850 <Task20ms_0+0x30>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a02      	ldr	r2, [pc, #8]	; (800984c <Task20ms_0+0x2c>)
 8009842:	6013      	str	r3, [r2, #0]

    	Os_Task_20ms();
 8009844:	f000 f86e 	bl	8009924 <Os_Task_20ms>
    	while(task20ms_cnt == tim3_20count)
 8009848:	e7ec      	b.n	8009824 <Task20ms_0+0x4>
 800984a:	bf00      	nop
 800984c:	20001784 	.word	0x20001784
 8009850:	200000d8 	.word	0x200000d8
 8009854:	20001780 	.word	0x20001780

08009858 <Task50ms_0>:
    }
}


volatile void Task50ms_0()
{
 8009858:	b580      	push	{r7, lr}
 800985a:	af00      	add	r7, sp, #0
    while(1)
    {
    	while(task50ms_cnt == tim3_50count)
 800985c:	bf00      	nop
 800985e:	4b09      	ldr	r3, [pc, #36]	; (8009884 <Task50ms_0+0x2c>)
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	4b09      	ldr	r3, [pc, #36]	; (8009888 <Task50ms_0+0x30>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	429a      	cmp	r2, r3
 8009868:	d0f9      	beq.n	800985e <Task50ms_0+0x6>
    	{

    	}
   		Os_Task50ms_0_cnt++;
 800986a:	4b08      	ldr	r3, [pc, #32]	; (800988c <Task50ms_0+0x34>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3301      	adds	r3, #1
 8009870:	4a06      	ldr	r2, [pc, #24]	; (800988c <Task50ms_0+0x34>)
 8009872:	6013      	str	r3, [r2, #0]
    	task50ms_cnt = tim3_50count;
 8009874:	4b04      	ldr	r3, [pc, #16]	; (8009888 <Task50ms_0+0x30>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a02      	ldr	r2, [pc, #8]	; (8009884 <Task50ms_0+0x2c>)
 800987a:	6013      	str	r3, [r2, #0]

    	Os_Task_50ms();
 800987c:	f000 f858 	bl	8009930 <Os_Task_50ms>
    	while(task50ms_cnt == tim3_50count)
 8009880:	e7ec      	b.n	800985c <Task50ms_0+0x4>
 8009882:	bf00      	nop
 8009884:	2000178c 	.word	0x2000178c
 8009888:	200000dc 	.word	0x200000dc
 800988c:	20001788 	.word	0x20001788

08009890 <Task100ms_0>:
    }
}


volatile void Task100ms_0()
{
 8009890:	b580      	push	{r7, lr}
 8009892:	af00      	add	r7, sp, #0
    while(1)
    {
    	while(task100ms_cnt == tim3_100count)
 8009894:	bf00      	nop
 8009896:	4b09      	ldr	r3, [pc, #36]	; (80098bc <Task100ms_0+0x2c>)
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	4b09      	ldr	r3, [pc, #36]	; (80098c0 <Task100ms_0+0x30>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d0f9      	beq.n	8009896 <Task100ms_0+0x6>
    	{

    	}
   		Os_Task100ms_0_cnt++;
 80098a2:	4b08      	ldr	r3, [pc, #32]	; (80098c4 <Task100ms_0+0x34>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	3301      	adds	r3, #1
 80098a8:	4a06      	ldr	r2, [pc, #24]	; (80098c4 <Task100ms_0+0x34>)
 80098aa:	6013      	str	r3, [r2, #0]
    	task100ms_cnt = tim3_100count;
 80098ac:	4b04      	ldr	r3, [pc, #16]	; (80098c0 <Task100ms_0+0x30>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a02      	ldr	r2, [pc, #8]	; (80098bc <Task100ms_0+0x2c>)
 80098b2:	6013      	str	r3, [r2, #0]

    	Os_Task_100ms();
 80098b4:	f000 f842 	bl	800993c <Os_Task_100ms>
    	while(task100ms_cnt == tim3_100count)
 80098b8:	e7ec      	b.n	8009894 <Task100ms_0+0x4>
 80098ba:	bf00      	nop
 80098bc:	20001794 	.word	0x20001794
 80098c0:	200000e0 	.word	0x200000e0
 80098c4:	20001790 	.word	0x20001790

080098c8 <Task500ms_0>:
    }
}


volatile void Task500ms_0()
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	af00      	add	r7, sp, #0
    while(1)
    {
    	while(task500ms_cnt == tim3_500count)
 80098cc:	bf00      	nop
 80098ce:	4b09      	ldr	r3, [pc, #36]	; (80098f4 <Task500ms_0+0x2c>)
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	4b09      	ldr	r3, [pc, #36]	; (80098f8 <Task500ms_0+0x30>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d0f9      	beq.n	80098ce <Task500ms_0+0x6>
    	{

    	}
   		Os_Task500ms_0_cnt++;
 80098da:	4b08      	ldr	r3, [pc, #32]	; (80098fc <Task500ms_0+0x34>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	3301      	adds	r3, #1
 80098e0:	4a06      	ldr	r2, [pc, #24]	; (80098fc <Task500ms_0+0x34>)
 80098e2:	6013      	str	r3, [r2, #0]
    	task500ms_cnt = tim3_500count;
 80098e4:	4b04      	ldr	r3, [pc, #16]	; (80098f8 <Task500ms_0+0x30>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a02      	ldr	r2, [pc, #8]	; (80098f4 <Task500ms_0+0x2c>)
 80098ea:	6013      	str	r3, [r2, #0]

    	Os_Task_500ms();
 80098ec:	f000 f82c 	bl	8009948 <Os_Task_500ms>
    	while(task500ms_cnt == tim3_500count)
 80098f0:	e7ec      	b.n	80098cc <Task500ms_0+0x4>
 80098f2:	bf00      	nop
 80098f4:	2000179c 	.word	0x2000179c
 80098f8:	200000e4 	.word	0x200000e4
 80098fc:	20001798 	.word	0x20001798

08009900 <Os_Task_StartUp>:

#include "Cdd_Servo.h"
#include "LED.h"

TASK(StartUp)()
{
 8009900:	b580      	push	{r7, lr}
 8009902:	af00      	add	r7, sp, #0
	Rte_Os_Task_StartUp();
 8009904:	f000 f878 	bl	80099f8 <Rte_Task_StartUp>
}
 8009908:	bf00      	nop
 800990a:	bd80      	pop	{r7, pc}

0800990c <Os_Task_5ms>:

TASK(5ms)()
{
 800990c:	b580      	push	{r7, lr}
 800990e:	af00      	add	r7, sp, #0
	Rte_Os_Task_5ms();
 8009910:	f000 f892 	bl	8009a38 <Rte_Task_5ms>
}
 8009914:	bf00      	nop
 8009916:	bd80      	pop	{r7, pc}

08009918 <Os_Task_10ms>:

TASK(10ms)()
{
 8009918:	b580      	push	{r7, lr}
 800991a:	af00      	add	r7, sp, #0
	Rte_Os_Task_10ms();
 800991c:	f000 f892 	bl	8009a44 <Rte_Task_10ms>
}
 8009920:	bf00      	nop
 8009922:	bd80      	pop	{r7, pc}

08009924 <Os_Task_20ms>:

TASK(20ms)()
{
 8009924:	b580      	push	{r7, lr}
 8009926:	af00      	add	r7, sp, #0
	Rte_Os_Task_20ms();
 8009928:	f000 f8a0 	bl	8009a6c <Rte_Task_20ms>
}
 800992c:	bf00      	nop
 800992e:	bd80      	pop	{r7, pc}

08009930 <Os_Task_50ms>:

TASK(50ms)()
{
 8009930:	b580      	push	{r7, lr}
 8009932:	af00      	add	r7, sp, #0
	Rte_Os_Task_50ms();
 8009934:	f000 f8a0 	bl	8009a78 <Rte_Task_50ms>
}
 8009938:	bf00      	nop
 800993a:	bd80      	pop	{r7, pc}

0800993c <Os_Task_100ms>:

TASK(100ms)()
{
 800993c:	b580      	push	{r7, lr}
 800993e:	af00      	add	r7, sp, #0
	Rte_Os_Task_100ms();
 8009940:	f000 f8a0 	bl	8009a84 <Rte_Task_100ms>
}
 8009944:	bf00      	nop
 8009946:	bd80      	pop	{r7, pc}

08009948 <Os_Task_500ms>:

TASK(500ms)()
{
 8009948:	b580      	push	{r7, lr}
 800994a:	af00      	add	r7, sp, #0
	Rte_Os_Task_500ms();
 800994c:	f000 f8a6 	bl	8009a9c <Rte_Task_500ms>
}
 8009950:	bf00      	nop
 8009952:	bd80      	pop	{r7, pc}

08009954 <Tm_Init>:

#include "Tm.h"
#include "Gpt.h"

void Tm_Init(void)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	af00      	add	r7, sp, #0
	Gpt_TIM3_Start_IT();
 8009958:	f7f8 ffcc 	bl	80028f4 <Gpt_TIM3_Start_IT>
}
 800995c:	bf00      	nop
 800995e:	bd80      	pop	{r7, pc}

08009960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009960:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009998 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009964:	480d      	ldr	r0, [pc, #52]	; (800999c <LoopForever+0x6>)
  ldr r1, =_edata
 8009966:	490e      	ldr	r1, [pc, #56]	; (80099a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009968:	4a0e      	ldr	r2, [pc, #56]	; (80099a4 <LoopForever+0xe>)
  movs r3, #0
 800996a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800996c:	e002      	b.n	8009974 <LoopCopyDataInit>

0800996e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800996e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009972:	3304      	adds	r3, #4

08009974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009978:	d3f9      	bcc.n	800996e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800997a:	4a0b      	ldr	r2, [pc, #44]	; (80099a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800997c:	4c0b      	ldr	r4, [pc, #44]	; (80099ac <LoopForever+0x16>)
  movs r3, #0
 800997e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009980:	e001      	b.n	8009986 <LoopFillZerobss>

08009982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009984:	3204      	adds	r2, #4

08009986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009988:	d3fb      	bcc.n	8009982 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800998a:	f7fb ffeb 	bl	8005964 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800998e:	f000 f91d 	bl	8009bcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	EcuM_Init
 8009992:	f7ff fe34 	bl	80095fe <EcuM_Init>

08009996 <LoopForever>:

LoopForever:
    b LoopForever
 8009996:	e7fe      	b.n	8009996 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009998:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800999c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80099a0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80099a4:	0800a590 	.word	0x0800a590
  ldr r2, =_sbss
 80099a8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80099ac:	200017c8 	.word	0x200017c8

080099b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80099b0:	e7fe      	b.n	80099b0 <ADC1_2_IRQHandler>

080099b2 <Rte_Call_EnterProtectedSection>:

static inline void Rte_Call_EnterProtectedSection(void);
static inline void Rte_Call_LeaveProtectedSection(void);

static inline void Rte_Call_EnterProtectedSection(void)
{
 80099b2:	b480      	push	{r7}
 80099b4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80099b6:	b672      	cpsid	i
}
 80099b8:	bf00      	nop
	__disable_irq();
}
 80099ba:	bf00      	nop
 80099bc:	46bd      	mov	sp, r7
 80099be:	bc80      	pop	{r7}
 80099c0:	4770      	bx	lr

080099c2 <Rte_Call_LeaveProtectedSection>:

static inline void Rte_Call_LeaveProtectedSection(void)
{
 80099c2:	b480      	push	{r7}
 80099c4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 80099c6:	b662      	cpsie	i
}
 80099c8:	bf00      	nop
	__enable_irq();
}
 80099ca:	bf00      	nop
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bc80      	pop	{r7}
 80099d0:	4770      	bx	lr
	...

080099d4 <Rte_Init>:

void Rte_Init(void)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	af00      	add	r7, sp, #0
	Int_ButtonState = (uint8)HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 80099d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80099dc:	4804      	ldr	r0, [pc, #16]	; (80099f0 <Rte_Init+0x1c>)
 80099de:	f7f8 fd05 	bl	80023ec <HAL_GPIO_ReadPin>
 80099e2:	4603      	mov	r3, r0
 80099e4:	461a      	mov	r2, r3
 80099e6:	4b03      	ldr	r3, [pc, #12]	; (80099f4 <Rte_Init+0x20>)
 80099e8:	701a      	strb	r2, [r3, #0]
}
 80099ea:	bf00      	nop
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	48000800 	.word	0x48000800
 80099f4:	200017a0 	.word	0x200017a0

080099f8 <Rte_Task_StartUp>:

/* Os Tasks*/
/* Init task */
void Rte_Task_StartUp(void)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	af00      	add	r7, sp, #0
	/* EcuM startup two: MCal drivers init, BswM init */
	EcuM_StartUp_Two();
 80099fc:	f7ff fdf7 	bl	80095ee <EcuM_StartUp_Two>

	/* Bsw stacks init */
	NvM_Init();
 8009a00:	f7ff fb18 	bl	8009034 <NvM_Init>
	Ea_Init();
 8009a04:	f7ff faee 	bl	8008fe4 <Ea_Init>
	/* Rte init */
	Rte_Init();
 8009a08:	f7ff ffe4 	bl	80099d4 <Rte_Init>
	/* Cdd init */
	Cdd_Servo_Init();
 8009a0c:	f7f7 f940 	bl	8000c90 <Cdd_Servo_Init>
	/* Asw init */
	Access_Init();
 8009a10:	f7f7 f82c 	bl	8000a6c <Access_Init>
	Engine_Init();
 8009a14:	f7f7 f858 	bl	8000ac8 <Engine_Init>
	Brakes_Init();
 8009a18:	f7f7 f83a 	bl	8000a90 <Brakes_Init>
	Steering_Init();
 8009a1c:	f7f7 f926 	bl	8000c6c <Steering_Init>
	Blinker_Init();
 8009a20:	f7f7 f8dc 	bl	8000bdc <Blinker_Init>
	FrontLights_Init();
 8009a24:	f7f7 f8ec 	bl	8000c00 <FrontLights_Init>
	InteriorLights_Init();
 8009a28:	f7f7 f8fc 	bl	8000c24 <InteriorLights_Init>
	RearLights_Init();
 8009a2c:	f7f7 f90c 	bl	8000c48 <RearLights_Init>
	/* Init function of ASW module used for testing purposes. TODO: remove after tests */
	LED_Init();
 8009a30:	f7f7 f89e 	bl	8000b70 <LED_Init>


}
 8009a34:	bf00      	nop
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <Rte_Task_5ms>:

/* Periodic tasks */
void Rte_Task_5ms(void)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	af00      	add	r7, sp, #0

}
 8009a3c:	bf00      	nop
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bc80      	pop	{r7}
 8009a42:	4770      	bx	lr

08009a44 <Rte_Task_10ms>:

void Rte_Task_10ms(void)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	af00      	add	r7, sp, #0
	/* BSW */
	BswM_MainFunction();
 8009a48:	f7ff fb2e 	bl	80090a8 <BswM_MainFunction>
	NvM_MainFunction();
 8009a4c:	f7ff fafe 	bl	800904c <NvM_MainFunction>
	/* CDD */
	Cdd_Servo_MainFunction();
 8009a50:	f7f7 fb08 	bl	8001064 <Cdd_Servo_MainFunction>
	/* ASW */
	Access_MainFunction();
 8009a54:	f7f7 f816 	bl	8000a84 <Access_MainFunction>
	Engine_MainFunction();
 8009a58:	f7f7 f842 	bl	8000ae0 <Engine_MainFunction>
	Brakes_MainFunction();
 8009a5c:	f7f7 f824 	bl	8000aa8 <Brakes_MainFunction>
	Steering_MainFunction();
 8009a60:	f7f7 f910 	bl	8000c84 <Steering_MainFunction>
	/* MainFunction of ASW module used for testing purposes. TODO: remove after tests */
	LED_MainFunction();
 8009a64:	f7f7 f890 	bl	8000b88 <LED_MainFunction>
}
 8009a68:	bf00      	nop
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <Rte_Task_20ms>:

void Rte_Task_20ms(void)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	af00      	add	r7, sp, #0

}
 8009a70:	bf00      	nop
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bc80      	pop	{r7}
 8009a76:	4770      	bx	lr

08009a78 <Rte_Task_50ms>:

void Rte_Task_50ms(void)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	af00      	add	r7, sp, #0

}
 8009a7c:	bf00      	nop
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bc80      	pop	{r7}
 8009a82:	4770      	bx	lr

08009a84 <Rte_Task_100ms>:

void Rte_Task_100ms(void)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	af00      	add	r7, sp, #0
	Blinker_MainFunction();
 8009a88:	f7f7 f8b4 	bl	8000bf4 <Blinker_MainFunction>
	FrontLights_MainFunction();
 8009a8c:	f7f7 f8c4 	bl	8000c18 <FrontLights_MainFunction>
	InteriorLights_MainFunction();
 8009a90:	f7f7 f8d4 	bl	8000c3c <InteriorLights_MainFunction>
	RearLights_MainFunction();
 8009a94:	f7f7 f8e4 	bl	8000c60 <RearLights_MainFunction>
}
 8009a98:	bf00      	nop
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <Rte_Task_500ms>:

void Rte_Task_500ms(void)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	af00      	add	r7, sp, #0
	/* UART test section. TODO: remove */
	sprintf(databuf, "%4d X", count);
 8009aa0:	4b13      	ldr	r3, [pc, #76]	; (8009af0 <Rte_Task_500ms+0x54>)
 8009aa2:	881b      	ldrh	r3, [r3, #0]
 8009aa4:	461a      	mov	r2, r3
 8009aa6:	4913      	ldr	r1, [pc, #76]	; (8009af4 <Rte_Task_500ms+0x58>)
 8009aa8:	4813      	ldr	r0, [pc, #76]	; (8009af8 <Rte_Task_500ms+0x5c>)
 8009aaa:	f000 f8bb 	bl	8009c24 <siprintf>
	databuf[strlen(databuf)] = 0;
 8009aae:	4812      	ldr	r0, [pc, #72]	; (8009af8 <Rte_Task_500ms+0x5c>)
 8009ab0:	f7f6 fb96 	bl	80001e0 <strlen>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	4a10      	ldr	r2, [pc, #64]	; (8009af8 <Rte_Task_500ms+0x5c>)
 8009ab8:	2100      	movs	r1, #0
 8009aba:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&huart2, (uint8 *)databuf, strlen(databuf), 1000);
 8009abc:	480e      	ldr	r0, [pc, #56]	; (8009af8 <Rte_Task_500ms+0x5c>)
 8009abe:	f7f6 fb8f 	bl	80001e0 <strlen>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	b29a      	uxth	r2, r3
 8009ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009aca:	490b      	ldr	r1, [pc, #44]	; (8009af8 <Rte_Task_500ms+0x5c>)
 8009acc:	480b      	ldr	r0, [pc, #44]	; (8009afc <Rte_Task_500ms+0x60>)
 8009ace:	f7fe fac9 	bl	8008064 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, crlf, 1, 1000);
 8009ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	4909      	ldr	r1, [pc, #36]	; (8009b00 <Rte_Task_500ms+0x64>)
 8009ada:	4808      	ldr	r0, [pc, #32]	; (8009afc <Rte_Task_500ms+0x60>)
 8009adc:	f7fe fac2 	bl	8008064 <HAL_UART_Transmit>

	count++;
 8009ae0:	4b03      	ldr	r3, [pc, #12]	; (8009af0 <Rte_Task_500ms+0x54>)
 8009ae2:	881b      	ldrh	r3, [r3, #0]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	b29a      	uxth	r2, r3
 8009ae8:	4b01      	ldr	r3, [pc, #4]	; (8009af0 <Rte_Task_500ms+0x54>)
 8009aea:	801a      	strh	r2, [r3, #0]
}
 8009aec:	bf00      	nop
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	200017b4 	.word	0x200017b4
 8009af4:	0800a514 	.word	0x0800a514
 8009af8:	200017a4 	.word	0x200017a4
 8009afc:	200003ec 	.word	0x200003ec
 8009b00:	20000010 	.word	0x20000010

08009b04 <Rte_Read_PC13_Pin_State>:
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

/* Read PC13 pin state - button state */
void Rte_Read_PC13_Pin_State(uint8 *state)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
	*state = Int_ButtonState;
 8009b0c:	4b04      	ldr	r3, [pc, #16]	; (8009b20 <Rte_Read_PC13_Pin_State+0x1c>)
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	b2da      	uxtb	r2, r3
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	701a      	strb	r2, [r3, #0]
}
 8009b16:	bf00      	nop
 8009b18:	370c      	adds	r7, #12
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bc80      	pop	{r7}
 8009b1e:	4770      	bx	lr
 8009b20:	200017a0 	.word	0x200017a0

08009b24 <Rte_Write_PC13_Pin_State>:

/* Save PC13 Pin state (called from IRQ) - TODO: change this */
void Rte_Write_PC13_Pin_State(uint8 state)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	71fb      	strb	r3, [r7, #7]
	Int_ButtonState = state;
 8009b2e:	4a04      	ldr	r2, [pc, #16]	; (8009b40 <Rte_Write_PC13_Pin_State+0x1c>)
 8009b30:	79fb      	ldrb	r3, [r7, #7]
 8009b32:	7013      	strb	r3, [r2, #0]
}
 8009b34:	bf00      	nop
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bc80      	pop	{r7}
 8009b3c:	4770      	bx	lr
 8009b3e:	bf00      	nop
 8009b40:	200017a0 	.word	0x200017a0

08009b44 <Rte_Cdd_Servo_RawMove>:

void Rte_Cdd_Servo_RawMove(uint16 pulse)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b082      	sub	sp, #8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	80fb      	strh	r3, [r7, #6]
	Cdd_Servo_RawMove(pulse);
 8009b4e:	88fb      	ldrh	r3, [r7, #6]
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7f7 fa6b 	bl	800102c <Cdd_Servo_RawMove>
}
 8009b56:	bf00      	nop
 8009b58:	3708      	adds	r7, #8
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <Rte_Read_NvM_Block_0>:

void Rte_Read_NvM_Block_0(uint8 *data)
{
 8009b5e:	b580      	push	{r7, lr}
 8009b60:	b082      	sub	sp, #8
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
	NvM_ReadBlock(0, data);
 8009b66:	6879      	ldr	r1, [r7, #4]
 8009b68:	2000      	movs	r0, #0
 8009b6a:	f7ff fa75 	bl	8009058 <NvM_ReadBlock>
}
 8009b6e:	bf00      	nop
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <Rte_Write_AN0_Voltage_u16>:

void Rte_Write_AN0_Voltage_u16(uint16 voltage)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b083      	sub	sp, #12
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	4603      	mov	r3, r0
 8009b80:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN0_Voltage = voltage;
 8009b82:	4a04      	ldr	r2, [pc, #16]	; (8009b94 <Rte_Write_AN0_Voltage_u16+0x1c>)
 8009b84:	88fb      	ldrh	r3, [r7, #6]
 8009b86:	8013      	strh	r3, [r2, #0]
}
 8009b88:	bf00      	nop
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bc80      	pop	{r7}
 8009b90:	4770      	bx	lr
 8009b92:	bf00      	nop
 8009b94:	200017a2 	.word	0x200017a2

08009b98 <Rte_Read_AN0_Voltage_u16>:

void Rte_Read_AN0_Voltage_u16(uint16 *voltage)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 8009ba0:	f7ff ff07 	bl	80099b2 <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN0_Voltage;
 8009ba4:	4b05      	ldr	r3, [pc, #20]	; (8009bbc <Rte_Read_AN0_Voltage_u16+0x24>)
 8009ba6:	881b      	ldrh	r3, [r3, #0]
 8009ba8:	b29a      	uxth	r2, r3
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 8009bae:	f7ff ff08 	bl	80099c2 <Rte_Call_LeaveProtectedSection>
}
 8009bb2:	bf00      	nop
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	200017a2 	.word	0x200017a2

08009bc0 <__errno>:
 8009bc0:	4b01      	ldr	r3, [pc, #4]	; (8009bc8 <__errno+0x8>)
 8009bc2:	6818      	ldr	r0, [r3, #0]
 8009bc4:	4770      	bx	lr
 8009bc6:	bf00      	nop
 8009bc8:	20000014 	.word	0x20000014

08009bcc <__libc_init_array>:
 8009bcc:	b570      	push	{r4, r5, r6, lr}
 8009bce:	4d0d      	ldr	r5, [pc, #52]	; (8009c04 <__libc_init_array+0x38>)
 8009bd0:	4c0d      	ldr	r4, [pc, #52]	; (8009c08 <__libc_init_array+0x3c>)
 8009bd2:	1b64      	subs	r4, r4, r5
 8009bd4:	10a4      	asrs	r4, r4, #2
 8009bd6:	2600      	movs	r6, #0
 8009bd8:	42a6      	cmp	r6, r4
 8009bda:	d109      	bne.n	8009bf0 <__libc_init_array+0x24>
 8009bdc:	4d0b      	ldr	r5, [pc, #44]	; (8009c0c <__libc_init_array+0x40>)
 8009bde:	4c0c      	ldr	r4, [pc, #48]	; (8009c10 <__libc_init_array+0x44>)
 8009be0:	f000 fc8c 	bl	800a4fc <_init>
 8009be4:	1b64      	subs	r4, r4, r5
 8009be6:	10a4      	asrs	r4, r4, #2
 8009be8:	2600      	movs	r6, #0
 8009bea:	42a6      	cmp	r6, r4
 8009bec:	d105      	bne.n	8009bfa <__libc_init_array+0x2e>
 8009bee:	bd70      	pop	{r4, r5, r6, pc}
 8009bf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bf4:	4798      	blx	r3
 8009bf6:	3601      	adds	r6, #1
 8009bf8:	e7ee      	b.n	8009bd8 <__libc_init_array+0xc>
 8009bfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bfe:	4798      	blx	r3
 8009c00:	3601      	adds	r6, #1
 8009c02:	e7f2      	b.n	8009bea <__libc_init_array+0x1e>
 8009c04:	0800a588 	.word	0x0800a588
 8009c08:	0800a588 	.word	0x0800a588
 8009c0c:	0800a588 	.word	0x0800a588
 8009c10:	0800a58c 	.word	0x0800a58c

08009c14 <memset>:
 8009c14:	4402      	add	r2, r0
 8009c16:	4603      	mov	r3, r0
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d100      	bne.n	8009c1e <memset+0xa>
 8009c1c:	4770      	bx	lr
 8009c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8009c22:	e7f9      	b.n	8009c18 <memset+0x4>

08009c24 <siprintf>:
 8009c24:	b40e      	push	{r1, r2, r3}
 8009c26:	b500      	push	{lr}
 8009c28:	b09c      	sub	sp, #112	; 0x70
 8009c2a:	ab1d      	add	r3, sp, #116	; 0x74
 8009c2c:	9002      	str	r0, [sp, #8]
 8009c2e:	9006      	str	r0, [sp, #24]
 8009c30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c34:	4809      	ldr	r0, [pc, #36]	; (8009c5c <siprintf+0x38>)
 8009c36:	9107      	str	r1, [sp, #28]
 8009c38:	9104      	str	r1, [sp, #16]
 8009c3a:	4909      	ldr	r1, [pc, #36]	; (8009c60 <siprintf+0x3c>)
 8009c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c40:	9105      	str	r1, [sp, #20]
 8009c42:	6800      	ldr	r0, [r0, #0]
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	a902      	add	r1, sp, #8
 8009c48:	f000 f868 	bl	8009d1c <_svfiprintf_r>
 8009c4c:	9b02      	ldr	r3, [sp, #8]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	701a      	strb	r2, [r3, #0]
 8009c52:	b01c      	add	sp, #112	; 0x70
 8009c54:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c58:	b003      	add	sp, #12
 8009c5a:	4770      	bx	lr
 8009c5c:	20000014 	.word	0x20000014
 8009c60:	ffff0208 	.word	0xffff0208

08009c64 <__ssputs_r>:
 8009c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c68:	688e      	ldr	r6, [r1, #8]
 8009c6a:	429e      	cmp	r6, r3
 8009c6c:	4682      	mov	sl, r0
 8009c6e:	460c      	mov	r4, r1
 8009c70:	4690      	mov	r8, r2
 8009c72:	461f      	mov	r7, r3
 8009c74:	d838      	bhi.n	8009ce8 <__ssputs_r+0x84>
 8009c76:	898a      	ldrh	r2, [r1, #12]
 8009c78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c7c:	d032      	beq.n	8009ce4 <__ssputs_r+0x80>
 8009c7e:	6825      	ldr	r5, [r4, #0]
 8009c80:	6909      	ldr	r1, [r1, #16]
 8009c82:	eba5 0901 	sub.w	r9, r5, r1
 8009c86:	6965      	ldr	r5, [r4, #20]
 8009c88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c90:	3301      	adds	r3, #1
 8009c92:	444b      	add	r3, r9
 8009c94:	106d      	asrs	r5, r5, #1
 8009c96:	429d      	cmp	r5, r3
 8009c98:	bf38      	it	cc
 8009c9a:	461d      	movcc	r5, r3
 8009c9c:	0553      	lsls	r3, r2, #21
 8009c9e:	d531      	bpl.n	8009d04 <__ssputs_r+0xa0>
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	f000 fb61 	bl	800a368 <_malloc_r>
 8009ca6:	4606      	mov	r6, r0
 8009ca8:	b950      	cbnz	r0, 8009cc0 <__ssputs_r+0x5c>
 8009caa:	230c      	movs	r3, #12
 8009cac:	f8ca 3000 	str.w	r3, [sl]
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cb6:	81a3      	strh	r3, [r4, #12]
 8009cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc0:	6921      	ldr	r1, [r4, #16]
 8009cc2:	464a      	mov	r2, r9
 8009cc4:	f000 fabe 	bl	800a244 <memcpy>
 8009cc8:	89a3      	ldrh	r3, [r4, #12]
 8009cca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cd2:	81a3      	strh	r3, [r4, #12]
 8009cd4:	6126      	str	r6, [r4, #16]
 8009cd6:	6165      	str	r5, [r4, #20]
 8009cd8:	444e      	add	r6, r9
 8009cda:	eba5 0509 	sub.w	r5, r5, r9
 8009cde:	6026      	str	r6, [r4, #0]
 8009ce0:	60a5      	str	r5, [r4, #8]
 8009ce2:	463e      	mov	r6, r7
 8009ce4:	42be      	cmp	r6, r7
 8009ce6:	d900      	bls.n	8009cea <__ssputs_r+0x86>
 8009ce8:	463e      	mov	r6, r7
 8009cea:	6820      	ldr	r0, [r4, #0]
 8009cec:	4632      	mov	r2, r6
 8009cee:	4641      	mov	r1, r8
 8009cf0:	f000 fab6 	bl	800a260 <memmove>
 8009cf4:	68a3      	ldr	r3, [r4, #8]
 8009cf6:	1b9b      	subs	r3, r3, r6
 8009cf8:	60a3      	str	r3, [r4, #8]
 8009cfa:	6823      	ldr	r3, [r4, #0]
 8009cfc:	4433      	add	r3, r6
 8009cfe:	6023      	str	r3, [r4, #0]
 8009d00:	2000      	movs	r0, #0
 8009d02:	e7db      	b.n	8009cbc <__ssputs_r+0x58>
 8009d04:	462a      	mov	r2, r5
 8009d06:	f000 fba3 	bl	800a450 <_realloc_r>
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	d1e1      	bne.n	8009cd4 <__ssputs_r+0x70>
 8009d10:	6921      	ldr	r1, [r4, #16]
 8009d12:	4650      	mov	r0, sl
 8009d14:	f000 fabe 	bl	800a294 <_free_r>
 8009d18:	e7c7      	b.n	8009caa <__ssputs_r+0x46>
	...

08009d1c <_svfiprintf_r>:
 8009d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d20:	4698      	mov	r8, r3
 8009d22:	898b      	ldrh	r3, [r1, #12]
 8009d24:	061b      	lsls	r3, r3, #24
 8009d26:	b09d      	sub	sp, #116	; 0x74
 8009d28:	4607      	mov	r7, r0
 8009d2a:	460d      	mov	r5, r1
 8009d2c:	4614      	mov	r4, r2
 8009d2e:	d50e      	bpl.n	8009d4e <_svfiprintf_r+0x32>
 8009d30:	690b      	ldr	r3, [r1, #16]
 8009d32:	b963      	cbnz	r3, 8009d4e <_svfiprintf_r+0x32>
 8009d34:	2140      	movs	r1, #64	; 0x40
 8009d36:	f000 fb17 	bl	800a368 <_malloc_r>
 8009d3a:	6028      	str	r0, [r5, #0]
 8009d3c:	6128      	str	r0, [r5, #16]
 8009d3e:	b920      	cbnz	r0, 8009d4a <_svfiprintf_r+0x2e>
 8009d40:	230c      	movs	r3, #12
 8009d42:	603b      	str	r3, [r7, #0]
 8009d44:	f04f 30ff 	mov.w	r0, #4294967295
 8009d48:	e0d1      	b.n	8009eee <_svfiprintf_r+0x1d2>
 8009d4a:	2340      	movs	r3, #64	; 0x40
 8009d4c:	616b      	str	r3, [r5, #20]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	9309      	str	r3, [sp, #36]	; 0x24
 8009d52:	2320      	movs	r3, #32
 8009d54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d58:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d5c:	2330      	movs	r3, #48	; 0x30
 8009d5e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009f08 <_svfiprintf_r+0x1ec>
 8009d62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d66:	f04f 0901 	mov.w	r9, #1
 8009d6a:	4623      	mov	r3, r4
 8009d6c:	469a      	mov	sl, r3
 8009d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d72:	b10a      	cbz	r2, 8009d78 <_svfiprintf_r+0x5c>
 8009d74:	2a25      	cmp	r2, #37	; 0x25
 8009d76:	d1f9      	bne.n	8009d6c <_svfiprintf_r+0x50>
 8009d78:	ebba 0b04 	subs.w	fp, sl, r4
 8009d7c:	d00b      	beq.n	8009d96 <_svfiprintf_r+0x7a>
 8009d7e:	465b      	mov	r3, fp
 8009d80:	4622      	mov	r2, r4
 8009d82:	4629      	mov	r1, r5
 8009d84:	4638      	mov	r0, r7
 8009d86:	f7ff ff6d 	bl	8009c64 <__ssputs_r>
 8009d8a:	3001      	adds	r0, #1
 8009d8c:	f000 80aa 	beq.w	8009ee4 <_svfiprintf_r+0x1c8>
 8009d90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d92:	445a      	add	r2, fp
 8009d94:	9209      	str	r2, [sp, #36]	; 0x24
 8009d96:	f89a 3000 	ldrb.w	r3, [sl]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	f000 80a2 	beq.w	8009ee4 <_svfiprintf_r+0x1c8>
 8009da0:	2300      	movs	r3, #0
 8009da2:	f04f 32ff 	mov.w	r2, #4294967295
 8009da6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009daa:	f10a 0a01 	add.w	sl, sl, #1
 8009dae:	9304      	str	r3, [sp, #16]
 8009db0:	9307      	str	r3, [sp, #28]
 8009db2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009db6:	931a      	str	r3, [sp, #104]	; 0x68
 8009db8:	4654      	mov	r4, sl
 8009dba:	2205      	movs	r2, #5
 8009dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dc0:	4851      	ldr	r0, [pc, #324]	; (8009f08 <_svfiprintf_r+0x1ec>)
 8009dc2:	f7f6 fa15 	bl	80001f0 <memchr>
 8009dc6:	9a04      	ldr	r2, [sp, #16]
 8009dc8:	b9d8      	cbnz	r0, 8009e02 <_svfiprintf_r+0xe6>
 8009dca:	06d0      	lsls	r0, r2, #27
 8009dcc:	bf44      	itt	mi
 8009dce:	2320      	movmi	r3, #32
 8009dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dd4:	0711      	lsls	r1, r2, #28
 8009dd6:	bf44      	itt	mi
 8009dd8:	232b      	movmi	r3, #43	; 0x2b
 8009dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dde:	f89a 3000 	ldrb.w	r3, [sl]
 8009de2:	2b2a      	cmp	r3, #42	; 0x2a
 8009de4:	d015      	beq.n	8009e12 <_svfiprintf_r+0xf6>
 8009de6:	9a07      	ldr	r2, [sp, #28]
 8009de8:	4654      	mov	r4, sl
 8009dea:	2000      	movs	r0, #0
 8009dec:	f04f 0c0a 	mov.w	ip, #10
 8009df0:	4621      	mov	r1, r4
 8009df2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009df6:	3b30      	subs	r3, #48	; 0x30
 8009df8:	2b09      	cmp	r3, #9
 8009dfa:	d94e      	bls.n	8009e9a <_svfiprintf_r+0x17e>
 8009dfc:	b1b0      	cbz	r0, 8009e2c <_svfiprintf_r+0x110>
 8009dfe:	9207      	str	r2, [sp, #28]
 8009e00:	e014      	b.n	8009e2c <_svfiprintf_r+0x110>
 8009e02:	eba0 0308 	sub.w	r3, r0, r8
 8009e06:	fa09 f303 	lsl.w	r3, r9, r3
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	9304      	str	r3, [sp, #16]
 8009e0e:	46a2      	mov	sl, r4
 8009e10:	e7d2      	b.n	8009db8 <_svfiprintf_r+0x9c>
 8009e12:	9b03      	ldr	r3, [sp, #12]
 8009e14:	1d19      	adds	r1, r3, #4
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	9103      	str	r1, [sp, #12]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	bfbb      	ittet	lt
 8009e1e:	425b      	neglt	r3, r3
 8009e20:	f042 0202 	orrlt.w	r2, r2, #2
 8009e24:	9307      	strge	r3, [sp, #28]
 8009e26:	9307      	strlt	r3, [sp, #28]
 8009e28:	bfb8      	it	lt
 8009e2a:	9204      	strlt	r2, [sp, #16]
 8009e2c:	7823      	ldrb	r3, [r4, #0]
 8009e2e:	2b2e      	cmp	r3, #46	; 0x2e
 8009e30:	d10c      	bne.n	8009e4c <_svfiprintf_r+0x130>
 8009e32:	7863      	ldrb	r3, [r4, #1]
 8009e34:	2b2a      	cmp	r3, #42	; 0x2a
 8009e36:	d135      	bne.n	8009ea4 <_svfiprintf_r+0x188>
 8009e38:	9b03      	ldr	r3, [sp, #12]
 8009e3a:	1d1a      	adds	r2, r3, #4
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	9203      	str	r2, [sp, #12]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	bfb8      	it	lt
 8009e44:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e48:	3402      	adds	r4, #2
 8009e4a:	9305      	str	r3, [sp, #20]
 8009e4c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009f0c <_svfiprintf_r+0x1f0>
 8009e50:	7821      	ldrb	r1, [r4, #0]
 8009e52:	2203      	movs	r2, #3
 8009e54:	4650      	mov	r0, sl
 8009e56:	f7f6 f9cb 	bl	80001f0 <memchr>
 8009e5a:	b140      	cbz	r0, 8009e6e <_svfiprintf_r+0x152>
 8009e5c:	2340      	movs	r3, #64	; 0x40
 8009e5e:	eba0 000a 	sub.w	r0, r0, sl
 8009e62:	fa03 f000 	lsl.w	r0, r3, r0
 8009e66:	9b04      	ldr	r3, [sp, #16]
 8009e68:	4303      	orrs	r3, r0
 8009e6a:	3401      	adds	r4, #1
 8009e6c:	9304      	str	r3, [sp, #16]
 8009e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e72:	4827      	ldr	r0, [pc, #156]	; (8009f10 <_svfiprintf_r+0x1f4>)
 8009e74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e78:	2206      	movs	r2, #6
 8009e7a:	f7f6 f9b9 	bl	80001f0 <memchr>
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d038      	beq.n	8009ef4 <_svfiprintf_r+0x1d8>
 8009e82:	4b24      	ldr	r3, [pc, #144]	; (8009f14 <_svfiprintf_r+0x1f8>)
 8009e84:	bb1b      	cbnz	r3, 8009ece <_svfiprintf_r+0x1b2>
 8009e86:	9b03      	ldr	r3, [sp, #12]
 8009e88:	3307      	adds	r3, #7
 8009e8a:	f023 0307 	bic.w	r3, r3, #7
 8009e8e:	3308      	adds	r3, #8
 8009e90:	9303      	str	r3, [sp, #12]
 8009e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e94:	4433      	add	r3, r6
 8009e96:	9309      	str	r3, [sp, #36]	; 0x24
 8009e98:	e767      	b.n	8009d6a <_svfiprintf_r+0x4e>
 8009e9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	2001      	movs	r0, #1
 8009ea2:	e7a5      	b.n	8009df0 <_svfiprintf_r+0xd4>
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	3401      	adds	r4, #1
 8009ea8:	9305      	str	r3, [sp, #20]
 8009eaa:	4619      	mov	r1, r3
 8009eac:	f04f 0c0a 	mov.w	ip, #10
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009eb6:	3a30      	subs	r2, #48	; 0x30
 8009eb8:	2a09      	cmp	r2, #9
 8009eba:	d903      	bls.n	8009ec4 <_svfiprintf_r+0x1a8>
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d0c5      	beq.n	8009e4c <_svfiprintf_r+0x130>
 8009ec0:	9105      	str	r1, [sp, #20]
 8009ec2:	e7c3      	b.n	8009e4c <_svfiprintf_r+0x130>
 8009ec4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ec8:	4604      	mov	r4, r0
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e7f0      	b.n	8009eb0 <_svfiprintf_r+0x194>
 8009ece:	ab03      	add	r3, sp, #12
 8009ed0:	9300      	str	r3, [sp, #0]
 8009ed2:	462a      	mov	r2, r5
 8009ed4:	4b10      	ldr	r3, [pc, #64]	; (8009f18 <_svfiprintf_r+0x1fc>)
 8009ed6:	a904      	add	r1, sp, #16
 8009ed8:	4638      	mov	r0, r7
 8009eda:	f3af 8000 	nop.w
 8009ede:	1c42      	adds	r2, r0, #1
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	d1d6      	bne.n	8009e92 <_svfiprintf_r+0x176>
 8009ee4:	89ab      	ldrh	r3, [r5, #12]
 8009ee6:	065b      	lsls	r3, r3, #25
 8009ee8:	f53f af2c 	bmi.w	8009d44 <_svfiprintf_r+0x28>
 8009eec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009eee:	b01d      	add	sp, #116	; 0x74
 8009ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef4:	ab03      	add	r3, sp, #12
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	462a      	mov	r2, r5
 8009efa:	4b07      	ldr	r3, [pc, #28]	; (8009f18 <_svfiprintf_r+0x1fc>)
 8009efc:	a904      	add	r1, sp, #16
 8009efe:	4638      	mov	r0, r7
 8009f00:	f000 f87a 	bl	8009ff8 <_printf_i>
 8009f04:	e7eb      	b.n	8009ede <_svfiprintf_r+0x1c2>
 8009f06:	bf00      	nop
 8009f08:	0800a554 	.word	0x0800a554
 8009f0c:	0800a55a 	.word	0x0800a55a
 8009f10:	0800a55e 	.word	0x0800a55e
 8009f14:	00000000 	.word	0x00000000
 8009f18:	08009c65 	.word	0x08009c65

08009f1c <_printf_common>:
 8009f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f20:	4616      	mov	r6, r2
 8009f22:	4699      	mov	r9, r3
 8009f24:	688a      	ldr	r2, [r1, #8]
 8009f26:	690b      	ldr	r3, [r1, #16]
 8009f28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	bfb8      	it	lt
 8009f30:	4613      	movlt	r3, r2
 8009f32:	6033      	str	r3, [r6, #0]
 8009f34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f38:	4607      	mov	r7, r0
 8009f3a:	460c      	mov	r4, r1
 8009f3c:	b10a      	cbz	r2, 8009f42 <_printf_common+0x26>
 8009f3e:	3301      	adds	r3, #1
 8009f40:	6033      	str	r3, [r6, #0]
 8009f42:	6823      	ldr	r3, [r4, #0]
 8009f44:	0699      	lsls	r1, r3, #26
 8009f46:	bf42      	ittt	mi
 8009f48:	6833      	ldrmi	r3, [r6, #0]
 8009f4a:	3302      	addmi	r3, #2
 8009f4c:	6033      	strmi	r3, [r6, #0]
 8009f4e:	6825      	ldr	r5, [r4, #0]
 8009f50:	f015 0506 	ands.w	r5, r5, #6
 8009f54:	d106      	bne.n	8009f64 <_printf_common+0x48>
 8009f56:	f104 0a19 	add.w	sl, r4, #25
 8009f5a:	68e3      	ldr	r3, [r4, #12]
 8009f5c:	6832      	ldr	r2, [r6, #0]
 8009f5e:	1a9b      	subs	r3, r3, r2
 8009f60:	42ab      	cmp	r3, r5
 8009f62:	dc26      	bgt.n	8009fb2 <_printf_common+0x96>
 8009f64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f68:	1e13      	subs	r3, r2, #0
 8009f6a:	6822      	ldr	r2, [r4, #0]
 8009f6c:	bf18      	it	ne
 8009f6e:	2301      	movne	r3, #1
 8009f70:	0692      	lsls	r2, r2, #26
 8009f72:	d42b      	bmi.n	8009fcc <_printf_common+0xb0>
 8009f74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f78:	4649      	mov	r1, r9
 8009f7a:	4638      	mov	r0, r7
 8009f7c:	47c0      	blx	r8
 8009f7e:	3001      	adds	r0, #1
 8009f80:	d01e      	beq.n	8009fc0 <_printf_common+0xa4>
 8009f82:	6823      	ldr	r3, [r4, #0]
 8009f84:	68e5      	ldr	r5, [r4, #12]
 8009f86:	6832      	ldr	r2, [r6, #0]
 8009f88:	f003 0306 	and.w	r3, r3, #6
 8009f8c:	2b04      	cmp	r3, #4
 8009f8e:	bf08      	it	eq
 8009f90:	1aad      	subeq	r5, r5, r2
 8009f92:	68a3      	ldr	r3, [r4, #8]
 8009f94:	6922      	ldr	r2, [r4, #16]
 8009f96:	bf0c      	ite	eq
 8009f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f9c:	2500      	movne	r5, #0
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	bfc4      	itt	gt
 8009fa2:	1a9b      	subgt	r3, r3, r2
 8009fa4:	18ed      	addgt	r5, r5, r3
 8009fa6:	2600      	movs	r6, #0
 8009fa8:	341a      	adds	r4, #26
 8009faa:	42b5      	cmp	r5, r6
 8009fac:	d11a      	bne.n	8009fe4 <_printf_common+0xc8>
 8009fae:	2000      	movs	r0, #0
 8009fb0:	e008      	b.n	8009fc4 <_printf_common+0xa8>
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	4652      	mov	r2, sl
 8009fb6:	4649      	mov	r1, r9
 8009fb8:	4638      	mov	r0, r7
 8009fba:	47c0      	blx	r8
 8009fbc:	3001      	adds	r0, #1
 8009fbe:	d103      	bne.n	8009fc8 <_printf_common+0xac>
 8009fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fc8:	3501      	adds	r5, #1
 8009fca:	e7c6      	b.n	8009f5a <_printf_common+0x3e>
 8009fcc:	18e1      	adds	r1, r4, r3
 8009fce:	1c5a      	adds	r2, r3, #1
 8009fd0:	2030      	movs	r0, #48	; 0x30
 8009fd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009fd6:	4422      	add	r2, r4
 8009fd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009fdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009fe0:	3302      	adds	r3, #2
 8009fe2:	e7c7      	b.n	8009f74 <_printf_common+0x58>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	4622      	mov	r2, r4
 8009fe8:	4649      	mov	r1, r9
 8009fea:	4638      	mov	r0, r7
 8009fec:	47c0      	blx	r8
 8009fee:	3001      	adds	r0, #1
 8009ff0:	d0e6      	beq.n	8009fc0 <_printf_common+0xa4>
 8009ff2:	3601      	adds	r6, #1
 8009ff4:	e7d9      	b.n	8009faa <_printf_common+0x8e>
	...

08009ff8 <_printf_i>:
 8009ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ffc:	7e0f      	ldrb	r7, [r1, #24]
 8009ffe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a000:	2f78      	cmp	r7, #120	; 0x78
 800a002:	4691      	mov	r9, r2
 800a004:	4680      	mov	r8, r0
 800a006:	460c      	mov	r4, r1
 800a008:	469a      	mov	sl, r3
 800a00a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a00e:	d807      	bhi.n	800a020 <_printf_i+0x28>
 800a010:	2f62      	cmp	r7, #98	; 0x62
 800a012:	d80a      	bhi.n	800a02a <_printf_i+0x32>
 800a014:	2f00      	cmp	r7, #0
 800a016:	f000 80d8 	beq.w	800a1ca <_printf_i+0x1d2>
 800a01a:	2f58      	cmp	r7, #88	; 0x58
 800a01c:	f000 80a3 	beq.w	800a166 <_printf_i+0x16e>
 800a020:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a024:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a028:	e03a      	b.n	800a0a0 <_printf_i+0xa8>
 800a02a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a02e:	2b15      	cmp	r3, #21
 800a030:	d8f6      	bhi.n	800a020 <_printf_i+0x28>
 800a032:	a101      	add	r1, pc, #4	; (adr r1, 800a038 <_printf_i+0x40>)
 800a034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a038:	0800a091 	.word	0x0800a091
 800a03c:	0800a0a5 	.word	0x0800a0a5
 800a040:	0800a021 	.word	0x0800a021
 800a044:	0800a021 	.word	0x0800a021
 800a048:	0800a021 	.word	0x0800a021
 800a04c:	0800a021 	.word	0x0800a021
 800a050:	0800a0a5 	.word	0x0800a0a5
 800a054:	0800a021 	.word	0x0800a021
 800a058:	0800a021 	.word	0x0800a021
 800a05c:	0800a021 	.word	0x0800a021
 800a060:	0800a021 	.word	0x0800a021
 800a064:	0800a1b1 	.word	0x0800a1b1
 800a068:	0800a0d5 	.word	0x0800a0d5
 800a06c:	0800a193 	.word	0x0800a193
 800a070:	0800a021 	.word	0x0800a021
 800a074:	0800a021 	.word	0x0800a021
 800a078:	0800a1d3 	.word	0x0800a1d3
 800a07c:	0800a021 	.word	0x0800a021
 800a080:	0800a0d5 	.word	0x0800a0d5
 800a084:	0800a021 	.word	0x0800a021
 800a088:	0800a021 	.word	0x0800a021
 800a08c:	0800a19b 	.word	0x0800a19b
 800a090:	682b      	ldr	r3, [r5, #0]
 800a092:	1d1a      	adds	r2, r3, #4
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	602a      	str	r2, [r5, #0]
 800a098:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a09c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	e0a3      	b.n	800a1ec <_printf_i+0x1f4>
 800a0a4:	6820      	ldr	r0, [r4, #0]
 800a0a6:	6829      	ldr	r1, [r5, #0]
 800a0a8:	0606      	lsls	r6, r0, #24
 800a0aa:	f101 0304 	add.w	r3, r1, #4
 800a0ae:	d50a      	bpl.n	800a0c6 <_printf_i+0xce>
 800a0b0:	680e      	ldr	r6, [r1, #0]
 800a0b2:	602b      	str	r3, [r5, #0]
 800a0b4:	2e00      	cmp	r6, #0
 800a0b6:	da03      	bge.n	800a0c0 <_printf_i+0xc8>
 800a0b8:	232d      	movs	r3, #45	; 0x2d
 800a0ba:	4276      	negs	r6, r6
 800a0bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0c0:	485e      	ldr	r0, [pc, #376]	; (800a23c <_printf_i+0x244>)
 800a0c2:	230a      	movs	r3, #10
 800a0c4:	e019      	b.n	800a0fa <_printf_i+0x102>
 800a0c6:	680e      	ldr	r6, [r1, #0]
 800a0c8:	602b      	str	r3, [r5, #0]
 800a0ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a0ce:	bf18      	it	ne
 800a0d0:	b236      	sxthne	r6, r6
 800a0d2:	e7ef      	b.n	800a0b4 <_printf_i+0xbc>
 800a0d4:	682b      	ldr	r3, [r5, #0]
 800a0d6:	6820      	ldr	r0, [r4, #0]
 800a0d8:	1d19      	adds	r1, r3, #4
 800a0da:	6029      	str	r1, [r5, #0]
 800a0dc:	0601      	lsls	r1, r0, #24
 800a0de:	d501      	bpl.n	800a0e4 <_printf_i+0xec>
 800a0e0:	681e      	ldr	r6, [r3, #0]
 800a0e2:	e002      	b.n	800a0ea <_printf_i+0xf2>
 800a0e4:	0646      	lsls	r6, r0, #25
 800a0e6:	d5fb      	bpl.n	800a0e0 <_printf_i+0xe8>
 800a0e8:	881e      	ldrh	r6, [r3, #0]
 800a0ea:	4854      	ldr	r0, [pc, #336]	; (800a23c <_printf_i+0x244>)
 800a0ec:	2f6f      	cmp	r7, #111	; 0x6f
 800a0ee:	bf0c      	ite	eq
 800a0f0:	2308      	moveq	r3, #8
 800a0f2:	230a      	movne	r3, #10
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a0fa:	6865      	ldr	r5, [r4, #4]
 800a0fc:	60a5      	str	r5, [r4, #8]
 800a0fe:	2d00      	cmp	r5, #0
 800a100:	bfa2      	ittt	ge
 800a102:	6821      	ldrge	r1, [r4, #0]
 800a104:	f021 0104 	bicge.w	r1, r1, #4
 800a108:	6021      	strge	r1, [r4, #0]
 800a10a:	b90e      	cbnz	r6, 800a110 <_printf_i+0x118>
 800a10c:	2d00      	cmp	r5, #0
 800a10e:	d04d      	beq.n	800a1ac <_printf_i+0x1b4>
 800a110:	4615      	mov	r5, r2
 800a112:	fbb6 f1f3 	udiv	r1, r6, r3
 800a116:	fb03 6711 	mls	r7, r3, r1, r6
 800a11a:	5dc7      	ldrb	r7, [r0, r7]
 800a11c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a120:	4637      	mov	r7, r6
 800a122:	42bb      	cmp	r3, r7
 800a124:	460e      	mov	r6, r1
 800a126:	d9f4      	bls.n	800a112 <_printf_i+0x11a>
 800a128:	2b08      	cmp	r3, #8
 800a12a:	d10b      	bne.n	800a144 <_printf_i+0x14c>
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	07de      	lsls	r6, r3, #31
 800a130:	d508      	bpl.n	800a144 <_printf_i+0x14c>
 800a132:	6923      	ldr	r3, [r4, #16]
 800a134:	6861      	ldr	r1, [r4, #4]
 800a136:	4299      	cmp	r1, r3
 800a138:	bfde      	ittt	le
 800a13a:	2330      	movle	r3, #48	; 0x30
 800a13c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a140:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a144:	1b52      	subs	r2, r2, r5
 800a146:	6122      	str	r2, [r4, #16]
 800a148:	f8cd a000 	str.w	sl, [sp]
 800a14c:	464b      	mov	r3, r9
 800a14e:	aa03      	add	r2, sp, #12
 800a150:	4621      	mov	r1, r4
 800a152:	4640      	mov	r0, r8
 800a154:	f7ff fee2 	bl	8009f1c <_printf_common>
 800a158:	3001      	adds	r0, #1
 800a15a:	d14c      	bne.n	800a1f6 <_printf_i+0x1fe>
 800a15c:	f04f 30ff 	mov.w	r0, #4294967295
 800a160:	b004      	add	sp, #16
 800a162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a166:	4835      	ldr	r0, [pc, #212]	; (800a23c <_printf_i+0x244>)
 800a168:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a16c:	6829      	ldr	r1, [r5, #0]
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	f851 6b04 	ldr.w	r6, [r1], #4
 800a174:	6029      	str	r1, [r5, #0]
 800a176:	061d      	lsls	r5, r3, #24
 800a178:	d514      	bpl.n	800a1a4 <_printf_i+0x1ac>
 800a17a:	07df      	lsls	r7, r3, #31
 800a17c:	bf44      	itt	mi
 800a17e:	f043 0320 	orrmi.w	r3, r3, #32
 800a182:	6023      	strmi	r3, [r4, #0]
 800a184:	b91e      	cbnz	r6, 800a18e <_printf_i+0x196>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	f023 0320 	bic.w	r3, r3, #32
 800a18c:	6023      	str	r3, [r4, #0]
 800a18e:	2310      	movs	r3, #16
 800a190:	e7b0      	b.n	800a0f4 <_printf_i+0xfc>
 800a192:	6823      	ldr	r3, [r4, #0]
 800a194:	f043 0320 	orr.w	r3, r3, #32
 800a198:	6023      	str	r3, [r4, #0]
 800a19a:	2378      	movs	r3, #120	; 0x78
 800a19c:	4828      	ldr	r0, [pc, #160]	; (800a240 <_printf_i+0x248>)
 800a19e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1a2:	e7e3      	b.n	800a16c <_printf_i+0x174>
 800a1a4:	0659      	lsls	r1, r3, #25
 800a1a6:	bf48      	it	mi
 800a1a8:	b2b6      	uxthmi	r6, r6
 800a1aa:	e7e6      	b.n	800a17a <_printf_i+0x182>
 800a1ac:	4615      	mov	r5, r2
 800a1ae:	e7bb      	b.n	800a128 <_printf_i+0x130>
 800a1b0:	682b      	ldr	r3, [r5, #0]
 800a1b2:	6826      	ldr	r6, [r4, #0]
 800a1b4:	6961      	ldr	r1, [r4, #20]
 800a1b6:	1d18      	adds	r0, r3, #4
 800a1b8:	6028      	str	r0, [r5, #0]
 800a1ba:	0635      	lsls	r5, r6, #24
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	d501      	bpl.n	800a1c4 <_printf_i+0x1cc>
 800a1c0:	6019      	str	r1, [r3, #0]
 800a1c2:	e002      	b.n	800a1ca <_printf_i+0x1d2>
 800a1c4:	0670      	lsls	r0, r6, #25
 800a1c6:	d5fb      	bpl.n	800a1c0 <_printf_i+0x1c8>
 800a1c8:	8019      	strh	r1, [r3, #0]
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	6123      	str	r3, [r4, #16]
 800a1ce:	4615      	mov	r5, r2
 800a1d0:	e7ba      	b.n	800a148 <_printf_i+0x150>
 800a1d2:	682b      	ldr	r3, [r5, #0]
 800a1d4:	1d1a      	adds	r2, r3, #4
 800a1d6:	602a      	str	r2, [r5, #0]
 800a1d8:	681d      	ldr	r5, [r3, #0]
 800a1da:	6862      	ldr	r2, [r4, #4]
 800a1dc:	2100      	movs	r1, #0
 800a1de:	4628      	mov	r0, r5
 800a1e0:	f7f6 f806 	bl	80001f0 <memchr>
 800a1e4:	b108      	cbz	r0, 800a1ea <_printf_i+0x1f2>
 800a1e6:	1b40      	subs	r0, r0, r5
 800a1e8:	6060      	str	r0, [r4, #4]
 800a1ea:	6863      	ldr	r3, [r4, #4]
 800a1ec:	6123      	str	r3, [r4, #16]
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1f4:	e7a8      	b.n	800a148 <_printf_i+0x150>
 800a1f6:	6923      	ldr	r3, [r4, #16]
 800a1f8:	462a      	mov	r2, r5
 800a1fa:	4649      	mov	r1, r9
 800a1fc:	4640      	mov	r0, r8
 800a1fe:	47d0      	blx	sl
 800a200:	3001      	adds	r0, #1
 800a202:	d0ab      	beq.n	800a15c <_printf_i+0x164>
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	079b      	lsls	r3, r3, #30
 800a208:	d413      	bmi.n	800a232 <_printf_i+0x23a>
 800a20a:	68e0      	ldr	r0, [r4, #12]
 800a20c:	9b03      	ldr	r3, [sp, #12]
 800a20e:	4298      	cmp	r0, r3
 800a210:	bfb8      	it	lt
 800a212:	4618      	movlt	r0, r3
 800a214:	e7a4      	b.n	800a160 <_printf_i+0x168>
 800a216:	2301      	movs	r3, #1
 800a218:	4632      	mov	r2, r6
 800a21a:	4649      	mov	r1, r9
 800a21c:	4640      	mov	r0, r8
 800a21e:	47d0      	blx	sl
 800a220:	3001      	adds	r0, #1
 800a222:	d09b      	beq.n	800a15c <_printf_i+0x164>
 800a224:	3501      	adds	r5, #1
 800a226:	68e3      	ldr	r3, [r4, #12]
 800a228:	9903      	ldr	r1, [sp, #12]
 800a22a:	1a5b      	subs	r3, r3, r1
 800a22c:	42ab      	cmp	r3, r5
 800a22e:	dcf2      	bgt.n	800a216 <_printf_i+0x21e>
 800a230:	e7eb      	b.n	800a20a <_printf_i+0x212>
 800a232:	2500      	movs	r5, #0
 800a234:	f104 0619 	add.w	r6, r4, #25
 800a238:	e7f5      	b.n	800a226 <_printf_i+0x22e>
 800a23a:	bf00      	nop
 800a23c:	0800a565 	.word	0x0800a565
 800a240:	0800a576 	.word	0x0800a576

0800a244 <memcpy>:
 800a244:	440a      	add	r2, r1
 800a246:	4291      	cmp	r1, r2
 800a248:	f100 33ff 	add.w	r3, r0, #4294967295
 800a24c:	d100      	bne.n	800a250 <memcpy+0xc>
 800a24e:	4770      	bx	lr
 800a250:	b510      	push	{r4, lr}
 800a252:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a25a:	4291      	cmp	r1, r2
 800a25c:	d1f9      	bne.n	800a252 <memcpy+0xe>
 800a25e:	bd10      	pop	{r4, pc}

0800a260 <memmove>:
 800a260:	4288      	cmp	r0, r1
 800a262:	b510      	push	{r4, lr}
 800a264:	eb01 0402 	add.w	r4, r1, r2
 800a268:	d902      	bls.n	800a270 <memmove+0x10>
 800a26a:	4284      	cmp	r4, r0
 800a26c:	4623      	mov	r3, r4
 800a26e:	d807      	bhi.n	800a280 <memmove+0x20>
 800a270:	1e43      	subs	r3, r0, #1
 800a272:	42a1      	cmp	r1, r4
 800a274:	d008      	beq.n	800a288 <memmove+0x28>
 800a276:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a27a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a27e:	e7f8      	b.n	800a272 <memmove+0x12>
 800a280:	4402      	add	r2, r0
 800a282:	4601      	mov	r1, r0
 800a284:	428a      	cmp	r2, r1
 800a286:	d100      	bne.n	800a28a <memmove+0x2a>
 800a288:	bd10      	pop	{r4, pc}
 800a28a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a28e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a292:	e7f7      	b.n	800a284 <memmove+0x24>

0800a294 <_free_r>:
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4605      	mov	r5, r0
 800a298:	2900      	cmp	r1, #0
 800a29a:	d041      	beq.n	800a320 <_free_r+0x8c>
 800a29c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2a0:	1f0c      	subs	r4, r1, #4
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	bfb8      	it	lt
 800a2a6:	18e4      	addlt	r4, r4, r3
 800a2a8:	f000 f912 	bl	800a4d0 <__malloc_lock>
 800a2ac:	4a1d      	ldr	r2, [pc, #116]	; (800a324 <_free_r+0x90>)
 800a2ae:	6813      	ldr	r3, [r2, #0]
 800a2b0:	b933      	cbnz	r3, 800a2c0 <_free_r+0x2c>
 800a2b2:	6063      	str	r3, [r4, #4]
 800a2b4:	6014      	str	r4, [r2, #0]
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2bc:	f000 b90e 	b.w	800a4dc <__malloc_unlock>
 800a2c0:	42a3      	cmp	r3, r4
 800a2c2:	d908      	bls.n	800a2d6 <_free_r+0x42>
 800a2c4:	6820      	ldr	r0, [r4, #0]
 800a2c6:	1821      	adds	r1, r4, r0
 800a2c8:	428b      	cmp	r3, r1
 800a2ca:	bf01      	itttt	eq
 800a2cc:	6819      	ldreq	r1, [r3, #0]
 800a2ce:	685b      	ldreq	r3, [r3, #4]
 800a2d0:	1809      	addeq	r1, r1, r0
 800a2d2:	6021      	streq	r1, [r4, #0]
 800a2d4:	e7ed      	b.n	800a2b2 <_free_r+0x1e>
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	b10b      	cbz	r3, 800a2e0 <_free_r+0x4c>
 800a2dc:	42a3      	cmp	r3, r4
 800a2de:	d9fa      	bls.n	800a2d6 <_free_r+0x42>
 800a2e0:	6811      	ldr	r1, [r2, #0]
 800a2e2:	1850      	adds	r0, r2, r1
 800a2e4:	42a0      	cmp	r0, r4
 800a2e6:	d10b      	bne.n	800a300 <_free_r+0x6c>
 800a2e8:	6820      	ldr	r0, [r4, #0]
 800a2ea:	4401      	add	r1, r0
 800a2ec:	1850      	adds	r0, r2, r1
 800a2ee:	4283      	cmp	r3, r0
 800a2f0:	6011      	str	r1, [r2, #0]
 800a2f2:	d1e0      	bne.n	800a2b6 <_free_r+0x22>
 800a2f4:	6818      	ldr	r0, [r3, #0]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	6053      	str	r3, [r2, #4]
 800a2fa:	4401      	add	r1, r0
 800a2fc:	6011      	str	r1, [r2, #0]
 800a2fe:	e7da      	b.n	800a2b6 <_free_r+0x22>
 800a300:	d902      	bls.n	800a308 <_free_r+0x74>
 800a302:	230c      	movs	r3, #12
 800a304:	602b      	str	r3, [r5, #0]
 800a306:	e7d6      	b.n	800a2b6 <_free_r+0x22>
 800a308:	6820      	ldr	r0, [r4, #0]
 800a30a:	1821      	adds	r1, r4, r0
 800a30c:	428b      	cmp	r3, r1
 800a30e:	bf04      	itt	eq
 800a310:	6819      	ldreq	r1, [r3, #0]
 800a312:	685b      	ldreq	r3, [r3, #4]
 800a314:	6063      	str	r3, [r4, #4]
 800a316:	bf04      	itt	eq
 800a318:	1809      	addeq	r1, r1, r0
 800a31a:	6021      	streq	r1, [r4, #0]
 800a31c:	6054      	str	r4, [r2, #4]
 800a31e:	e7ca      	b.n	800a2b6 <_free_r+0x22>
 800a320:	bd38      	pop	{r3, r4, r5, pc}
 800a322:	bf00      	nop
 800a324:	200017b8 	.word	0x200017b8

0800a328 <sbrk_aligned>:
 800a328:	b570      	push	{r4, r5, r6, lr}
 800a32a:	4e0e      	ldr	r6, [pc, #56]	; (800a364 <sbrk_aligned+0x3c>)
 800a32c:	460c      	mov	r4, r1
 800a32e:	6831      	ldr	r1, [r6, #0]
 800a330:	4605      	mov	r5, r0
 800a332:	b911      	cbnz	r1, 800a33a <sbrk_aligned+0x12>
 800a334:	f000 f8bc 	bl	800a4b0 <_sbrk_r>
 800a338:	6030      	str	r0, [r6, #0]
 800a33a:	4621      	mov	r1, r4
 800a33c:	4628      	mov	r0, r5
 800a33e:	f000 f8b7 	bl	800a4b0 <_sbrk_r>
 800a342:	1c43      	adds	r3, r0, #1
 800a344:	d00a      	beq.n	800a35c <sbrk_aligned+0x34>
 800a346:	1cc4      	adds	r4, r0, #3
 800a348:	f024 0403 	bic.w	r4, r4, #3
 800a34c:	42a0      	cmp	r0, r4
 800a34e:	d007      	beq.n	800a360 <sbrk_aligned+0x38>
 800a350:	1a21      	subs	r1, r4, r0
 800a352:	4628      	mov	r0, r5
 800a354:	f000 f8ac 	bl	800a4b0 <_sbrk_r>
 800a358:	3001      	adds	r0, #1
 800a35a:	d101      	bne.n	800a360 <sbrk_aligned+0x38>
 800a35c:	f04f 34ff 	mov.w	r4, #4294967295
 800a360:	4620      	mov	r0, r4
 800a362:	bd70      	pop	{r4, r5, r6, pc}
 800a364:	200017bc 	.word	0x200017bc

0800a368 <_malloc_r>:
 800a368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a36c:	1ccd      	adds	r5, r1, #3
 800a36e:	f025 0503 	bic.w	r5, r5, #3
 800a372:	3508      	adds	r5, #8
 800a374:	2d0c      	cmp	r5, #12
 800a376:	bf38      	it	cc
 800a378:	250c      	movcc	r5, #12
 800a37a:	2d00      	cmp	r5, #0
 800a37c:	4607      	mov	r7, r0
 800a37e:	db01      	blt.n	800a384 <_malloc_r+0x1c>
 800a380:	42a9      	cmp	r1, r5
 800a382:	d905      	bls.n	800a390 <_malloc_r+0x28>
 800a384:	230c      	movs	r3, #12
 800a386:	603b      	str	r3, [r7, #0]
 800a388:	2600      	movs	r6, #0
 800a38a:	4630      	mov	r0, r6
 800a38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a390:	4e2e      	ldr	r6, [pc, #184]	; (800a44c <_malloc_r+0xe4>)
 800a392:	f000 f89d 	bl	800a4d0 <__malloc_lock>
 800a396:	6833      	ldr	r3, [r6, #0]
 800a398:	461c      	mov	r4, r3
 800a39a:	bb34      	cbnz	r4, 800a3ea <_malloc_r+0x82>
 800a39c:	4629      	mov	r1, r5
 800a39e:	4638      	mov	r0, r7
 800a3a0:	f7ff ffc2 	bl	800a328 <sbrk_aligned>
 800a3a4:	1c43      	adds	r3, r0, #1
 800a3a6:	4604      	mov	r4, r0
 800a3a8:	d14d      	bne.n	800a446 <_malloc_r+0xde>
 800a3aa:	6834      	ldr	r4, [r6, #0]
 800a3ac:	4626      	mov	r6, r4
 800a3ae:	2e00      	cmp	r6, #0
 800a3b0:	d140      	bne.n	800a434 <_malloc_r+0xcc>
 800a3b2:	6823      	ldr	r3, [r4, #0]
 800a3b4:	4631      	mov	r1, r6
 800a3b6:	4638      	mov	r0, r7
 800a3b8:	eb04 0803 	add.w	r8, r4, r3
 800a3bc:	f000 f878 	bl	800a4b0 <_sbrk_r>
 800a3c0:	4580      	cmp	r8, r0
 800a3c2:	d13a      	bne.n	800a43a <_malloc_r+0xd2>
 800a3c4:	6821      	ldr	r1, [r4, #0]
 800a3c6:	3503      	adds	r5, #3
 800a3c8:	1a6d      	subs	r5, r5, r1
 800a3ca:	f025 0503 	bic.w	r5, r5, #3
 800a3ce:	3508      	adds	r5, #8
 800a3d0:	2d0c      	cmp	r5, #12
 800a3d2:	bf38      	it	cc
 800a3d4:	250c      	movcc	r5, #12
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	4638      	mov	r0, r7
 800a3da:	f7ff ffa5 	bl	800a328 <sbrk_aligned>
 800a3de:	3001      	adds	r0, #1
 800a3e0:	d02b      	beq.n	800a43a <_malloc_r+0xd2>
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	442b      	add	r3, r5
 800a3e6:	6023      	str	r3, [r4, #0]
 800a3e8:	e00e      	b.n	800a408 <_malloc_r+0xa0>
 800a3ea:	6822      	ldr	r2, [r4, #0]
 800a3ec:	1b52      	subs	r2, r2, r5
 800a3ee:	d41e      	bmi.n	800a42e <_malloc_r+0xc6>
 800a3f0:	2a0b      	cmp	r2, #11
 800a3f2:	d916      	bls.n	800a422 <_malloc_r+0xba>
 800a3f4:	1961      	adds	r1, r4, r5
 800a3f6:	42a3      	cmp	r3, r4
 800a3f8:	6025      	str	r5, [r4, #0]
 800a3fa:	bf18      	it	ne
 800a3fc:	6059      	strne	r1, [r3, #4]
 800a3fe:	6863      	ldr	r3, [r4, #4]
 800a400:	bf08      	it	eq
 800a402:	6031      	streq	r1, [r6, #0]
 800a404:	5162      	str	r2, [r4, r5]
 800a406:	604b      	str	r3, [r1, #4]
 800a408:	4638      	mov	r0, r7
 800a40a:	f104 060b 	add.w	r6, r4, #11
 800a40e:	f000 f865 	bl	800a4dc <__malloc_unlock>
 800a412:	f026 0607 	bic.w	r6, r6, #7
 800a416:	1d23      	adds	r3, r4, #4
 800a418:	1af2      	subs	r2, r6, r3
 800a41a:	d0b6      	beq.n	800a38a <_malloc_r+0x22>
 800a41c:	1b9b      	subs	r3, r3, r6
 800a41e:	50a3      	str	r3, [r4, r2]
 800a420:	e7b3      	b.n	800a38a <_malloc_r+0x22>
 800a422:	6862      	ldr	r2, [r4, #4]
 800a424:	42a3      	cmp	r3, r4
 800a426:	bf0c      	ite	eq
 800a428:	6032      	streq	r2, [r6, #0]
 800a42a:	605a      	strne	r2, [r3, #4]
 800a42c:	e7ec      	b.n	800a408 <_malloc_r+0xa0>
 800a42e:	4623      	mov	r3, r4
 800a430:	6864      	ldr	r4, [r4, #4]
 800a432:	e7b2      	b.n	800a39a <_malloc_r+0x32>
 800a434:	4634      	mov	r4, r6
 800a436:	6876      	ldr	r6, [r6, #4]
 800a438:	e7b9      	b.n	800a3ae <_malloc_r+0x46>
 800a43a:	230c      	movs	r3, #12
 800a43c:	603b      	str	r3, [r7, #0]
 800a43e:	4638      	mov	r0, r7
 800a440:	f000 f84c 	bl	800a4dc <__malloc_unlock>
 800a444:	e7a1      	b.n	800a38a <_malloc_r+0x22>
 800a446:	6025      	str	r5, [r4, #0]
 800a448:	e7de      	b.n	800a408 <_malloc_r+0xa0>
 800a44a:	bf00      	nop
 800a44c:	200017b8 	.word	0x200017b8

0800a450 <_realloc_r>:
 800a450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a454:	4680      	mov	r8, r0
 800a456:	4614      	mov	r4, r2
 800a458:	460e      	mov	r6, r1
 800a45a:	b921      	cbnz	r1, 800a466 <_realloc_r+0x16>
 800a45c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a460:	4611      	mov	r1, r2
 800a462:	f7ff bf81 	b.w	800a368 <_malloc_r>
 800a466:	b92a      	cbnz	r2, 800a474 <_realloc_r+0x24>
 800a468:	f7ff ff14 	bl	800a294 <_free_r>
 800a46c:	4625      	mov	r5, r4
 800a46e:	4628      	mov	r0, r5
 800a470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a474:	f000 f838 	bl	800a4e8 <_malloc_usable_size_r>
 800a478:	4284      	cmp	r4, r0
 800a47a:	4607      	mov	r7, r0
 800a47c:	d802      	bhi.n	800a484 <_realloc_r+0x34>
 800a47e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a482:	d812      	bhi.n	800a4aa <_realloc_r+0x5a>
 800a484:	4621      	mov	r1, r4
 800a486:	4640      	mov	r0, r8
 800a488:	f7ff ff6e 	bl	800a368 <_malloc_r>
 800a48c:	4605      	mov	r5, r0
 800a48e:	2800      	cmp	r0, #0
 800a490:	d0ed      	beq.n	800a46e <_realloc_r+0x1e>
 800a492:	42bc      	cmp	r4, r7
 800a494:	4622      	mov	r2, r4
 800a496:	4631      	mov	r1, r6
 800a498:	bf28      	it	cs
 800a49a:	463a      	movcs	r2, r7
 800a49c:	f7ff fed2 	bl	800a244 <memcpy>
 800a4a0:	4631      	mov	r1, r6
 800a4a2:	4640      	mov	r0, r8
 800a4a4:	f7ff fef6 	bl	800a294 <_free_r>
 800a4a8:	e7e1      	b.n	800a46e <_realloc_r+0x1e>
 800a4aa:	4635      	mov	r5, r6
 800a4ac:	e7df      	b.n	800a46e <_realloc_r+0x1e>
	...

0800a4b0 <_sbrk_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4d06      	ldr	r5, [pc, #24]	; (800a4cc <_sbrk_r+0x1c>)
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	4608      	mov	r0, r1
 800a4ba:	602b      	str	r3, [r5, #0]
 800a4bc:	f7fd fb0e 	bl	8007adc <_sbrk>
 800a4c0:	1c43      	adds	r3, r0, #1
 800a4c2:	d102      	bne.n	800a4ca <_sbrk_r+0x1a>
 800a4c4:	682b      	ldr	r3, [r5, #0]
 800a4c6:	b103      	cbz	r3, 800a4ca <_sbrk_r+0x1a>
 800a4c8:	6023      	str	r3, [r4, #0]
 800a4ca:	bd38      	pop	{r3, r4, r5, pc}
 800a4cc:	200017c0 	.word	0x200017c0

0800a4d0 <__malloc_lock>:
 800a4d0:	4801      	ldr	r0, [pc, #4]	; (800a4d8 <__malloc_lock+0x8>)
 800a4d2:	f000 b811 	b.w	800a4f8 <__retarget_lock_acquire_recursive>
 800a4d6:	bf00      	nop
 800a4d8:	200017c4 	.word	0x200017c4

0800a4dc <__malloc_unlock>:
 800a4dc:	4801      	ldr	r0, [pc, #4]	; (800a4e4 <__malloc_unlock+0x8>)
 800a4de:	f000 b80c 	b.w	800a4fa <__retarget_lock_release_recursive>
 800a4e2:	bf00      	nop
 800a4e4:	200017c4 	.word	0x200017c4

0800a4e8 <_malloc_usable_size_r>:
 800a4e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4ec:	1f18      	subs	r0, r3, #4
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	bfbc      	itt	lt
 800a4f2:	580b      	ldrlt	r3, [r1, r0]
 800a4f4:	18c0      	addlt	r0, r0, r3
 800a4f6:	4770      	bx	lr

0800a4f8 <__retarget_lock_acquire_recursive>:
 800a4f8:	4770      	bx	lr

0800a4fa <__retarget_lock_release_recursive>:
 800a4fa:	4770      	bx	lr

0800a4fc <_init>:
 800a4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fe:	bf00      	nop
 800a500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a502:	bc08      	pop	{r3}
 800a504:	469e      	mov	lr, r3
 800a506:	4770      	bx	lr

0800a508 <_fini>:
 800a508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50a:	bf00      	nop
 800a50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a50e:	bc08      	pop	{r3}
 800a510:	469e      	mov	lr, r3
 800a512:	4770      	bx	lr
