<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\impl\gwsynthesis\ov5640_ddr3_hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\ov5640_ddr3_hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 12 11:00:59 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14264</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10121</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>60</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>51</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>40</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50M_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk50M_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50M_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>camera_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td>152.628(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>161.233(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>79.153(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>375.000(MHz)</td>
<td style="color: #FF0000;" class = "error">320.461(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>77.779(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk50M!</h4>
<h4>No timing paths to get frequency of camera_pll/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-1.739</td>
<td>5</td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.454</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.004</td>
<td>2.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.451</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.004</td>
<td>2.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.389</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.006</td>
<td>2.885</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.327</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.006</td>
<td>2.820</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.118</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.006</td>
<td>2.611</td>
</tr>
<tr>
<td>6</td>
<td>0.012</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.029</td>
<td>2.457</td>
</tr>
<tr>
<td>7</td>
<td>0.030</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.004</td>
<td>2.475</td>
</tr>
<tr>
<td>8</td>
<td>0.038</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.013</td>
<td>2.451</td>
</tr>
<tr>
<td>9</td>
<td>0.150</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.015</td>
<td>2.336</td>
</tr>
<tr>
<td>10</td>
<td>0.153</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.211</td>
<td>4.959</td>
</tr>
<tr>
<td>11</td>
<td>0.177</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.013</td>
<td>2.338</td>
</tr>
<tr>
<td>12</td>
<td>0.311</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.013</td>
<td>2.201</td>
</tr>
<tr>
<td>13</td>
<td>0.356</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[1].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.015</td>
<td>2.128</td>
</tr>
<tr>
<td>14</td>
<td>0.437</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.015</td>
<td>2.046</td>
</tr>
<tr>
<td>15</td>
<td>0.445</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.014</td>
<td>2.144</td>
</tr>
<tr>
<td>16</td>
<td>0.476</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CEB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.005</td>
<td>12.765</td>
</tr>
<tr>
<td>17</td>
<td>0.507</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>18</td>
<td>0.507</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>19</td>
<td>0.553</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.230</td>
<td>1.197</td>
</tr>
<tr>
<td>20</td>
<td>0.566</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.230</td>
<td>1.185</td>
</tr>
<tr>
<td>21</td>
<td>0.588</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.024</td>
<td>1.991</td>
</tr>
<tr>
<td>22</td>
<td>0.588</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.024</td>
<td>1.991</td>
</tr>
<tr>
<td>23</td>
<td>0.588</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.024</td>
<td>1.991</td>
</tr>
<tr>
<td>24</td>
<td>0.588</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/D</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.024</td>
<td>1.991</td>
</tr>
<tr>
<td>25</td>
<td>0.596</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/D1</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.003</td>
<td>1.902</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.732</td>
<td>u_dvi_encoder/encb/dout_8_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.327</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.677</td>
<td>u_dvi_encoder/encb/dout_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.642</td>
<td>u_dvi_encoder/encb/dout_4_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.333</td>
<td>0.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.597</td>
<td>u_dvi_encoder/encb/dout_1_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.316</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.534</td>
<td>u_dvi_encoder/encb/dout_9_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.523</td>
<td>u_dvi_encoder/encb/dout_2_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.333</td>
<td>0.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.522</td>
<td>u_dvi_encoder/encb/dout_3_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.522</td>
<td>u_dvi_encoder/encb/dout_7_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.339</td>
<td>0.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.514</td>
<td>u_dvi_encoder/encb/dout_6_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.333</td>
<td>0.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.514</td>
<td>u_dvi_encoder/encb/dout_5_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.333</td>
<td>0.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.488</td>
<td>u_dvi_encoder/encg/dout_3_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.344</td>
<td>0.893</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.432</td>
<td>u_dvi_encoder/encr/dout_7_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.346</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.428</td>
<td>u_dvi_encoder/encr/dout_6_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.351</td>
<td>0.959</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.421</td>
<td>u_dvi_encoder/encr/dout_8_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.351</td>
<td>0.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.412</td>
<td>u_dvi_encoder/encr/dout_9_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.346</td>
<td>0.945</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.407</td>
<td>u_dvi_encoder/encg/dout_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.336</td>
<td>0.965</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.402</td>
<td>u_dvi_encoder/encg/dout_9_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.342</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.402</td>
<td>u_dvi_encoder/encr/dout_4_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.357</td>
<td>0.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.361</td>
<td>u_dvi_encoder/encg/dout_5_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.344</td>
<td>1.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.361</td>
<td>u_dvi_encoder/encg/dout_7_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.344</td>
<td>1.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.361</td>
<td>u_dvi_encoder/encg/dout_6_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.344</td>
<td>1.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.329</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.141</td>
<td>0.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.311</td>
<td>u_dvi_encoder/encr/dout_3_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.346</td>
<td>1.071</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.309</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.113</td>
<td>0.815</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.304</td>
<td>u_dvi_encoder/encr/dout_5_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.346</td>
<td>1.077</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.781</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.781</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.445</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>10</td>
<td>0.717</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>11</td>
<td>0.717</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>12</td>
<td>1.053</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>13</td>
<td>1.053</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>14</td>
<td>1.053</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>15</td>
<td>1.053</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>16</td>
<td>1.053</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>17</td>
<td>1.053</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.856</td>
<td>2.903</td>
</tr>
<tr>
<td>18</td>
<td>15.931</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.633</td>
<td>2.903</td>
</tr>
<tr>
<td>19</td>
<td>15.931</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.633</td>
<td>2.903</td>
</tr>
<tr>
<td>20</td>
<td>16.267</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.642</td>
<td>2.903</td>
</tr>
<tr>
<td>21</td>
<td>16.276</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.633</td>
<td>2.903</td>
</tr>
<tr>
<td>22</td>
<td>16.276</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.633</td>
<td>2.903</td>
</tr>
<tr>
<td>23</td>
<td>16.276</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.633</td>
<td>2.903</td>
</tr>
<tr>
<td>24</td>
<td>16.276</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.633</td>
<td>2.903</td>
</tr>
<tr>
<td>25</td>
<td>16.286</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.623</td>
<td>2.903</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.334</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.531</td>
</tr>
<tr>
<td>2</td>
<td>1.334</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.531</td>
</tr>
<tr>
<td>3</td>
<td>1.423</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.080</td>
<td>1.531</td>
</tr>
<tr>
<td>4</td>
<td>1.423</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.080</td>
<td>1.531</td>
</tr>
<tr>
<td>5</td>
<td>1.423</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.080</td>
<td>1.531</td>
</tr>
<tr>
<td>6</td>
<td>1.423</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.080</td>
<td>1.531</td>
</tr>
<tr>
<td>7</td>
<td>1.423</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.080</td>
<td>1.531</td>
</tr>
<tr>
<td>8</td>
<td>1.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.359</td>
<td>1.531</td>
</tr>
<tr>
<td>9</td>
<td>1.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.359</td>
<td>1.531</td>
</tr>
<tr>
<td>10</td>
<td>1.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.359</td>
<td>1.531</td>
</tr>
<tr>
<td>11</td>
<td>1.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.359</td>
<td>1.531</td>
</tr>
<tr>
<td>12</td>
<td>1.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.359</td>
<td>1.531</td>
</tr>
<tr>
<td>13</td>
<td>1.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.359</td>
<td>1.531</td>
</tr>
<tr>
<td>14</td>
<td>1.978</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.635</td>
<td>1.531</td>
</tr>
<tr>
<td>15</td>
<td>1.983</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.640</td>
<td>1.531</td>
</tr>
<tr>
<td>16</td>
<td>1.983</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.640</td>
<td>1.531</td>
</tr>
<tr>
<td>17</td>
<td>1.983</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.640</td>
<td>1.531</td>
</tr>
<tr>
<td>18</td>
<td>1.988</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.645</td>
<td>1.531</td>
</tr>
<tr>
<td>19</td>
<td>1.988</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.645</td>
<td>1.531</td>
</tr>
<tr>
<td>20</td>
<td>3.815</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.030</td>
<td>1.531</td>
</tr>
<tr>
<td>21</td>
<td>3.815</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.030</td>
<td>1.531</td>
</tr>
<tr>
<td>22</td>
<td>3.915</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>0.070</td>
<td>1.531</td>
</tr>
<tr>
<td>23</td>
<td>3.915</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>0.070</td>
<td>1.531</td>
</tr>
<tr>
<td>24</td>
<td>3.915</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>0.070</td>
<td>1.531</td>
</tr>
<tr>
<td>25</td>
<td>3.915</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>0.070</td>
<td>1.531</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.580</td>
<td>0.830</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.580</td>
<td>0.830</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.580</td>
<td>0.830</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.581</td>
<td>0.831</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.581</td>
<td>0.831</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.581</td>
<td>0.831</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.583</td>
<td>0.833</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>0.583</td>
<td>0.833</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>0.584</td>
<td>0.834</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.584</td>
<td>0.834</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.199</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n150_s2/I0</td>
</tr>
<tr>
<td>4.807</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C6[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n150_s2/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 15.603%; route: 2.112, 71.459%; tC2Q: 0.382, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.199</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n146_s2/I0</td>
</tr>
<tr>
<td>4.807</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C6[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n146_s2/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.704</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 15.603%; route: 2.113, 71.459%; tC2Q: 0.382, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.208</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
</tr>
<tr>
<td>4.219</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n144_s2/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n144_s2/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.704</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB12[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 18.241%; route: 1.976, 68.501%; tC2Q: 0.382, 13.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.208</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
</tr>
<tr>
<td>4.219</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n148_s2/I0</td>
</tr>
<tr>
<td>4.681</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n148_s2/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB12[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 16.356%; route: 1.976, 70.080%; tC2Q: 0.382, 13.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.208</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/Q</td>
</tr>
<tr>
<td>4.011</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n149_s2/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n149_s2/F</td>
</tr>
<tr>
<td>4.819</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 17.664%; route: 1.768, 67.688%; tC2Q: 0.382, 14.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.232</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/Q</td>
</tr>
<tr>
<td>3.826</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n147_s2/I0</td>
</tr>
<tr>
<td>4.342</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n147_s2/F</td>
</tr>
<tr>
<td>4.689</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 21.007%; route: 1.559, 63.428%; tC2Q: 0.382, 15.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.199</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n145_s2/I0</td>
</tr>
<tr>
<td>4.326</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n145_s2/F</td>
</tr>
<tr>
<td>4.674</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.704</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 18.636%; route: 1.631, 65.909%; tC2Q: 0.382, 15.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
</tr>
<tr>
<td>3.793</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n143_s2/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n143_s2/F</td>
</tr>
<tr>
<td>4.666</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.704</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 21.469%; route: 1.542, 62.927%; tC2Q: 0.382, 15.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.208</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
</tr>
<tr>
<td>4.544</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.860</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB12[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 83.628%; tC2Q: 0.382, 16.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>15.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>16.551</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_TL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>16.957</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>DDRDLLM_TL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>20.641</td>
<td>3.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.893</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0/CLK</td>
</tr>
<tr>
<td>20.858</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 8.187%; route: 3.684, 74.287%; tC2Q: 0.869, 17.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.199</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
</tr>
<tr>
<td>4.536</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.878</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.713</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.955, 83.636%; tC2Q: 0.382, 16.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.199</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
</tr>
<tr>
<td>4.400</td>
<td>1.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.878</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.710</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.819, 82.624%; tC2Q: 0.382, 17.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[1].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.208</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>1.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[1].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.860</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[1].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[1].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.745, 82.021%; tC2Q: 0.382, 17.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.208</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.860</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB12[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.664, 81.307%; tC2Q: 0.382, 18.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.840</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n73_s0/I2</td>
</tr>
<tr>
<td>4.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n73_s0/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.053, 49.096%; route: 0.709, 33.061%; tC2Q: 0.382, 17.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C58[2][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R24C58[2][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>3.441</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>3.703</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C43[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_3_s6/I1</td>
</tr>
<tr>
<td>5.041</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C42[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_3_s6/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1/I3</td>
</tr>
<tr>
<td>5.468</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R34C43[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C44[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_6_s0/I0</td>
</tr>
<tr>
<td>6.490</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C44[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_6_s0/F</td>
</tr>
<tr>
<td>7.390</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C47[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n683_s0/I0</td>
</tr>
<tr>
<td>7.946</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C47[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n683_s0/COUT</td>
</tr>
<tr>
<td>7.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C47[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n684_s0/CIN</td>
</tr>
<tr>
<td>7.996</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C47[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n684_s0/COUT</td>
</tr>
<tr>
<td>7.996</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C47[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n685_s0/CIN</td>
</tr>
<tr>
<td>8.046</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n685_s0/COUT</td>
</tr>
<tr>
<td>8.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C47[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n686_s0/CIN</td>
</tr>
<tr>
<td>8.096</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C47[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n686_s0/COUT</td>
</tr>
<tr>
<td>9.965</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>10.486</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C44[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>13.648</td>
<td>3.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>14.125</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.740, 21.465%; route: 9.642, 75.538%; tC2Q: 0.382, 2.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n66_s0/I2</td>
</tr>
<tr>
<td>4.319</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n66_s0/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0/CLK</td>
</tr>
<tr>
<td>4.825</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 47.108%; route: 0.726, 34.645%; tC2Q: 0.382, 18.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.857</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n65_s0/I2</td>
</tr>
<tr>
<td>4.319</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n65_s0/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/CLK</td>
</tr>
<tr>
<td>4.825</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 47.108%; route: 0.726, 34.645%; tC2Q: 0.382, 18.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C71[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C71[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.663</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 68.058%; tC2Q: 0.382, 31.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C71[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C71[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.663</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 67.722%; tC2Q: 0.382, 32.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n78_s0/I2</td>
</tr>
<tr>
<td>4.214</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n78_s0/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.865</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 52.354%; route: 0.566, 28.437%; tC2Q: 0.382, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n68_s0/I2</td>
</tr>
<tr>
<td>4.214</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n68_s0/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.865</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 52.354%; route: 0.566, 28.437%; tC2Q: 0.382, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n67_s0/I2</td>
</tr>
<tr>
<td>4.214</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n67_s0/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.865</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 52.354%; route: 0.566, 28.437%; tC2Q: 0.382, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.222</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>2.761</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n63_s0/I2</td>
</tr>
<tr>
<td>4.214</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n63_s0/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.865</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 52.354%; route: 0.566, 28.437%; tC2Q: 0.382, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
</tr>
<tr>
<td>4.118</td>
<td>1.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.878</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>4.713</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.520, 79.895%; tC2Q: 0.382, 20.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>u_dvi_encoder/encb/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.566</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_8_s0/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0</td>
</tr>
<tr>
<td>1.724</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>u_dvi_encoder/encb/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.560</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_0_s0/Q</td>
</tr>
<tr>
<td>0.804</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n63_s0/I0</td>
</tr>
<tr>
<td>1.061</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n63_s0/F</td>
</tr>
<tr>
<td>1.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.798%; route: 0.244, 35.780%; tC2Q: 0.180, 26.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>u_dvi_encoder/encb/dout_4_s0/CLK</td>
</tr>
<tr>
<td>0.560</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_4_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n61_s0/I0</td>
</tr>
<tr>
<td>1.107</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n61_s0/F</td>
</tr>
<tr>
<td>1.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0</td>
</tr>
<tr>
<td>1.749</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.289%; route: 0.356, 48.969%; tC2Q: 0.180, 24.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_dvi_encoder/encb/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.566</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_1_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n68_s0/I0</td>
</tr>
<tr>
<td>1.141</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n68_s0/F</td>
</tr>
<tr>
<td>1.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 34.106%; route: 0.317, 42.053%; tC2Q: 0.180, 23.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>u_dvi_encoder/encb/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.577</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.197</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.719</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0/CLK</td>
</tr>
<tr>
<td>1.754</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0</td>
</tr>
<tr>
<td>1.731</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 77.500%; tC2Q: 0.180, 22.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>u_dvi_encoder/encb/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.560</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_2_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n62_s0/I0</td>
</tr>
<tr>
<td>1.226</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n62_s0/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0</td>
</tr>
<tr>
<td>1.749</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 36.632%; route: 0.356, 42.097%; tC2Q: 0.180, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>u_dvi_encoder/encb/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.560</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_3_s0/Q</td>
</tr>
<tr>
<td>0.897</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n67_s0/I0</td>
</tr>
<tr>
<td>1.216</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n67_s0/F</td>
</tr>
<tr>
<td>1.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 38.117%; route: 0.337, 40.359%; tC2Q: 0.180, 21.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td>u_dvi_encoder/encb/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.560</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_7_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n65_s0/I0</td>
</tr>
<tr>
<td>1.234</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n65_s0/F</td>
</tr>
<tr>
<td>1.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.719</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/CLK</td>
</tr>
<tr>
<td>1.754</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
<tr>
<td>1.756</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 36.310%; route: 0.364, 42.606%; tC2Q: 0.180, 21.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_dvi_encoder/encb/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.560</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_6_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n60_s0/I0</td>
</tr>
<tr>
<td>1.235</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n60_s0/F</td>
</tr>
<tr>
<td>1.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0</td>
</tr>
<tr>
<td>1.749</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 37.281%; route: 0.356, 41.667%; tC2Q: 0.180, 21.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_dvi_encoder/encb/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.566</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_5_s0/Q</td>
</tr>
<tr>
<td>0.923</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n66_s0/I0</td>
</tr>
<tr>
<td>1.241</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n66_s0/F</td>
</tr>
<tr>
<td>1.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.719</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0/CLK</td>
</tr>
<tr>
<td>1.754</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0</td>
</tr>
<tr>
<td>1.756</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 37.281%; route: 0.356, 41.667%; tC2Q: 0.180, 21.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td>u_dvi_encoder/encg/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n77_s0/I0</td>
</tr>
<tr>
<td>1.255</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n77_s0/F</td>
</tr>
<tr>
<td>1.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/CLK</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 21.429%; route: 0.521, 58.403%; tC2Q: 0.180, 20.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>u_dvi_encoder/encr/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_7_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n85_s0/I0</td>
</tr>
<tr>
<td>1.313</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n85_s0/F</td>
</tr>
<tr>
<td>1.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/CLK</td>
</tr>
<tr>
<td>1.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 20.132%; route: 0.579, 60.921%; tC2Q: 0.180, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_dvi_encoder/encr/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.003</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n80_s0/I0</td>
</tr>
<tr>
<td>1.321</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n80_s0/F</td>
</tr>
<tr>
<td>1.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0</td>
</tr>
<tr>
<td>1.749</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.351</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 33.246%; route: 0.460, 47.979%; tC2Q: 0.180, 18.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>u_dvi_encoder/encr/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_8_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0</td>
</tr>
<tr>
<td>1.724</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.351</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 80.876%; tC2Q: 0.180, 19.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>u_dvi_encoder/encr/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/CLK</td>
</tr>
<tr>
<td>1.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
<tr>
<td>1.719</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.765, 80.952%; tC2Q: 0.180, 19.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>u_dvi_encoder/encg/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_0_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n73_s0/I0</td>
</tr>
<tr>
<td>1.336</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n73_s0/F</td>
</tr>
<tr>
<td>1.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/CLK</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 19.819%; route: 0.594, 61.528%; tC2Q: 0.180, 18.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>u_dvi_encoder/encg/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
<tr>
<td>1.724</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.771, 81.078%; tC2Q: 0.180, 18.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_dvi_encoder/encr/dout_4_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_4_s0/Q</td>
</tr>
<tr>
<td>1.096</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n81_s0/I0</td>
</tr>
<tr>
<td>1.354</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n81_s0/F</td>
</tr>
<tr>
<td>1.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.719</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/CLK</td>
</tr>
<tr>
<td>1.754</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
<tr>
<td>1.756</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 25.977%; route: 0.554, 55.864%; tC2Q: 0.180, 18.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td>u_dvi_encoder/encg/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_5_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n76_s0/I0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n76_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/CLK</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 31.250%; route: 0.521, 51.103%; tC2Q: 0.180, 17.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td>u_dvi_encoder/encg/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n75_s0/I0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n75_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/CLK</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 31.250%; route: 0.521, 51.103%; tC2Q: 0.180, 17.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>u_dvi_encoder/encg/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n70_s0/I0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n70_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/CLK</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
<tr>
<td>1.743</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 31.250%; route: 0.521, 51.103%; tC2Q: 0.180, 17.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.358</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.538</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.180</td>
<td>0.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.509</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C49[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.643, 78.116%; tC2Q: 0.180, 21.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.093%; route: 0.823, 54.907%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>u_dvi_encoder/encr/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_3_s0/Q</td>
</tr>
<tr>
<td>1.115</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n87_s0/I0</td>
</tr>
<tr>
<td>1.434</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n87_s0/F</td>
</tr>
<tr>
<td>1.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/CLK</td>
</tr>
<tr>
<td>1.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 29.755%; route: 0.573, 53.442%; tC2Q: 0.180, 16.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.475</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.487</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 77.914%; tC2Q: 0.180, 22.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.781%; route: 0.800, 54.219%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>188</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_dvi_encoder/encr/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_5_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n86_s0/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n86_s0/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/CLK</td>
</tr>
<tr>
<td>1.743</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 29.582%; route: 0.579, 53.712%; tC2Q: 0.180, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.660</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.660</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT43[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT43[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>2.996</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT43[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>5.494</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>5.494</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>5.494</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>5.494</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>5.494</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>5.494</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.373</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.373</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.642</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>20.718</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>20.718</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>20.718</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>20.718</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.441</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.915</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>20.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.535, 87.340%; tC2Q: 0.368, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.050</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.085</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.238</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.050</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.085</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.238</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.961</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.149</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.961</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.149</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.961</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.149</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.961</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.149</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.961</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>1.149</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.870</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.870</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>0.870</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>0.870</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>0.870</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>0.870</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.406</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.441</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>0.594</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.635</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>0.436</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.589</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.640</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.436</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>0.589</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.640</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.436</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>0.589</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.640</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>0.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.584</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.645</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2246</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>0.584</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.645</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.429</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-1.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>-1.394</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>-1.243</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.429</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-1.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>-1.394</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>-1.243</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.494</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>-1.343</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.494</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>-1.343</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.494</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>-1.343</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1830</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.494</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>-1.343</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 88.243%; tC2Q: 0.180, 11.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.561</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.561</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.561</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.232</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.063</td>
<td>0.398</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.232</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.063</td>
<td>0.398</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.332</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.232</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.063</td>
<td>0.398</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.555</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.388</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.555</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.388</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.552</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.665</td>
<td>1.332</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.552</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.998</td>
<td>1.332</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2246</td>
<td>ui_clk</td>
<td>0.553</td>
<td>0.915</td>
</tr>
<tr>
<td>1830</td>
<td>ui_clk_sync_rst</td>
<td>-1.781</td>
<td>2.728</td>
</tr>
<tr>
<td>226</td>
<td>led_d_11[1]</td>
<td>8.801</td>
<td>2.601</td>
</tr>
<tr>
<td>188</td>
<td>clk_vga</td>
<td>0.022</td>
<td>0.912</td>
</tr>
<tr>
<td>148</td>
<td>dqsts1</td>
<td>16.171</td>
<td>2.943</td>
</tr>
<tr>
<td>147</td>
<td>dqs_reg</td>
<td>15.276</td>
<td>3.757</td>
</tr>
<tr>
<td>141</td>
<td>loc_clk50m</td>
<td>-1.781</td>
<td>0.911</td>
</tr>
<tr>
<td>129</td>
<td>phy_rddata_valid_d1</td>
<td>16.376</td>
<td>3.061</td>
</tr>
<tr>
<td>101</td>
<td>camera_pclk_d</td>
<td>3.296</td>
<td>1.668</td>
</tr>
<tr>
<td>99</td>
<td>rbin_num[2]</td>
<td>3.874</td>
<td>3.664</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R10C60</td>
<td>69.44%</td>
</tr>
<tr>
<td>R10C56</td>
<td>68.06%</td>
</tr>
<tr>
<td>R10C57</td>
<td>63.89%</td>
</tr>
<tr>
<td>R10C62</td>
<td>62.50%</td>
</tr>
<tr>
<td>R10C47</td>
<td>61.11%</td>
</tr>
<tr>
<td>R10C58</td>
<td>61.11%</td>
</tr>
<tr>
<td>R10C59</td>
<td>61.11%</td>
</tr>
<tr>
<td>R28C44</td>
<td>59.72%</td>
</tr>
<tr>
<td>R28C47</td>
<td>59.72%</td>
</tr>
<tr>
<td>R10C68</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
