Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 18 12:37:43 2024
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.848        0.000                      0                  297        0.071        0.000                      0                  297        3.020        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.848        0.000                      0                  297        0.071        0.000                      0                  297        3.020        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.863ns (25.894%)  route 2.470ns (74.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.533     9.269    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.686    13.450    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X112Y95        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    13.117    design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.863ns (25.894%)  route 2.470ns (74.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.533     9.269    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.686    13.450    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X112Y95        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    13.117    design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.863ns (25.894%)  route 2.470ns (74.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.533     9.269    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.686    13.450    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X112Y95        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    13.117    design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.863ns (25.894%)  route 2.470ns (74.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.533     9.269    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.686    13.450    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X112Y95        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    13.117    design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.863ns (24.686%)  route 2.633ns (75.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.696     9.433    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.687    13.451    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_6/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_CE)      -0.409    13.430    design_1_i/uart_top_0/inst/rBuffer_reg_r_6
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.863ns (24.686%)  route 2.633ns (75.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.696     9.433    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.687    13.451    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_7/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_CE)      -0.409    13.430    design_1_i/uart_top_0/inst/rBuffer_reg_r_7
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_8/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.863ns (24.686%)  route 2.633ns (75.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.696     9.433    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.687    13.451    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_8/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_CE)      -0.409    13.430    design_1_i/uart_top_0/inst/rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_9/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.863ns (24.686%)  route 2.633ns (75.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.696     9.433    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.687    13.451    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_CE)      -0.409    13.430    design_1_i/uart_top_0/inst/rBuffer_reg_r_9
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.863ns (27.056%)  route 2.327ns (72.944%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.390     9.126    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.683    13.447    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y95        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    13.155    design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.863ns (27.056%)  route 2.327ns (72.944%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y96        FDSE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDSE (Prop_fdse_C_Q)         0.419     6.356 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=21, routed)          1.238     7.593    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X110Y94        LUT5 (Prop_lut5_I0_O)        0.296     7.889 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=6, routed)           0.699     8.589    design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[88]
    SLICE_X108Y94        LUT5 (Prop_lut5_I1_O)        0.148     8.737 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.390     9.126    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.683    13.447    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y95        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y95        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    13.155    design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X106Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.996    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.156 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.195 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.195    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.249 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.249    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.992     2.334    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X106Y100       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105     2.178    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/Q
                         net (fo=1, routed)           0.054     1.916    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[4]
    SLICE_X108Y96        LUT5 (Prop_lut5_I2_O)        0.045     1.961 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.961    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.905     2.247    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     1.855    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X106Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.996    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.156 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.195 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.195    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.285 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.285    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]_i_1_n_6
    SLICE_X106Y100       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.992     2.334    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X106Y100       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105     2.178    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rTxByte_reg[1]/Q
                         net (fo=1, routed)           0.087     1.949    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[1]
    SLICE_X108Y96        LUT5 (Prop_lut5_I2_O)        0.045     1.994 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.994    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[1]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.905     2.247    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.120     1.854    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.066%)  route 0.196ns (45.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.718     1.805    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X106Y100       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/Q
                         net (fo=3, routed)           0.133     2.078    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
    SLICE_X107Y98        LUT5 (Prop_lut5_I3_O)        0.045     2.123 r  design_1_i/Debounce_Switch_0/inst/r_State_i_2/O
                         net (fo=2, routed)           0.064     2.187    design_1_i/Debounce_Switch_0/inst/r_State_i_2_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.045     2.232 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000     2.232    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X107Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.906     2.248    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                         clock pessimism             -0.261     1.987    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.091     2.078    design_1_i/Debounce_Switch_0/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.218%)  route 0.108ns (36.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.636     1.722    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/Q
                         net (fo=1, routed)           0.108     1.971    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[4]
    SLICE_X109Y96        LUT6 (Prop_lut6_I5_O)        0.045     2.016 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/uart_top_0/inst/p_0_in[4]
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.092     1.849    design_1_i/uart_top_0/inst/rTxByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.637     1.723    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_5/Q
                         net (fo=1, routed)           0.118     1.982    design_1_i/uart_top_0/inst/rBuffer_reg_r_5_n_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.909     2.251    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_6/C
                         clock pessimism             -0.515     1.736    
    SLICE_X110Y98        FDRE (Hold_fdre_C_D)         0.070     1.806    design_1_i/uart_top_0/inst/rBuffer_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/Q
                         net (fo=1, routed)           0.137     2.000    design_1_i/uart_top_0/inst/UART_TX_INST/in7[6]
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     2.045 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[6]_i_1/O
                         net (fo=1, routed)           0.000     2.045    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[6]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.905     2.247    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     1.858    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y94        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[3]/Q
                         net (fo=6, routed)           0.121     1.984    design_1_i/uart_top_0/inst/UART_RX_INST/Q[0]
    SLICE_X110Y94        LUT3 (Prop_lut3_I2_O)        0.045     2.029 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.029    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[0]_i_1__0_n_0
    SLICE_X110Y94        FDSE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.908     2.250    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y94        FDSE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                         clock pessimism             -0.515     1.735    
    SLICE_X110Y94        FDSE (Hold_fdse_C_D)         0.091     1.826    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.865%)  route 0.156ns (45.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y95        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/Q
                         net (fo=2, routed)           0.156     2.019    design_1_i/uart_top_0/inst/UART_RX_INST/in8[3]
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.049     2.068 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.068    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[3]_i_1_n_0
    SLICE_X109Y95        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.905     2.247    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y95        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X109Y95        FDRE (Hold_fdre_C_D)         0.107     1.864    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y96   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y98   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y98   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y99   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y99   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y99   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y99   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y100  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X106Y100  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y95   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y95   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y95   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y95   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y95   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK



