# ğŸ“˜ VHDL Course â€“ Lecture 1: Introduction to VHDL

Welcome to **Lecture 1** of this VHDL learning series.
This lecture is written for **absolute beginners** with no prior knowledge of VHDL or HDL.

---

## ğŸ§  What is HDL?

**HDL (Hardware Description Language)** is a language used to describe **digital hardware**, not software.

HDL is used to design:
- Logic gates
- Adders
- Registers
- Digital circuits

ğŸ“Œ HDL describes **how hardware behaves and how components are connected**.

---

## âš™ï¸ What is VHDL?

**VHDL** stands for:

> **Very High Speed Integrated Circuit Hardware Description Language**

VHDL is used to:
- Describe digital circuits
- Simulate circuit behavior
- Implement designs on FPGA or ASIC

---

## ğŸ§± VHDL Design Units

A VHDL design is built using **five design units**:

1. Entity
2. Architecture
3. Configuration
4. Package Declaration
5. Package Body

ğŸ“Œ In this lecture, we focus only on **Entity** and **Architecture**.

---

## ğŸ·ï¸ Entity

The **entity** is the **external view** of a circuit.

Think of it as:
> The **nameplate** of the design

### The entity defines:
- Inputs
- Outputs
- Data type of each port

ğŸ” The entity **does NOT describe how the circuit works internally**.

### Entity Visualization
![Entity Block Diagram](images/entity_block.svg)

---

## ğŸ§  Architecture

The **architecture** describes the **internal behavior** of the circuit.

It explains:
- What happens inside the circuit
- How inputs are processed
- How outputs are generated

### Simple Explanation:
- **Entity â†’ Outside view**
- **Architecture â†’ Inside logic**

### Architecture Visualization
![Architecture Block Diagram](images/architecture_block.svg)

---

## ğŸ”— Entity & Architecture Relationship

- A VHDL design has **only one entity**
- A VHDL design can have **multiple architectures**

Why?
- Same interface
- Different internal implementations

### ğŸ§© Configuration
A **configuration** connects:
- An entity
- To a specific architecture

ğŸ“Œ Configurations will be covered in later lectures.

---

## â• Example: Half Adder

A **Half Adder** is a simple digital circuit.

It:
- Takes **two inputs**
- Produces:
  - **Sum**
  - **Carry**

### Half Adder Diagram
![Half Adder Diagram](images/half_adder.svg)

ğŸ“Œ We will implement this example in upcoming lectures.

---

## ğŸ—ï¸ Architecture Modeling Styles

There are **three main ways** to describe an architecture in VHDL.

---

### 1ï¸âƒ£ Structural Modeling
- Shows how components are connected
- Similar to circuit diagrams
- Used for **small designs**

![Structural Modeling](images/structural_model.svg)

---

### 2ï¸âƒ£ Dataflow Modeling
- Describes how data flows from input to output
- Uses equations and signal assignments
- Simple and readable

![Dataflow Modeling](images/dataflow_model.svg)

---

### 3ï¸âƒ£ Behavioral Modeling
- Describes **what the circuit does**
- Focuses on behavior, not structure
- Used for **complex designs**

![Behavioral Modeling](images/behavioral_model.svg)

---

## ğŸ§ª Simulation Explanation

Simulation is used to **test the circuit before hardware implementation**.

A simulation waveform shows:
- Signals (inputs and outputs)
- Time axis
- Signal changes over time

### What to Look For in Simulation:
- Input signals changing (0 â†” 1)
- Output signals responding correctly
- Correct timing behavior

### Simulation Waveform Example
![Simulation Waveform](images/simulation_waveform.svg)

ğŸ’¡ Simulation helps detect errors early and verify correctness.

---

## âœ… Summary

- VHDL is a hardware description language
- Entity defines inputs and outputs
- Architecture defines internal behavior
- One entity can have multiple architectures
- Simulation verifies design correctness

---