--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3394 paths analyzed, 568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.121ns.
--------------------------------------------------------------------------------
Slack:                  94.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_2 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_2 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.CQ       Tcko                  0.525   up_conditioner/M_ctr_q[3]
                                                       up_conditioner/M_ctr_q_2
    SLICE_X1Y28.C2       net (fanout=2)        0.939   up_conditioner/M_ctr_q[2]
    SLICE_X1Y28.C        Tilo                  0.259   out1_2
                                                       up_conditioner/out1
    SLICE_X14Y33.A1      net (fanout=3)        1.887   out_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.392ns logic, 3.657ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  94.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_3 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_3 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   up_conditioner/M_ctr_q[3]
                                                       up_conditioner/M_ctr_q_3
    SLICE_X1Y28.C1       net (fanout=2)        0.929   up_conditioner/M_ctr_q[3]
    SLICE_X1Y28.C        Tilo                  0.259   out1_2
                                                       up_conditioner/out1
    SLICE_X14Y33.A1      net (fanout=3)        1.887   out_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.392ns logic, 3.647ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  94.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_15 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.715 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_15 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.DQ       Tcko                  0.525   up_conditioner/M_ctr_q[15]
                                                       up_conditioner/M_ctr_q_15
    SLICE_X1Y28.D1       net (fanout=2)        0.740   up_conditioner/M_ctr_q[15]
    SLICE_X1Y28.D        Tilo                  0.259   out1_2
                                                       up_conditioner/out2
    SLICE_X14Y33.A2      net (fanout=3)        2.058   out1_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (1.392ns logic, 3.629ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  94.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_17 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.715 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_17 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   up_conditioner/M_ctr_q[19]
                                                       up_conditioner/M_ctr_q_17
    SLICE_X1Y28.D2       net (fanout=2)        0.722   up_conditioner/M_ctr_q[17]
    SLICE_X1Y28.D        Tilo                  0.259   out1_2
                                                       up_conditioner/out2
    SLICE_X14Y33.A2      net (fanout=3)        2.058   out1_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (1.392ns logic, 3.611ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  94.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.686 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y35.SR      net (fanout=5)        1.835   left_conditioner/M_sync_out_inv
    SLICE_X16Y35.CLK     Tsrck                 0.470   left_conditioner/M_ctr_q[19]
                                                       left_conditioner/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.249ns logic, 3.608ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  94.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.686 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y35.SR      net (fanout=5)        1.835   left_conditioner/M_sync_out_inv
    SLICE_X16Y35.CLK     Tsrck                 0.461   left_conditioner/M_ctr_q[19]
                                                       left_conditioner/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.240ns logic, 3.608ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  95.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_17 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.686 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y35.SR      net (fanout=5)        1.835   left_conditioner/M_sync_out_inv
    SLICE_X16Y35.CLK     Tsrck                 0.450   left_conditioner/M_ctr_q[19]
                                                       left_conditioner/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.229ns logic, 3.608ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  95.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_10 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.715 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_10 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.CQ       Tcko                  0.525   up_conditioner/M_ctr_q[11]
                                                       up_conditioner/M_ctr_q_10
    SLICE_X1Y28.A3       net (fanout=2)        0.809   up_conditioner/M_ctr_q[10]
    SLICE_X1Y28.A        Tilo                  0.259   out1_2
                                                       up_conditioner/out3
    SLICE_X14Y33.A6      net (fanout=3)        1.862   out2_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.392ns logic, 3.502ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  95.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_16 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.686 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y35.SR      net (fanout=5)        1.835   left_conditioner/M_sync_out_inv
    SLICE_X16Y35.CLK     Tsrck                 0.428   left_conditioner/M_ctr_q[19]
                                                       left_conditioner/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (1.207ns logic, 3.608ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  95.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_19 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.715 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_19 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   up_conditioner/M_ctr_q[19]
                                                       up_conditioner/M_ctr_q_19
    SLICE_X1Y28.D3       net (fanout=2)        0.585   up_conditioner/M_ctr_q[19]
    SLICE_X1Y28.D        Tilo                  0.259   out1_2
                                                       up_conditioner/out2
    SLICE_X14Y33.A2      net (fanout=3)        2.058   out1_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.392ns logic, 3.474ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  95.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_12 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.715 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_12 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.AQ       Tcko                  0.525   up_conditioner/M_ctr_q[15]
                                                       up_conditioner/M_ctr_q_12
    SLICE_X1Y28.A2       net (fanout=2)        0.751   up_conditioner/M_ctr_q[12]
    SLICE_X1Y28.A        Tilo                  0.259   out1_2
                                                       up_conditioner/out3
    SLICE_X14Y33.A6      net (fanout=3)        1.862   out2_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (1.392ns logic, 3.444ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  95.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_9 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.715 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_9 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.BQ       Tcko                  0.525   up_conditioner/M_ctr_q[11]
                                                       up_conditioner/M_ctr_q_9
    SLICE_X1Y28.A1       net (fanout=2)        0.733   up_conditioner/M_ctr_q[9]
    SLICE_X1Y28.A        Tilo                  0.259   out1_2
                                                       up_conditioner/out3
    SLICE_X14Y33.A6      net (fanout=3)        1.862   out2_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.392ns logic, 3.426ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  95.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_16 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.715 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_16 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   up_conditioner/M_ctr_q[19]
                                                       up_conditioner/M_ctr_q_16
    SLICE_X1Y28.D4       net (fanout=2)        0.486   up_conditioner/M_ctr_q[16]
    SLICE_X1Y28.D        Tilo                  0.259   out1_2
                                                       up_conditioner/out2
    SLICE_X14Y33.A2      net (fanout=3)        2.058   out1_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.392ns logic, 3.375ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  95.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y35.SR       net (fanout=5)        2.032   right_conditioner/M_sync_out_inv
    SLICE_X8Y35.CLK      Tsrck                 0.470   right_conditioner/M_ctr_q[19]
                                                       right_conditioner/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (1.254ns logic, 3.456ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  95.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y35.SR       net (fanout=5)        2.032   right_conditioner/M_sync_out_inv
    SLICE_X8Y35.CLK      Tsrck                 0.461   right_conditioner/M_ctr_q[19]
                                                       right_conditioner/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (1.245ns logic, 3.456ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  95.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=5)        1.648   left_conditioner/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.470   left_conditioner/M_ctr_q[15]
                                                       left_conditioner/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.249ns logic, 3.421ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  95.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_17 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y35.SR       net (fanout=5)        2.032   right_conditioner/M_sync_out_inv
    SLICE_X8Y35.CLK      Tsrck                 0.450   right_conditioner/M_ctr_q[19]
                                                       right_conditioner/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.234ns logic, 3.456ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  95.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=5)        1.648   left_conditioner/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.461   left_conditioner/M_ctr_q[15]
                                                       left_conditioner/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (1.240ns logic, 3.421ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  95.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=5)        1.648   left_conditioner/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.450   left_conditioner/M_ctr_q[15]
                                                       left_conditioner/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (1.229ns logic, 3.421ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  95.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_16 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y35.SR       net (fanout=5)        2.032   right_conditioner/M_sync_out_inv
    SLICE_X8Y35.CLK      Tsrck                 0.428   right_conditioner/M_ctr_q[19]
                                                       right_conditioner/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.212ns logic, 3.456ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  95.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=5)        1.648   left_conditioner/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.428   left_conditioner/M_ctr_q[15]
                                                       left_conditioner/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.207ns logic, 3.421ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  95.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_4 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_4 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y26.AQ       Tcko                  0.525   up_conditioner/M_ctr_q[7]
                                                       up_conditioner/M_ctr_q_4
    SLICE_X1Y28.C3       net (fanout=2)        0.583   up_conditioner/M_ctr_q[4]
    SLICE_X1Y28.C        Tilo                  0.259   out1_2
                                                       up_conditioner/out1
    SLICE_X14Y33.A1      net (fanout=3)        1.887   out_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.392ns logic, 3.301ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  95.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_5 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_5 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y26.BQ       Tcko                  0.525   up_conditioner/M_ctr_q[7]
                                                       up_conditioner/M_ctr_q_5
    SLICE_X1Y28.C4       net (fanout=2)        0.545   up_conditioner/M_ctr_q[5]
    SLICE_X1Y28.C        Tilo                  0.259   out1_2
                                                       up_conditioner/out1
    SLICE_X14Y33.A1      net (fanout=3)        1.887   out_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (1.392ns logic, 3.263ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  95.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_18 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.715 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_18 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   up_conditioner/M_ctr_q[19]
                                                       up_conditioner/M_ctr_q_18
    SLICE_X1Y28.D6       net (fanout=2)        0.337   up_conditioner/M_ctr_q[18]
    SLICE_X1Y28.D        Tilo                  0.259   out1_2
                                                       up_conditioner/out2
    SLICE_X14Y33.A2      net (fanout=3)        2.058   out1_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.392ns logic, 3.226ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  95.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/M_ctr_q_11 (FF)
  Destination:          M_reg_d_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.715 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/M_ctr_q_11 to M_reg_d_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.DQ       Tcko                  0.525   up_conditioner/M_ctr_q[11]
                                                       up_conditioner/M_ctr_q_11
    SLICE_X1Y28.A4       net (fanout=2)        0.492   up_conditioner/M_ctr_q[11]
    SLICE_X1Y28.A        Tilo                  0.259   out1_2
                                                       up_conditioner/out3
    SLICE_X14Y33.A6      net (fanout=3)        1.862   out2_2
    SLICE_X14Y33.A       Tilo                  0.235   M_last_q_1
                                                       up_conditioner/out4
    SLICE_X11Y33.C4      net (fanout=1)        0.831   M_up_conditioner_out
    SLICE_X11Y33.CLK     Tas                   0.373   M_reg_d_q[2]
                                                       M_reg_d_q_2_glue_rst
                                                       M_reg_d_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.392ns logic, 3.185ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  95.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.717 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y34.SR       net (fanout=5)        1.845   right_conditioner/M_sync_out_inv
    SLICE_X8Y34.CLK      Tsrck                 0.470   right_conditioner/M_ctr_q[15]
                                                       right_conditioner/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.254ns logic, 3.269ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  95.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.717 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y34.SR       net (fanout=5)        1.845   right_conditioner/M_sync_out_inv
    SLICE_X8Y34.CLK      Tsrck                 0.461   right_conditioner/M_ctr_q[15]
                                                       right_conditioner/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.245ns logic, 3.269ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  95.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          left_conditioner/M_ctr_q_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.689 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_conditioner/sync/M_pipe_q_1 to left_conditioner/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       left_conditioner/sync/M_pipe_q_1
    SLICE_X12Y23.D6      net (fanout=1)        1.773   left_conditioner/M_sync_out
    SLICE_X12Y23.D       Tilo                  0.254   left_conditioner/M_sync_out_inv
                                                       left_conditioner/M_sync_out_inv1_INV_0
    SLICE_X16Y33.SR      net (fanout=5)        1.454   left_conditioner/M_sync_out_inv
    SLICE_X16Y33.CLK     Tsrck                 0.470   left_conditioner/M_ctr_q[11]
                                                       left_conditioner/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.249ns logic, 3.227ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  95.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               right_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          right_conditioner/M_ctr_q_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.717 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: right_conditioner/sync/M_pipe_q_1 to right_conditioner/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       right_conditioner/sync/M_pipe_q_1
    SLICE_X7Y25.A5       net (fanout=1)        1.424   right_conditioner/M_sync_out
    SLICE_X7Y25.A        Tilo                  0.259   right_conditioner/M_sync_out_inv
                                                       right_conditioner/M_sync_out_inv1_INV_0
    SLICE_X8Y34.SR       net (fanout=5)        1.845   right_conditioner/M_sync_out_inv
    SLICE_X8Y34.CLK      Tsrck                 0.450   right_conditioner/M_ctr_q[15]
                                                       right_conditioner/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (1.234ns logic, 3.269ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  95.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               up_conditioner/sync/M_pipe_q_1 (FF)
  Destination:          up_conditioner/M_ctr_q_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.644 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: up_conditioner/sync/M_pipe_q_1 to up_conditioner/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.525   left_conditioner/M_sync_out
                                                       up_conditioner/sync/M_pipe_q_1
    SLICE_X1Y21.A4       net (fanout=1)        1.575   up_conditioner/M_sync_out
    SLICE_X1Y21.A        Tilo                  0.259   up_conditioner/M_sync_out_inv
                                                       up_conditioner/M_sync_out_inv1_INV_0
    SLICE_X0Y29.SR       net (fanout=5)        1.688   up_conditioner/M_sync_out_inv
    SLICE_X0Y29.CLK      Tsrck                 0.470   up_conditioner/M_ctr_q[19]
                                                       up_conditioner/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.254ns logic, 3.263ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 97.751ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_see_q[1]/CLK0
  Logical resource: M_see_q_1/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: left_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: left_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: left_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: left_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.121|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3394 paths, 0 nets, and 398 connections

Design statistics:
   Minimum period:   5.121ns{1}   (Maximum frequency: 195.274MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 17:23:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



