$date
	Sun Apr 10 17:00:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! o $end
$var reg 16 " i [15:0] $end
$var reg 4 # s [3:0] $end
$scope module my_mux $end
$var wire 16 $ i [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#5
0!
b1001000110100 "
b1001000110100 $
b1 #
b1 %
#10
b11 #
b11 %
#15
1!
b101 #
b101 %
#20
