<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Live value table memory &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="FIFO components" href="../../../../fifo.html" />
    <link rel="prev" title="Multi-port BRAM" href="../mp_bram/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: 6c9ac4a5
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../../../../base.html">Basic Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../async.html">Asynchronous modules</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../memory.html">Memory modules</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../np_lutram/readme.html">NP LUT RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sdp_bram/readme.html">Simple dual-port BRAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sdp_bram/readme.html#simple-dual-port-bram-with-byte-enable">Simple dual-port BRAM with Byte Enable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mp_bram/readme.html">Multi-port BRAM</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Live value table memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../memory.html#references">References</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../../fifo.html">FIFO components</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../dsp.html">DSP components</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../shift.html">Shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../logic.html">Basic logic elements</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../misc.html">Miscellaneous</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../base.html">Basic Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../memory.html">Memory modules</a></li>
      <li class="breadcrumb-item active">Live value table memory</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/base/mem/lvt_mem/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="live-value-table-memory">
<span id="lvt-mem"></span><h1>Live value table memory<a class="headerlink" href="#live-value-table-memory" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-lvt_mem">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">LVT_MEM</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-lvt_mem" title="Link to this definition"></a></dt>
<dd><p>Multiported memory implementation inspired by <a class="reference external" href="https://dl.acm.org/doi/abs/10.1145/2629629">https://dl.acm.org/doi/abs/10.1145/2629629</a>
This approach is suitable for shallow memories since it implements smaller
true multiported memories using registers. Thus underlying memories are
implemented using LUTs (distmem for Xilinx). Also this memory supports read-during write
NEW_DATA behaviour. Writes to same address from multiple ports in the same clock cycle
result in undefined behaviour.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-lvt_mem-data_width"><td><p>DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Stored data width</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-lvt_mem-items"><td><p>ITEMS</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Depth of memory</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-lvt_mem-read_ports"><td><p>READ_PORTS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Amount of read ports</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-lvt_mem-write_ports"><td><p>WRITE_PORTS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Amount of write ports</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-lvt_mem-rd_latency"><td><p>RD_LATENCY</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Read latency - 0 or 1</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-lvt_mem-rdw_behav"><td><p>RDW_BEHAV</p></td>
<td><p>string</p></td>
<td><p>“NEW_DATA”</p></td>
<td><p>Read during write behaviour: “NEW_DATA” or “DONT_CARE”.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-lvt_mem-mem_type"><td><p>MEM_TYPE</p></td>
<td><p>string</p></td>
<td><p>“BRAM”</p></td>
<td><p>Underlying memory type: “BRAM” or “LUT”.
When using BRAM, RD_LATENCY must be set to 1.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-lvt_mem-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“AGILEX”</p></td>
<td></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-lvt_mem-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-lvt_mem-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-lvt_mem-wr_en"><td><p>WR_EN</p></td>
<td><p>std_logic_vector(WRITE_PORTS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-lvt_mem-wr_addr"><td><p>WR_ADDR</p></td>
<td><p>slv_array_t(WRITE_PORTS-1 downto 0)(log2(ITEMS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-lvt_mem-wr_data"><td><p>WR_DATA</p></td>
<td><p>slv_array_t(WRITE_PORTS-1 downto 0)(DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-lvt_mem-rd_addr"><td><p>RD_ADDR</p></td>
<td><p>slv_array_t(READ_PORTS-1 downto 0)(log2(ITEMS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-lvt_mem-rd_data"><td><p>RD_DATA</p></td>
<td><p>slv_array_t(READ_PORTS-1 downto 0)(DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../mp_bram/readme.html" class="btn btn-neutral float-left" title="Multi-port BRAM" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../../../fifo.html" class="btn btn-neutral float-right" title="FIFO components" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>