id,sha,author,date,issue,message,file,content
0,89a5b8fd3175e1ed667fc28b9ea68d9e75ba087b,xel Heider <axelheider@gmx.de>, 2021-07-01 19:07:59 +0200, , boot move create_untypeds generic code also merge create_untypeds simplify code signed axel heider axelheider gmx.de,,
1,379bf5abe3f26caa2dad0692c1e9b8989a568491,ent McLeod <kent@kry10.com>, 2021-06-21 12:17:12 +1000, , hardware_gen.py address warning message cmake treat text output generated tool configuration phase important part message status command output generated hardware_gen.py often show warning device tree property usually uninformative resolving warning condition remove message platform setting kernel_size hardware.yml 0x1000 handle case kernel need first page device device tree definition larger remove status print interrupt processed usually useful information process irqs selected kernel device rule device interrupt query prevents warning irq controller script know process need signed kent mcleod kent kry10.com,,
2,d93aa0145910580de6faeec8b0e5cd5492310acb,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-26 18:02:14 +1000, , github split sel4test separate workflow reason separate workflow file allow different trigger particular want run simulation labeled trigger explicitly skip simulation job trigger previous simulation run shown github check status failed run overlooked achieve unnecessary run visible status signed gerwin klein gerwin.klein,,
3,4cdd97c5320e953be61bbe92dbe1c8bf2fa62a39,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-26 17:46:12 +1000, , github use correct label field trigger matched whole label object name  signed gerwin klein gerwin.klein,,
4,f1ac3d829e6ec24d23b2ba7bf48df792458f8911,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-19 10:37:09 +1000, , github sel4test run doc save checking time change doc affect source signed gerwin klein gerwin.klein,,
5,bd9a8b2ff72b51a973417b814c0e999d5de55697,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-19 10:27:52 +1000, , github constrain trigger longer build previous trigger would start duplicate build new label added commit lock bit build run trigger label added trigger label present signed gerwin klein gerwin.klein,,
6,52a89f9e0f323644c92ec83da4aad763e4ae8846,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-16 14:23:06 +1000, , github add action hardware build action triggered push master label build present pull request signed gerwin klein gerwin.klein,,
7,e80217f87ebd381586b120af83627f4d9b5bfb57,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-16 09:05:05 +1000, , readme add badge simulation test signed gerwin klein gerwin.klein,,
8,d1a456bebd73e4619ed5c68dcd92c5add1ee1bd5,xel Heider <axelheider@gmx.de>, 2021-07-10 13:24:06 +0200, , remove redundant defines defines set architecture specific bootinho.h signed axel heider axelheider gmx.de,,
9,e20652f66426dcfd5429496ae13070389d087d4a,xel Heider <axelheider@gmx.de>, 2021-07-17 16:48:11 +0200, , make definition null generic make definition null generic used constant shared assembly code signed axel heider axelheider gmx.de,,
10,fec1b90ef8b6a1d58b8c479153729a27b2d4ebe0,xel Heider <axelheider@gmx.de>, 2021-07-17 16:56:31 +0200, , provide use macro ull_const provide macro ull_const unsigned long long constant use applicable add verbose explanation unsigned long long type used time constant signed axel heider axelheider gmx.de,,
11,e27613b30fa535fde99888261884c4994ab3f5f2,xel Heider <axelheider@gmx.de>, 2021-07-17 16:51:30 +0200, , remove redundant definition hz_in_khz constant hz_in_khz defined util.h already signed axel heider axelheider gmx.de,,
12,974458fde10c43ab9a39761510079349600718a6,xel Heider <axelheider@gmx.de>, 2021-07-10 22:34:54 +0200, , reorder consolidate macro definition reorder macro definition ensure thing define used provide verbose explanation ul_const macro needed make bit macro defined generic using ul_const signed axel heider axelheider gmx.de,,
13,93ab556e0c39e497b3cc7f78e17b870b175a8f29,xel Heider <axelheider@gmx.de>, 2021-07-17 16:43:14 +0200, , style add space around operator signed axel heider axelheider gmx.de,,
14,72547433dfe91102bebdebb51e40b43227267984,xel Heider <axelheider@gmx.de>, 2021-07-10 22:37:42 +0200, , trivial remove superfluous empty line signed axel heider axelheider gmx.de,,
15,c650c418484eb7d2a5fe7f95d41df3d4587f4e05,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-16 10:19:42 +1000, , github run conditionally session one step binary verification available arm riscv64 signed gerwin klein gerwin.klein,,
16,0665ae3edd0fb5ebd0671f05a37ba2b9d6bac957,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-15 20:03:18 +1000, , github add proof check labelled action run proof label proof test added pull request intended used preprocess test failed ready check proof signed gerwin klein gerwin.klein,,
17,913bf483df053b6751fbbcb2482e309211f4b1a1,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-30 22:53:11 +0200, , boot add unreachable statement signed axel heider axel.heider hensoldt cyber.de,,
18,d34d48fc850724d3fd9e3b2aac6f1705c44cf42e,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-01 01:20:14 +0200, , boot verbosely log boot error signed axel heider axel.heider hensoldt cyber.de,,
19,caf6eb2a6b51f7e31e0e190acd7259438dfb0662,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-18 17:58:11 +0200, , set correctly risc top phys addr exclusive inclusive bit platform trivial way fix long whole address space never used bit platform fix complicated postponed signed axel heider axel.heider hensoldt cyber.de,,
20,76b1de0670fc09df279883be570f4a518bad4745,urtis Millar <curtis@curtism.me>, 2021-07-08 17:26:24 +1000, , add odroid support add support odroidc4 odroidc4 beefier odroidc2 bit moved around device care essentially except core a55s instead a53s signed curtis millar curtis curtism.me,,
21,84e850999725c1c56735859752e0b920f932c471,urtis Millar <curtis@curtism.me>, 2021-07-08 17:23:43 +1000, , add arm cortex a55 add basic support arm cortex a55 cpu core used amlogic s905x3 found odroid signed curtis millar curtis curtism.me,,
22,1dcff9cc20ca8246ab4898a0ef8ca06ff225fd05,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-02 16:56:32 +1000, , add github action sel4test simulation run signed gerwin klein gerwin.klein,,
23,d55c5cf637a95717db9855f2108bf6eb2f19446f,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-30 22:25:38 +0200, , risc remove obsolete file remove latest trace hack risc platform spike instance signed axel heider axel.heider hensoldt cyber.de,,
24,5fee77b5d7fc5f07b957d1986e4fa68ad589cafe,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-01 23:10:09 +0200, , trivial remove superfluous empty line signed axel heider axel.heider hensoldt cyber.de,,
25,ad4ea6cd08ec316085a95f4d3785367d5a23c926,xel Heider <axelheider@gmx.de>, 2021-03-06 02:22:44 +0100, , cmake unify config option define generation add disabled option build system comment generated header file signed axel heider axelheider gmx.de,,
26,e65906dfa115bfbd9e7e36e37dde11781da27cc9,xel Heider <axelheider@gmx.de>, 2021-06-28 11:26:34 +0200, , debug always print timer_clock_hz uint64 signed axel heider axelheider gmx.de,,
27,32d81495fa90828725036a596cda071b269da25d,xel Heider <axelheider@gmx.de>, 2021-06-28 12:46:04 +0200, , boot make linker definition generic signed axel heider axelheider gmx.de,,
28,938c1c9557bf5095405c23c8085811ef103a1ea3,xel Heider <axelheider@gmx.de>, 2021-06-04 03:10:02 +0200, , boot fail boot region configuration invalid also make output verbose case error helpful porting kernel new platform signed axel heider axelheider gmx.de,,
29,adbd374370144b58ddc10b0e8c03f8748c714c31,xel Heider <axelheider@gmx.de>, 2021-06-09 00:08:22 +0200, , boot make static signed axel heider axelheider gmx.de,,
30,c630e54c0675e9e3d3eedb1c9b5c26122abf4d45,xel Heider <axelheider@gmx.de>, 2021-05-16 23:53:52 +0200, , boot improve code readability make code flow verbose log error message signed axel heider axelheider gmx.de,,
31,70a8f8c29b733562f9ef6a8ba87fbac2a5617d07,xel Heider <axelheider@gmx.de>, 2021-06-08 23:17:58 +0200, , boot make loop variable unsigned signed axel heider axelheider gmx.de,,
32,5aeee0784e767f629768cd128b2758d8af5eba91,xel Heider <axelheider@gmx.de>, 2021-05-17 00:05:14 +0200, , boot declare loop variable loop header signed axel heider axelheider gmx.de,,
33,4138e7e595d674d1d785d04735c97a92d7750443,xel Heider <axelheider@gmx.de>, 2021-06-04 15:39:06 +0200, , macro avoid compiler warning helper type avoid warning gcc parameter wno unused local typedefs used signed axel heider axelheider gmx.de,,
34,8ecf358ba2be7cc2fef3de64277bf7f9a90fdd18,xel Heider <axelheider@gmx.de>, 2021-06-04 15:33:21 +0200, , macro improve add underscored name improve readability add bracket ensure parameter atom add comment clarifying c99 usage signed axel heider axelheider gmx.de,,
35,a16324a5886011aa6f4d3f9d6a2dacbde6bd8883,xel Heider <axelheider@gmx.de>, 2021-06-04 15:29:11 +0200, , trivial move macro definition signed axel heider axelheider gmx.de,,
36,138e809e7252912899de9f7ab3ac8bd7a85e33f2,xel Heider <axelheider@gmx.de>, 2021-06-04 03:09:49 +0200, , use const qualifier signed axel heider axelheider gmx.de,,
37,5ef7dd32dbad65fd82b0a72d5c99c69d94e2610f,xel Heider <axelheider@gmx.de>, 2021-06-04 03:09:38 +0200, , mention macro parameter explicitly signed axel heider axelheider gmx.de,,
38,abc2f1b0a694317f8e85cac7370ada045f4d210d,xel Heider <axelheider@gmx.de>, 2021-06-11 01:36:50 +0200, , align includes template signed axel heider axelheider gmx.de,,
39,fdb1f74509aa2bd799647a9e8018a67eb6b78f22,xel Heider <axelheider@gmx.de>, 2021-06-11 01:37:23 +0200, , trivial improve code readability signed axel heider axelheider gmx.de,,
40,15d2db1be52b4c8fa1941e490a191ee5ac1eeed2,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-01 09:09:08 +1000, , add discourse link contact signed gerwin klein gerwin.klein,,
41,dce90836e7c15d6ea80d3fab0c82997a87dc8639,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-01 09:04:32 +1000, , make markdown lint happy signed gerwin klein gerwin.klein,,
42,4da101ae24feb2f04b7da9d75be4b54dce807a09,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-01 09:01:42 +1000, , add status badge currently github action replacing bamboo test coming week signed gerwin klein gerwin.klein,,
43,45469d3a9258ee4172cdac6499336213b7cc12d1,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-07-01 08:56:43 +1000, , add cii best practice badge signed gerwin klein gerwin.klein,,
44,89e7d01ade5102c65f1bfbb33899bf176b84f7b5,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-29 15:59:03 +0200, , trivial use proper naming signed axel heider axel.heider hensoldt cyber.de,,
45,3bb899bc5fad20b75839579ca936b30a9cc45fd5,urtis Millar <curtis@curtism.me>, 2021-06-30 11:04:22 +1000, , requires args flag argument mean call requires time args period budget word extra refill badge flag signed curtis millar curtis curtism.me,,
46,8afebb55a0318f68c182b270757bb29e8100f952,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2021-06-30 15:28:52 +1000, , meta add vulnerability disclosure policy 424 add simple vulnerability disclosure policy loosely based disclose.io material owasp vulnerability disclosure cheat sheet signed matthew brecknell matthew brecknell.net,,
47,c6238208bbf0d674bf06daec85d086dca333a04b,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-06-28 08:26:27 +1000, , github run parser push action run verification parser main kernel configuration check code verification subset signed gerwin klein gerwin.klein,,
48,9f90e39550a8d91d25aca607509ec9d2184ea5c9,xel Heider <axelheider@gmx.de>, 2021-06-25 10:00:20 +0200, , trivial fix typo signed axel heider axelheider gmx.de,,
49,613352e8321762f7ccfbf14d7ecd8d18e22b6d3d,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-06 16:56:50 +1000, , always use kpptr_to_paddr kernel address change even architecture use distinct region map kernel elf use kpptr_to_addr translate address kernel region ensures access correctly checked bound used make easier move elf mapping distinct region virtual address space signed curtis millar curtis.millar data61.csiro.au,,
50,3b6a63bb47e03bec5244f5e1f958406f386fd461,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-06 16:36:12 +1000, , consolidate update virt phys translation move virtual physical translation function single common file use updated constant signed curtis millar curtis.millar data61.csiro.au,,
51,d1643774cdefd603f52a194fd6f87dca6872bb53,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-06-21 18:35:58 +1000, , github action lint libsel4 idl file lint everything called sel4 .xml libsel4 signed gerwin klein gerwin.klein,,
52,08d7cb904968acb786f1e4667404294113eba78f,ent McLeod <kent@kry10.com>, 2021-06-21 12:55:52 +1000, , qemu arm virt use status message cmake emit non status level message error significant warning condition build configuration signed kent mcleod kent kry10.com,,
53,7a9cf4de10d20b27a932b4633099e536e9f2e7e2,lackqbit <64214570+blackqbit@users.noreply.github.com>, 2021-06-04 11:29:21 -0400, , update util.h delete define fastcall __attribute__ fastcall duplication,,
54,d1fb5c01a7c50f4a9e5ca57dc48857e17035d8df,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-18 17:16:51 +0200, , use pragma include guard signed axel heider axel.heider hensoldt cyber.de,,
55,106c63e687247166c1f119ee6a5e4c05fc819d8e,ndan Zupancic <Indan.Zupancic@mep-info.com>, 2021-06-11 14:17:58 +0200, , fix gic_dist_map res9 size binary compatible old code padding iroutern signed indan zupancic indan.zupancic mep info.com,,
56,7ac7e74400e30bd9a87023af2073b15f7cc3a280,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-16 18:58:15 +0200, , cmake clarify log message signed axel heider axel.heider hensoldt cyber.de,,
57,c121896068cbdd0d2f4f161170f14e3c22b0221f,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-16 18:44:00 +0200, , cmake enforce std channel according cmake documentation intended file redirection since redirect file basically enforce std channel conflict existing redirection set cmake invoked result message lost signed axel heider axel.heider hensoldt cyber.de,,
58,4f9aeadb8bf42d92b2a46d42bf5efeb2b7b33455,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-06-18 09:31:44 +0200, , trivial fix typo signed axel heider axel.heider hensoldt cyber.de,,
59,95fda2bcc15f8c93c1c4b61fa19bd77fbdab7a22,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-06-17 16:56:46 +1000, , github add github action build manual build pdf reference manual draft mode upload pdf build artifact signed gerwin klein gerwin.klein,,
60,b1ee44f4b7035889dbce4019c1f8a733652c51fe,ernot Heiser <gernot@unsw.edu.au>, 2021-06-17 19:34:56 +1000, , update terminology arm arm signed gernot heiser gernot unsw.edu.au,,
61,d07f028778e9ddf98718e1bf4becc3a4b3f37713,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-06-17 15:44:27 +1000, , manual replace old readme signed gerwin klein gerwin.klein,,
62,b545cec00f95e4f4833515b8ef9d64a9bff590f7,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-06-17 17:56:55 +1000, , manual use modern draft package old draftcopy package seem work newer texlive installation also want pas draft report style switch image signed gerwin klein gerwin.klein,,
63,34f0666806492c0fd552a2aaef73a45bb8cbb113,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-06-17 14:37:42 +1000, , manual apply foundation branding signed gerwin klein gerwin.klein,,
64,32728ecd1fb2c88fd06fe80598a19aac42989d4f,xel Heider <axelheider@gmx.de>, 2021-06-14 03:33:37 +0200, , trivial fix typo signed axel heider axelheider gmx.de,,
65,b5aac26d1045ae2833ea1f8408476859d5c69d2b,xel Heider <axelheider@gmx.de>, 2021-06-16 02:50:23 +0200, , manual update contributor list signed axel heider axelheider gmx.de,,
66,2a06234dec6817c59f69f712a65c65e68a4a96f6,xel Heider <axelheider@gmx.de>, 2021-06-16 02:12:09 +0200, , manual apply sel4 foundation branding also update trademark copyright statement signed axel heider axelheider gmx.de,,
67,eed10507ce62bb4ba5576d1fce79949dcb25494d,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2021-06-10 15:36:28 +1000, , update version file 12.1.0 dev signed damon lee damon.lee data61.csiro.au,,
68,21c1a2ca7a9786d1297e1ff0a132bc57eeb55530,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2021-06-10 15:36:28 +1000, , release 12.1.0 update version update change signed damon lee damon.lee data61.csiro.au,,
69,7b0602c5f724d888ba20c6ee9a61cd87e27c9906,ent McLeod <kent@kry10.com>, 2021-06-10 11:00:41 +1000, , cmake apply setting need saved cache set platform config.cmake signed kent mcleod kent kry10.com,,
70,1d573487c9957e998e4082df854076dec9670632,ndan Zupancic <Indan.Zupancic@mep-info.com>, 2021-05-27 14:44:41 +0200, , arm64 add option ignore serrors default serror interrupt halt kernel serrors may caused e.g writes read device register uncorrectable ecc error option enabled serrors ignored enable option tx2 platform signed indan zupancic indan.zupancic mep info.com,,
71,e1e26c7ef86b8d14ae3a5ad319e9f4981b47db9c,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-05-27 18:39:35 +0200, , cmake cleanup create every platform architecture remove signed axel heider axel.heider hensoldt cyber.de,,
72,9a4d3ae51d9b0a6dd7420035d55f2b8ebd955841,xel Heider <axelheider@gmx.de>, 2021-05-28 16:13:02 +0200, , cmake autoconf remove unused signed axel heider axelheider gmx.de,,
73,3f45ab38df962fdf0f3415483afc26b3318a476a,xel Heider <axelheider@gmx.de>, 2021-05-28 16:13:34 +0200, , use pragma include guard signed axel heider axelheider gmx.de,,
74,db7bb413146f2a302579ff796507c059e25d22b1,amon Lee <Damon.Lee@data61.csiro.au>, 2021-06-02 11:51:19 +1000, , trivial extend __assembler__ preprocessor flag scheduler context flag enum inside assembler related file signed damon lee damon.lee data61.csiro.au,,
75,7dc6dffa0fe8a0dba459276237fa73c4b1ba62e2,en Leslie <benno@brkawy.com>, 2021-06-01 04:01:05 +0000, , add support imx uart add support i.mx low power uart available chipsets i.mx8qxp note preliminary patch advance providing full support i.mx8qxp platform note getchar implemented current platform signed ben leslie benno brkawy.com,,
76,aee84c8cd18c691a32c89e847e59381963ea9e59,en Leslie <benno@brkawy.com>, 2021-06-01 04:16:07 +0000, , set correctly arm platform arm platform code assumes top phys addr exclusive inclusive case platform would good make consistent across platform invasive change simple fix make confir correct arm comprehensive consistency fix applied later time signed ben leslie benno brkawy.com,,
77,027a7c4a25fcfafabe53f575ce7d32029afa8cd0,ent McLeod <kent@kry10.com>, 2021-05-26 13:11:57 +1000, , pc99 remove pt_phdr segment linker script work around issue variant syslinux treat phdr segment distinct pt_load segment reject elf two segment overlapping signed kent mcleod kent kry10.com,,
78,72f323d961b12891e36f92a78c0338dc583f5f87,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2021-02-26 12:15:30 +1100, , arm fix branch hint previous update added disjunct condition outside existing unlikely branch hint commit extends hint full condition signed matthew brecknell data61.csiro.au,,
79,7bb2717e41bde84dae42e0156e9988ee5e1704f1,ick Spinale <nick@nickspinale.com>, 2020-02-27 16:38:11 +0000, , arm hyp read inactive cntv_ctl saved context like sctlr cntv_ctl switched hardware enable disable vcpu must read saved vcpu context vcpu active signed nick spinale nick nickspinale.com,,
80,6477781221d185f4b81ea3b374085ac05b3a73a1,amon Lee <Damon.Lee@data61.csiro.au>, 2021-05-18 15:57:21 +1000, , trivial fix semicolon error missing symbol signed damon lee damon.lee data61.csiro.au,,
81,af82abe2eefb1b12f9ed8ce46ee7339d8b085b92,amon Lee <Damon.Lee@data61.csiro.au>, 2021-05-17 15:58:47 +1000, , ia32 fix linker error capdl printing although function implemented properly stop gap issue prevent linker raising problem missing reference various platform specific capdl printing function signed damon lee damon.lee data61.csiro.au,,
82,baad619db316b2085944a5bddd9096d7452b9599,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-05-14 15:46:35 +1000, , risc fix register bug aditional parameter dtb added init_kernel function call elfloader corresponding _start entry kernel never updated signed oliver scott oliver.scott data61.csiro.au,,
83,2f358738850502e7a3d94d1641f7157eada8dc2a,urtis Millar <curtis.millar@data61.csiro.au>, 2021-05-13 15:40:46 +1000, , add debug assert check scheduling correct scheduler correctly schedule timestamp exceeds release beyond point may subject overflow system still allow great many year timestamp start system boot system currently start random initial timestamp begin timestamp prvents correct budgeting assert help catch case scheduling becomes invalid due timestamp exceeding give bound signed curtis millar curtis.millar data61.csiro.au,,
84,dd693a924ce6d8e160b9b1861902b7f5f9ca6502,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-29 16:34:52 +1000, , refactor loop easier verification refactor remove access global state loop making verification easier signed curtis millar curtis.millar data61.csiro.au,,
85,a2ec92a2fbf36926d831c59d0b8dc62c24aebd1d,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-08 15:37:09 +1000, , remove loop ensure head refill overlapping implementation currently never produce case head might overlap subsequent refill always effectively prepends merging refill head rather appending signed curtis millar curtis.millar data61.csiro.au,,
86,dc959bad4d6dc9956e19a5aff25d9f7bf2958162,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-08 14:11:13 +1000, , default max_budget_us allow system uptime proof currently guarantee system scheduler correct current time int64_max max_period tick max_period configured almost int64_max would imply system scheduler never correct ensure get large duration system correct take 8th total representable time max_period ensuring max_period still half representable time system 1mhz scheduling clock produce valid execution time order year signed curtis millar curtis.millar data61.csiro.au,,
87,263a2b95bb4adec4dda0faa74dbfd979edc8de2f,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-07 12:05:33 +1000, , account overrun integer overflow introduces overrun handling bound charging budget never calculate refill start using integer overflow signed curtis millar curtis.millar data61.csiro.au,,
88,e2ca0b6119d62c97199f40884add957c0fad6a81,ent McLeod <kent@kry10.com>, 2021-04-14 15:10:51 +1000, , remove refill_full check checkbudget refill still charged refill list full mean require sufficient capacity continue timeslice signed kent mcleod kent kry10.com signed curtis millar curtis.millar data61.csiro.au,,
89,4b519e8ccbe8dfe466368409dfdb42c68e593c8e,urtis Millar <curtis.millar@data61.csiro.au>, 2020-11-30 11:19:02 +1100, , expand comment describing preemtion case task preempted head refill partially charged later resumed charged new charge added refill created preemption resulting single new refill created activation signed curtis millar curtis.millar data61.csiro.au,,
90,b7fbaae030c480b515206f494785bcab699f92ea,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-24 14:15:33 +1000, , refill disjoint guarantee refill disjoint care ordering disjointness round robin signed curtis millar curtis.millar data61.csiro.au,,
91,c5c4eae1f51a390f7fc2139f8cb32df63e271e6a,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-24 16:24:49 +1000, , use single function charge budget replaces single function chanrges provided usage update refill signed curtis millar curtis.millar data61.csiro.au,,
92,21b51e612b73f5fed3d276662c36168999b828e0,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-24 15:56:22 +1000, , schedule_used merge case need guarantee head refill min_budget allow refill size still merge overlapping refill delay tail refill refill available signed curtis millar curtis.millar data61.csiro.au,,
93,852b1e5007947b03dd7e180ce57548f9d227850b,xel Heider <axelheider@gmx.de>, 2021-05-14 02:04:06 +0200, , check start end last region also signed axel heider axelheider gmx.de,,
94,e1fdbb80315882a1320f2ac106d8199288bd892f,xel Heider <axelheider@gmx.de>, 2021-05-14 03:22:56 +0200, , add missing linebreak printf signed axel heider axelheider gmx.de,,
95,5b1809c1d2da36af9512380ac2aa3ab576b6572f,xel Heider <axelheider@gmx.de>, 2021-05-14 01:51:47 +0200, , add missing attribute boot_code signed axel heider axelheider gmx.de,,
96,e6bb19003475a7796510883ee45f37f729b89780,xel Heider <axelheider@gmx.de>, 2021-05-14 01:50:29 +0200, , align location boot_bss section attribute signed axel heider axelheider gmx.de,,
97,2ff49e9bd8fa59dacc466d300e938536f3691b53,xel Heider <axelheider@gmx.de>, 2021-05-14 01:48:14 +0200, , fix typo grammar comment signed axel heider axelheider gmx.de,,
98,d49ab2dddeacd3c088a28935b5f7e6f9593ebce8,listair Francis <alistair.francis@wdc.com>, 2021-04-27 08:13:16 +1000, , gcc.make add support riscv64 elf toolchain signed alistair francis wdc.com,,
99,2da1b3f74a35f7feb783b8a8e6e696dc7bb822be,xel Heider <axelheider@gmx.de>, 2021-04-29 00:24:10 +0200, , state conditional compilation block end signed axel heider axelheider gmx.de,,
100,c1626087390e81b85839af90f67d690875a3df35,xel Heider <axelheider@gmx.de>, 2021-04-04 01:50:17 +0200, , debug use sel4_prix_word signed axel heider axelheider gmx.de,,
101,0117aafab928ecd8c316671f9cff263ea6813091,xel Heider <axelheider@gmx.de>, 2021-04-04 01:50:01 +0200, , support priu64 sel4_priu_word kernel signed axel heider axelheider gmx.de,,
102,4608941f3841bda2e935d3c30b6b0b8505e9063f,xel Heider <axelheider@gmx.de>, 2021-04-04 00:08:32 +0200, , debug restructure kernel console handling remove uart handling detail top level handling implement printf architecture handling must define debug channel implemented special handling required allows separating uart sbi debug output handling signed axel heider axelheider gmx.de,,
103,753131af20130852086b572bca854dc8b19f3592,xel Heider <axelheider@gmx.de>, 2021-04-03 22:26:15 +0200, , debug pas buffer printf output channel signed axel heider axelheider gmx.de,,
104,dbe04b117cdcd0b1350e4fe65bd25545d5363150,xel Heider <axelheider@gmx.de>, 2021-04-13 08:19:05 +0200, , debug cleanup printing api implementation signed axel heider axelheider gmx.de,,
105,f6cbca90144a6f9c7f61c856e01bf9f3726bc33a,xel Heider <axelheider@gmx.de>, 2021-04-03 22:24:40 +0200, , debug fix null output wrapper handling seems kernel code padding feature printf format string null pointer dereferencing case never observed anywhere practically furthermore code part formal verification step also could catch signed axel heider axelheider gmx.de,,
106,12027cec76e92c62961691efd9d744b4c32973bd,xel Heider <axelheider@gmx.de>, 2021-04-03 18:53:03 +0200, , debug fix ksnprintf corner case handling signed axel heider axelheider gmx.de,,
107,a58eb4b6d0d96ccc6d6d3716f806a56d283dbda6,xel Heider <axelheider@gmx.de>, 2021-04-03 17:22:27 +0200, , debug reduce printf stack usage signed axel heider axelheider gmx.de,,
108,b830fc22130c8fa9d611238c6f50d3f51710eeea,xel Heider <axelheider@gmx.de>, 2021-04-03 17:13:39 +0200, , debug use sizeof function signed axel heider axelheider gmx.de,,
109,b75ded657ca8bbf48494fc32a29933ae1e117600,xel Heider <axelheider@gmx.de>, 2021-03-18 04:34:58 +0100, , define generic debug_capdl function replace capdl generic debug_capdl architecture supposed provide implementation print error signed axel heider axelheider gmx.de,,
110,5f58ac7429ee041a3cddb5470bcf7b41aa638163,ent McLeod <kent@kry10.com>, 2021-02-17 14:38:36 +1100, , x86_64 optimize boot image size elf file look large section filled zero fixup definition minimize also write pc99 linker script maintain alignment file offset address mapping signed kent mcleod kent kry10.com,,
111,176baac003c915bfae22ed312e22e36bc7273a64,ent McLeod <kent@kry10.com>, 2021-02-17 14:28:36 +1100, , use boot_bss instead boot_data possible variable initial data boot_bss take space elf file signed kent mcleod kent kry10.com,,
112,41497c6e60eda3eb7dbc38baf3d9677a1132c624,erwin Klein <gerwin.klein@proofcraft.systems>, 2021-05-04 16:23:50 +1000, , add preprocess check signed gerwin klein gerwin.klein,,
113,00d6f4dfb2ba552877c10060dd98c4dba02d3090,urtis Millar <curtis.millar@data61.csiro.au>, 2021-05-05 10:54:43 +1000, , fix derefrence scheduling context fix issue scheduling context dereferenced removed associated tcb signed curtis millar curtis.millar data61.csiro.au,,
114,455e5e10865a4a5bd2162dc45af1d7b89a49272b,orey Lewis <Corey.Lewis@data61.csiro.au>, 2021-04-30 16:45:14 +1000, , refactor thread cap case finalisecap new check technically redundant consistent called elsewhere eas verification signed corey lewis corey.lewis data61.csiro.au,,
115,e7eb2ae33e3790ed3dafa512643d640600e4ea3f,orey Lewis <Corey.Lewis@data61.csiro.au>, 2021-04-30 16:43:51 +1000, , refactor reply_pop signed corey lewis corey.lewis data61.csiro.au,,
116,72cdedc8d222cd28f1b69c9062a87232d99e2799,orey Lewis <Corey.Lewis@data61.csiro.au>, 2020-10-16 15:29:13 +1100, , refactor reply_pop make structure reply_remove easier verify signed corey lewis corey.lewis data61.csiro.au,,
117,dfbbac6ddc5c95d519a90c3a70bef722175a5b85,orey Lewis <Corey.Lewis@data61.csiro.au>, 2020-09-29 16:30:37 +1000, , refactor reply_remove control flow much easier verify signed corey lewis corey.lewis data61.csiro.au,,
118,3f6bd97fec58e2629217dd5633703b2c960ee0f7,orey Lewis <Corey.Lewis@data61.csiro.au>, 2020-09-29 16:19:44 +1000, , reorder thread cap case finalisecap make verification function easier signed corey lewis corey.lewis data61.csiro.au,,
119,d5133b8607ebf3995330885dcc961f4e35aefc49,orey Lewis <Corey.Lewis@data61.csiro.au>, 2020-10-16 15:50:14 +1100, , cancel ipc finalising reply cap deleting reply object linked thread unusual behaviour clear expected behaviour previously finalisecap called replyunlink set thread inactive leaving endpoint queue break invariant calling cancelipc least guarantee system end consistent state signed corey lewis corey.lewis data61.csiro.au,,
120,bbd3f5ab17d712e8e9b124e77d2b5f83fd71f2a4,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-29 14:03:57 +1000, , clear ksconsumed charging revoked revoke operation clear current continue operation past subsequent preemption point presumably sufficient budget iteration last could charged last iteration simply setting consumed time point would charged equivalent charging time priori cleared including accounting overrun signed curtis millar curtis.millar data61.csiro.au,,
121,9663e1e6f5552b8b6eb3cb929e68465b26b79643,ent McLeod <kent@kry10.com>, 2021-04-21 17:45:37 +1000, , call updatetimestamp preemptionpoint call updatetimestamp unconditionally whenever exceeds preemption level necessary future call checkbudget chargebudget occur correct time consumed signed kent mcleod kent kry10.com,,
122,fa4f1baeb7184ecb74faf19d7e6912b9376d4539,ent McLeod <kent@kry10.com>, 2021-04-21 17:40:08 +1000, , update ksdomaintime updatetimestamp ksdomaintime reach current domain expires next domain switched change performs domain time accounting one place updatetimestamp avoids situation ksconsumed reset without also updating ksdomaintime chargebudget calling domain expires ensures new thread chosen scheduler domain advanced remaining ksconsumed charged outgoing scheduling context switched away signed kent mcleod kent kry10.com,,
123,8373f0a0a6275bb3c0e3c9f04790ac89722cca3b,urtis Millar <curtis@curtism.me>, 2020-11-06 08:48:45 +1100, , defer charging budget preempted invocation rather charge consumed time current thread point exhausted long running syscall check whether checkbudget would fail raise exception would always charge rather avoid double charging done easier add exhaustion case abstract spec manner without also adding change current signed curtis millar curtis curtism.me,,
124,0647a84c327859ffad10ac29df2e188efa39824b,urtis Millar <curtis.millar@data61.csiro.au>, 2020-10-16 15:12:54 +1100, , assume active preemption preemption point current may revoked cleared would thus longer configured case woudl invalid perform checkbudget treat preemption charge budget signed curtis millar curtis.millar data61.csiro.au,,
125,63cb435f8d7b75bd57a5d2e80e203d7816065fc4,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-29 14:24:45 +1000, , trivial negate flipped assertion signed curtis millar curtis.millar data61.csiro.au,,
126,fba2c8451cff8e095e8d02f9ba266c1248ca0881,urtis Millar <curtis.millar@data61.csiro.au>, 2021-01-18 14:08:57 +1100, , current thread must yield multiple thread must ensure current thread already yielding another thread make yieldto invocation never happen always cancel yieldto returning user level however prove invariant time signed curtis millar curtis.millar data61.csiro.au,,
127,6a9e860e4e47559aecfd5640e6182bd0985e2551,urtis Millar <curtis@curtism.me>, 2020-11-05 12:23:01 +1100, , unbind extant donated ntfn determining whether donated notification returned must ensure try return null notification bound could occur passive server performs nbsendwait nbsendrecv notification receive phase receiver returned send phase notification bound signed curtis millar curtis.millar data61.csiro.au,,
128,783ed9a559378651b8b711bd17566673cf898917,ichael McInerney <Michael.McInerney@data61.csiro.au>, 2021-01-22 16:05:14 +1100, , move maybereturnsc end receivesignal change behavior function way make order operation similar locaitons code manner eas verification signed michael mcinerney data61.csiro.au signed curtis millar curtis.millar data61.csiro.au,,
129,f0e8f4cf0f64cdfde5a241b561853e20773506c9,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-29 11:49:02 +1000, , trivial remove executable permission signed curtis millar curtis.millar data61.csiro.au,,
130,295a5b2818ea97b5ef34be2b9147b14989152e25,urtis Millar <curtis.millar@data61.csiro.au>, 2021-02-02 10:01:21 +1100, , rename max_budget max_period variable bound period budget period bound budget name variable would appropriately named max_period signed curtis millar curtis.millar data61.csiro.au,,
131,f2c96c3246ebbc1cb29b48471e12e86a0b22891c,en Leslie <benno@brkawy.com>, 2021-04-19 04:36:09 +0000, , correctly invalidate cache aarch64 smp see http browse selfour 2830 detail smp configuration ialluis instruction must used ensure cache core invalidated signed ben leslie benno brkawy.com,,
132,d486a16961882fc86c19bab149f016bae2f86e42,xel Heider <axelheider@gmx.de>, 2021-04-04 01:12:50 +0200, , allow specific printf formatting sel4_word signed axel heider axelheider gmx.de,,
133,c64867ebdff00c4c2fd3145560457269483a5cd4,en Leslie <benno@brkawy.com>, 2021-04-19 05:22:03 +0000,346, fix arm64 vcpu interrupt interaction see http github.com sel4 sel4 issue 346 detail vppievent vgicmaintenance handling updated first check current thread budget doe budget interrupt ignored interrupt level triggered effectively delay interrupt check budget based determining current thread enqueued occurs current thread budget check expired signed ben leslie benno brkawy.com,,
134,5fd9619fb589e672fd968e57ceb8a10f548dc98a,urtis Millar <curtis.millar@data61.csiro.au>, 2020-11-30 14:08:21 +1100, , add explicit check unblock current current version proof doe track whether current bound current thread thread proof state short term workaround add explicit check kernel guarantee treat current unblocked rather relying static knowledge occur proof updated future check introduced removed signed curtis millar curtis.millar data61.csiro.au,,
135,afbea157103223f3fae3eab97362d9c2d4053908,urtis Millar <curtis.millar@data61.csiro.au>, 2020-03-10 15:10:35 +1100, , add sporadic flag add flag parameter enable configuration sporadic also allows flag added future needed without breaking api allows user configure either constrained sporadic task accumulated time delayed task become runnable implementing sporadic server algorithm whenever task becomes current executing task implementing sliding window constraint constant bandwidth server used prevent non realtime task exceeding bandwidth circumstance even committed configuration whilst also allowing work conserving task configured system implement sporadic server need ensure suspension task used mechanism amplify budget task granting task access effectively multiple period worth replenishment within single period align implementation model sporadic server must delay available time release task within sel4 release would time change associated running runningvm restart thread one occur bound new thread state thread change state non running state critically replenishment delayed point becomes current case prior commit effect enforcing continuous constant bandwidth restriction incompatible standard scheduling logic accounting requires inserting new call whenever sporadic unblocked removing call said scheduled signed curtis millar curtis.millar data61.csiro.au,,
136,9f0381c2c2060a02f905f8094fcb661b7e7607d7,ent McLeod <kent@kry10.com>, 2021-03-03 16:24:16 +1100, , sporadic remove call called whenever switched call would effect already running would already called already running would called next switched would override previous call signed kent mcleod kent kry10.com,,
137,5b2a9250e3cdfd5caff59ee0dd380e674766102e,en Leslie <benno@brkawy.com>, 2020-09-28 14:49:57 +0000,262, fix refill_order assertion smp refill_order assertion applicable scheduling context round robin assertion changed refill_order asserted scheduling context round robin scheduling context performing rtime attribute updated existing time smplifies compared existing code another option could set zero however brreaks invariant relied verification see http github.com sel4 sel4 issue 262 signed ben leslie benno brkawy.com,,
138,2326dc7b96b9c783ee2eb40dcb8301c93e5f6369,urtis Millar <curtis.millar@data61.csiro.au>, 2020-12-08 16:22:09 +1100, , removed donator release queue one thread reply behalf thread donated thread release queue thread must removed release queue returned signed curtis millar curtis.millar data61.csiro.au,,
139,683adc262314c6d2ce6bd9c307f98a9b3267c1db,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-04-08 13:23:44 +1000, , risc reorganise traps.s move syscall fastpath check interrupt exception exception interpreted null syscalls remove duplication return address signed oliver scott oliver.scott data61.csiro.au,,
140,c8cd7d50160fbc44536453f507c23b4518ed8897,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-04-06 16:04:12 +1000, , risc add config_fastpath define signed oliver scott oliver.scott data61.csiro.au,,
141,1c772141765b50a97b0862ce5c222745a245a8f7,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-04-01 15:40:59 +1100, , risc add track kernel entry debug info signed oliver scott oliver.scott data61.csiro.au,,
142,6ebb4b20fe84a8f855eab32b93b335b58764994c,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-03-30 15:59:20 +1100, , fastpath risc fastpath improvement inline fastpath function call traps.s signed oliver scott oliver.scott data61.csiro.au,,
143,e4256d48fa159d2ddffac8f4686db530c24a35f6,xel Heider <axelheider@gmx.de>, 2021-03-13 22:35:04 +0100, , libsel4 unify sel4 type definition signed axel heider axelheider gmx.de,,
144,7afebd31ee5339559e3e2ea2a232eb80cdf9a693,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-09 10:12:48 +1000, , fix conversion tick aarch64 actually divide khz frequency platform clock doe integer mhz frequency aarch64 signed curtis millar curtis.millar data61.csiro.au,,
145,7749b33589711541963d960a5d011fee721b490e,urtis Millar <curtis.millar@data61.csiro.au>, 2021-04-06 11:24:45 +1000, , assume timer precision passed function always passed timer_precision argument set global varaible signed curtis millar curtis.millar data61.csiro.au,,
146,005f8bb384cf0d437421cedf08cb073045bc860a,urtis Millar <curtis.millar@data61.csiro.au>, 2021-02-02 10:15:24 +1100, , move null check start schedcontext decode make easier avoid undefined behaviour proof signed curtis millar curtis.millar data61.csiro.au,,
147,7da7f5d08368f7f77979818cfba4788349083ebd,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-04-06 02:49:56 +0200, , nitrogen6sx align name define name signed axel heider axel.heider hensoldt cyber.de,,
148,40fc2bba4368694d44ef9840c8d3f696d6bf72d9,xel Heider <axelheider@gmx.de>, 2020-09-29 04:27:37 +0200, , zynqmp ultra96 make build work define use signed oliver scott oliver.scott data61.csiro.au,,
149,6b12a7d16cab262ccdf070a09b7217d4de3c5a0c,urtis Millar <curtis@curtism.me>, 2020-10-20 19:31:08 +1100, , check config timer_precision variable name need check name variable defined value variable name defined determining whether set default value signed curtis millar curtis.millar data61.csiro.au,,
150,a81a5618f245ce93f6ec8e2b52e1a03215ef9391,urtis Millar <curtis@curtism.me>, 2020-10-20 19:30:54 +1100, , trivial add timer_precision odroidc2 signed curtis millar curtis.millar data61.csiro.au,,
151,1db081075bc74fdb7cb20f8960556aa4708022d9,urtis Millar <curtis.millar@data61.csiro.au>, 2020-10-07 12:37:21 +1100, , fix time consumed time overflow case must store consumed time rather tick message register overflow case time stored maximum time tick fix convert stored signed curtis millar curtis.millar data61.csiro.au,,
152,7e1047af05a3b4b07e81b6268c549fb4d0621f3c,xel Heider <axelheider@gmx.de>, 2021-03-13 22:03:56 +0100, , libsel4 add printf format specifier pri_sel4_word provides generic way print sel4_word bit bit platform aligned priu64 friend use printf foo pri_sel4_word sel4_word foo signed axel heider axelheider gmx.de,,
153,e7268f92db26165805d9f4db5d8c030e0a1e2655,xel Heider <axelheider@gmx.de>, 2021-03-22 13:16:01 +0100, , libsel4 check constant type signed axel heider axelheider gmx.de,,
154,11c435b80324e1d6ca0538ea85d7615754a7727c,xel Heider <axelheider@gmx.de>, 2021-03-22 17:33:31 +0100, , libsel4 unify definition simple_types.h signed axel heider axelheider gmx.de,,
155,02afe87a5557be0709c24d69c65834f0157f97bb,xel Heider <axelheider@gmx.de>, 2021-03-22 13:13:13 +0100, , libsel4 use _static_assert available signed axel heider axelheider gmx.de,,
156,c3a2a87e425d480eee9cfb545987030bda2df10a,xel Heider <axelheider@gmx.de>, 2021-03-15 23:11:00 +0100, , libsel4 cleanup macros.h signed axel heider axelheider gmx.de,,
157,e86364c975d7147d3d1fe0b0659cd95cd1ad0218,xel Heider <axelheider@gmx.de>, 2021-03-15 23:09:41 +0100, , libsel4 add missing macros.h include signed axel heider axelheider gmx.de,,
158,ffa5c7466620004a4c0057f5762510aa4fdba287,xel Heider <axelheider@gmx.de>, 2021-03-15 23:32:17 +0100, , libsel4 remove have_autoconf today file autoconf.h created cmake build system thus have_autoconf always defined time get rid legacy removing check have_autoconf set signed axel heider axelheider gmx.de,,
159,73bde900b1c7226d87bea9893f8fccf4c23db065,xel Heider <axelheider@gmx.de>, 2021-03-15 23:31:19 +0100, , trivial remove empty line signed axel heider axelheider gmx.de,,
160,971715e3da92726942547b1541b642639a093196,immy Brush <24806352+canarysnort01@users.noreply.github.com>, 2021-03-31 22:49:36 +0000, , manual document initial thread smmu cap 282 signed jimmy brush code jimmah.com,,
161,d486bc0b5a9bc5e05f195220959497acc0fedba1,xel Heider <axel.heider@hensoldt-cyber.de>, 2021-02-22 19:26:55 +0100, , add i.mx6 nitrogen6_solox board signed axel heider axel.heider hensoldt cyber.de,,
162,14f2ed76508f46553599a1b09976858286c22d2c,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2021-03-30 13:17:16 +1100, , riscv fix clz ctz riscv32 build 325 previous commit 9ec5df5f provide efficient clz count leading zero ctz count trailing zero removed __clzsi2 __ctzsi2 symbol due type library function expected gcc intrinsics 9ec5df5f broke riscv32 build commit corrects __clzsi2 __ctzsi2 reinstated correct type type __clzdi2 __ctzdi2 corrected __clzti2 __ctzti2 removed since sel4 contains compiler intrinsics would require clzl ctzl dispatch appropriate library function based size unsigned long configuration option updated ensure library function included kernel binary needed signed matthew brecknell data61.csiro.au,,
163,2ac418538149f054a57984bff8635fdb237c2669,hris Guikema <chris.guikema@dornerworks.com>, 2020-10-22 12:09:35 -0400, , zynqmp update ethernet interrupt overlay linux driver use duplicate interrupt device tree however sel4 driver duplicate interrupt cause issue using template camkes application commit add overlay overwrites duplicate ethernet interrupt signed chris guikema chris.guikema dornerworks.com,,
164,f9ff12c0bc4debb7159bf8708ce810be3ecdce5f,ent McLeod <kent@kry10.com>, 2021-02-17 15:48:21 +1100, , pc99 add config option option allows static definition tsc frequency allows kernel use known value platform provide access appropriate msr reading startup config set kernel try estimate tsc frequency running pit 200ms startup signed kent mcleod kent kry10.com,,
165,d28752f5fa32f5dd13b28e96228156acbef46950,xel Heider <axelheider@gmx.de>, 2021-03-09 01:07:49 +0100, , cmake remove redundancy signed axel heider axelheider gmx.de,,
166,45142a0cbd2a58a3540022d614aaccd02c5fe270,xel Heider <axelheider@gmx.de>, 2021-03-09 01:07:01 +0100, , cmake merge call signed axel heider axelheider gmx.de,,
167,e0e45a5a8057494905bbe4800b3ab4a244084b75,xel Heider <axelheider@gmx.de>, 2021-03-09 01:08:59 +0100, , trivial style signed axel heider axelheider gmx.de,,
168,fe12720d3c8115bce5a890d1f6f9f1cde78961e0,xel Heider <axelheider@gmx.de>, 2021-03-16 02:39:49 +0100, , riscv print kernel message arm align boot output risc arm signed axel heider axelheider gmx.de,,
169,d1ffbe0ad660bbeaacc7ad6d3b56a6827b86afb7,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-09-03 14:39:06 +1000, , riscv use uint8_t register_t register_t need able index tcb user context array entry therefore uint8_t sufficient using smallest possible type register_t help binary verification shrink static read data turn reduces complexity binary verification proof search signed matthew brecknell data61.csiro.au,,
170,13e45fe7aaefbc6233f1edead32eb29f12340a5c,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-09-03 14:35:57 +1000, , riscv use word_t sbi operation register_t type intended used index user context various sbi operation risc kernel used register content commit change use word_t register content signed matthew brecknell data61.csiro.au,,
171,9ec5df5fa89c6dda54da6356f72bbc6346ddf1ac,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-08-03 23:22:02 +1000, , riscv efficient clz ctz risc platform provide machine instruction count leading trailing zero commit includes efficient library function verification expose body function proof kernel config option clz_builtin ctz_builtin allow selection whether compiler builtin function used supported platform builtin compiles inline assembly default option platform except risc signed matthew brecknell data61.csiro.au,,
172,2a0e5a2a1fbbb6706e79cf12d0efd7f1004b3389,ukas Graber <lukas.graber@hensoldt-cyber.com>, 2020-12-03 08:20:43 +0100, , bring raspberry rpi4 support signed lukas graber lukas.graber hensoldt cyber.de,,
173,c13f2413e9b5ad06db2b106a53ffdb6e5dc89cf1,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-06-13 17:59:47 +1000, , riscv remove dont_translate read_sip binary verification tool perform inlining specification simulate inlining performed binary mean dont_translate inline incompatible since binary verification tool require specification function inlined binary dont_translate annotation added modifies annotation proof refines abstract specification proof updated annotation longer needed reverts signed matthew brecknell data61.csiro.au,,
174,4520503c8ad80210f321f211f908b81c3d8f01dd,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-05-12 17:21:03 +1000, , remove slot_range_t risc calling convention specifies function take argument value binary function take argument reference value larger pointer word binary verification avoid implementing aspect risc calling convention eliminating function argument function inlined commit remove slot_range_t structure altogether small number function previously used type unpack structure three separate argument even though primarily concerned risc remove slot_range_t argument across architecture signed matthew brecknell data61.csiro.au,,
175,b2ad98214d8fbf1d27f0aa797a293bf6aefdf477,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-05-12 17:20:42 +1000, , avoid passing extra_caps_t value risc calling convention specifies function take argument value binary function take argument reference value larger pointer word binary verification avoid implementing aspect risc calling convention eliminating function argument function inlined commit remove extra_caps_t function argument primarily concern invocation decode function since already store extra cap global essentially amount eliminating many redundant structure copy operation execution path involving ipc extra cap lookup may happen twice first invocation decode cap transfer performance phase ipc operation two phase entirely distinct interference use common global variable even though primarily concerned risc remove extra_caps_t argument across architecture signed matthew brecknell data61.csiro.au,,
176,7571abe2e2bb57eb7714d56470ae634a538af6c0,ick Spinale <nick@nickspinale.com>, 2021-03-17 03:56:30 +0000, , manual correct description cnode addressing cpointer addressing cnode accompanied depth limit manual describes depth limit length big endian prefix cpointer whereas specification implementation treat depth limit length big endian suffix commit corrects manual match specification signed nick spinale nick nickspinale.com,,
177,d6b83163b55c20ad146620fe82e261221d321316,listair Francis <alistair.francis@wdc.com>, 2020-12-18 11:26:44 -0800, , plat specify variable signed alistair francis wdc.com,,
178,0972c4e9a9c5075a003595ccea86e325ae9c64d9,listair Francis <alistair.francis@wdc.com>, 2020-10-23 15:02:49 -0700, , risc replace mention bbl opensbi signed alistair francis wdc.com,,
179,4bd4bbac13afc2c929a080085351f959ca1a0356,ent McLeod <kent@kry10.com>, 2021-02-09 16:29:12 +1100, , remove have_autoconf guard sel4 config.h option legacy autoconf.h always present include path cause incorrect configuration option signed kent mcleod kent kry10.com,,
180,0a6e04769e9bb7914df18ec252c0e45b0e3a50e0,xel Heider <axelheider@gmx.de>, 2020-11-11 19:18:47 +0100, , autoconf use pragma include guard signed axel heider axelheider gmx.de,,
181,05222c22883800bd967b2c1d061248ce6350b963,amon Lee <Damon.Lee@data61.csiro.au>, 2021-03-05 11:15:16 +1100, , exynos5 update device definition max irq devicetree definition slightly outdated commit update definition signed damon lee damon.lee data61.csiro.au,,
182,edf5c089db73c6429cb9675b7531d3af442664a7,xel Heider <axelheider@gmx.de>, 2020-09-23 02:16:50 +0200, , cmake add missing signed axel heider axelheider gmx.de,,
183,a5c2d51386f762466e701b1ba1c1f19451b1cfdb,xel Heider <axelheider@gmx.de>, 2020-11-11 18:45:16 +0100, , cmake add include guard auto generated file signed axel heider axelheider gmx.de,,
184,d36ec062a0b732064c8c65253c8d789f8543d2e3,xel Heider <axelheider@gmx.de>, 2021-03-01 23:55:20 +0100, , cmake fix comment usage example signed axel heider axelheider gmx.de,,
185,36ebac4fb4c943db40082a817a09d3bd82891866,xel Heider <axelheider@gmx.de>, 2020-11-11 18:48:08 +0100, , trivial fix typo comment signed axel heider axelheider gmx.de,,
186,800b2444a1280276b4e593ec175dcfbf5ccd73a7,xel Heider <axelheider@gmx.de>, 2021-03-01 23:55:09 +0100, , trivial style formatting signed axel heider axelheider gmx.de,,
187,8df3c4cd0900e9a7da0eb01c6db9473de3e9686d,urtis Millar <curtis.millar@data61.csiro.au>, 2019-11-19 15:58:19 +1100, , prevent binding blocked tcbs ensure tcbs queue either faulted passive schedulable allow arbitrary bound tcbs already queue tcb queue first removed bound additional checking function added check whether configured signed curtis millar curtis.millar data61.csiro.au,,
188,c9538a2b20ebc25f33918a2634da8d065abcf53c,urtis Millar <curtis.millar@data61.csiro.au>, 2019-11-19 15:58:19 +1100, , add function sc_released sc_active released one configured head refill past active checking function check whether configured signed curtis millar curtis.millar data61.csiro.au,,
189,7e798a15ba4c1a8beb94be1b6916c5869a4e9916,urtis Millar <curtis.millar@data61.csiro.au>, 2019-09-05 12:01:03 +1000, , check lower bound tick conversion tick lossy checking minimum budget always guarantee time still greater minimum conversion whilst upper bound time still checked ensure overflow doe occur lower bound check performed conversion ensure lower bound subverted lossy conversion signed curtis millar curtis.millar data61.csiro.au,,
190,20cc43b11e43e08be11d5c3264fbf82a74dd36d2,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-24 16:44:41 +1000, , successful always produce active configured refill signed curtis millar curtis.millar data61.csiro.au,,
191,212b4a97e591c2da4a8c1638b089a1ab2183774b,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-24 16:43:46 +1000, , always use refill_new round robin creating round robin thread make attempt preserve bandwidth signed curtis millar curtis.millar data61.csiro.au,,
192,3153e9923706eba4ac198e5604699e6609a36592,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-24 16:03:28 +1000, , fix refill overlap check change refill overlapping check function access non existent refill change name reflect generic usage signed curtis millar curtis.millar data61.csiro.au,,
193,fd7a848b59b55a7865439028879c61dc803fc471,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-02-02 15:26:55 +1100, , zynqmp add zynqmp arm generic timer appears tickle thus removed dated comment config build signed oliver scott oliver.scott data61.csiro.au,,
194,7f3741764697ca985b38db3532d9e9e69f623bf5,liver Scott <Oliver.Scott@data61.csiro.au>, 2021-02-02 13:18:45 +1100, , ia32 remove redundant deference ia32,,
195,e62bd5b31d1799a89db074bd9a4e9aa87dd44293,xel Heider <axelheider@gmx.de>, 2021-02-01 18:45:22 +0100, , cmake remove deprecated variable signed axel heider axelheider gmx.de,,
196,f46df2ad6d2c5d0a2b0fe2d09a2d4f282f7d52cf,xel Heider <axelheider@gmx.de>, 2021-02-01 18:44:20 +0100, , cmake remove unused macro signed axel heider axelheider gmx.de,,
197,651fb6501736ab37845f01f3a27c0e70a9fde5b1,xel Heider <axelheider@gmx.de>, 2020-11-01 16:45:02 +0100, , cmake inline set_kernel_32 set_kernel_64 signed axel heider axelheider gmx.de,,
198,b5e48eb787bbd185acea10777c64b086f5baa06e,erwin Klein <gerwin.klein@data61.csiro.au>, 2021-01-24 18:36:07 +1100, , bitfield_gen prep isabelle2021 isabelle2021 sometimes get mask_simps commit make optional also remove duplicate simp rule warning signed gerwin klein gerwin.klein data61.csiro.au,,
199,2d9881065b5ed12f93a7246e6d85e485420c0f71,amon Lee <Damon.Lee@data61.csiro.au>, 2021-01-22 14:38:55 +1100, , zynqmp remove duplicate interrupt entry duplicate interrupt device devicetree commit remove duplicate interrupt entry avoid error tool camkes etc signed damon lee damon.lee data61.csiro.au,,
200,f5f138b0c920068e0124e5b3a749fe2e6b0913db,amon Lee <Damon.Lee@data61.csiro.au>, 2021-01-19 12:18:00 +1100, , trivial fix preprocessor guard comment typo signed damon lee damon.lee data61.csiro.au,,
201,93ab2543d9d8a84d1d5a66c4f8883bcbac35c009,urtis Millar <curtis.millar@data61.csiro.au>, 2020-12-11 10:28:13 +1100, , arm generalise vcpu field saved inactive different configuration save different set vcpu register current vcpu active generalises handling case defines regisers managed fashion fix regression introduced signed curtis millar curtis.millar data61.csiro.au,,
202,c381c7e14c1a1c1987c9f3e4d87af82ae3b9a54e,en Leslie <benno@brkawy.com>, 2020-12-07 04:27:45 +0000, , correctly invalidate vipt cache hyp mode cpu core use vipt cache explicitly configured part kernel config case kernel configured vipt cache hypervisor mode cache invalidate range implemented using full cache flush required practical way kernel invalidate specific range signed ben leslie benno brkawy.com,,
203,e798f0e7b019fd480b31d84f12fb50fa28f9b57f,ent McLeod <kent@kry10.com>, 2020-12-04 13:43:48 +1100, , libsel4 remove weak def symbol definition lead additional thread local storage allocation object file includes header file final executable linked weak symbol reference replaced global symbol declared libsel4 sel4_bootinfo.c net result unnecessarily large thread local storage required thread signed kent mcleod kent kry10.com,,
204,454dfd897fb9b3470b42bae2290c91fb5ed5da39,en Leslie <benno@brkawy.com>, 2020-12-04 20:39:56 +0000, , handle read write vcpu cpacr register correctly cpacr register directly read written hardware unless vcpu currently active cpacr effectively managed kernel non vcpu tcbs writing directly cause problem instead write read shadow written hardware register context switch note logic reading writing cpacr register context switch already implemented vcpu_disable vcpu_enable function making direct read write consistent existing implementation see selfour 2821 signed ben leslie benno brkawy.com,,
205,5b611a0d03fc7fc5ef52bf535e2b03f1f59f0e80,en Leslie <benno@brkawy.com>, 2020-12-07 03:51:02 +0000, , add basic build support a35 core a35 core available recent armv8 socs nxp i.mx8x family change enables building a35 however platform currently target a35 enabler future platform support addition signed ben leslie benno brkawy.com,,
206,b94d70adfc79896a6c32b8d8410db8ab486124dd,tefan O'Rear <sorear2@gmail.com>, 2020-07-26 13:30:09 -0400, , outline object physical function function cap type statically known correct branch could used directly compiler doe know inlines cause large number access bitfields unrelated cap type function manipulate cap moving line make result changing cap bitfields noisy signed stefan rear sorear fastmail.com,,
207,7a6c4b3802b3a89d7feb3514ede882a8be8d59b4,en Leslie <benno@brkawy.com>, 2020-10-01 00:45:24 +0000, , fix el2 running el2 physical counter register cntpct_el0 cntvct_el0 signed ben leslie benno brkawy.com,,
208,0d35551966e787006149ec8a0046c3daeb9fc6dc,urtis Millar <curtis.millar@data61.csiro.au>, 2020-11-19 17:59:31 +1100, , riscv implement benchmark log buffer perform benchmark kernel using log buffer trace kernel behavior signed curtis millar curtis.millar data61.csiro.au,,
209,ab3d8c44cbb32295f1ab96ee95ebd50eec747cb6,urtis Millar <curtis.millar@data61.csiro.au>, 2020-11-19 17:16:41 +1100, , riscv map device large page bit bit add 2nd level page table mapping device using 2mib frame instead 1gib frame boot mapping hardware header generator also fixed correctly report number large frame needed device rather reporting first frame size also specified correctly rather assuming mapping 4kib frame likely fix issue whereby first 4kib frame device reserved remaining region kernel device could mapped user level signed curtis millar curtis.millar data61.csiro.au,,
210,8e57add854c54a01b27124e51df223609cddc650,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-11-29 09:38:06 +1100,285, untyped remove unused line value assigned variable freeref removed line unused see also github issue 285 signed gerwin klein gerwin.klein data61.csiro.au,,
211,ef8b1776dba7c6c977ee72e998a4e17987e5448d,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-11-24 00:36:04 +1100, , arm dont_translate isirqpending gic shortcut dealing inline assembly inside prevent modifies analysis picking every part state future binary correctness analysis need removed instead appeal made inline assembly unable modify heap signed rafal kolanski rafal.kolanski data61.csiro.au,,
212,4af3231938f3699c68dab21b64c319708cd7bef4,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-11-18 19:33:25 +1100, , arm remove binary literal gic code parser used verification doe allow binary literal part c99 standard signed rafal kolanski rafal.kolanski data61.csiro.au,,
213,7d91ce8e8e4aca15635f09d9a8979fea84d46f40,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-11-23 15:57:34 +1100, , arm give away fpu thread delete ownership fpu would updated thread cause fpu exception thread deleted owns fpu ownership need given away proactively avoid memory corruption reported rafal kolanski rafal.kolanski data61.csiro.au signed siwei zhuang siwei.zhuang data61.csiro.au,,
214,d4f59d37b142421f574a213e89592e319b73b0df,xel Heider <axelheider@gmx.de>, 2020-11-23 05:14:07 +0100, , readme.md update link mailinglists signed axel heider axelheider gmx.de,,
215,bad8d7440443343ff9b7e47d4564d64c8d0acdec,tefan O'Rear <sorear@fastmail.com>, 2020-07-31 16:20:37 -0400, , riscv smp add missing include signed stefan rear sorear fastmail.com,,
216,6491327d4573f357acf19897904213f2658e2ca6,urtis Millar <curtis.millar@data61.csiro.au>, 2020-11-19 11:35:07 +1100, , trivial define aarch64 log buffer address signed curtis millar curtis.millar data61.csiro.au,,
217,29859cead4a2ce13ada4ca87ac291863a5078fa8,urtis Millar <curtis.millar@data61.csiro.au>, 2020-11-19 11:34:11 +1100, , fix x86_64 debug log buffer need make sure acctually map log buffer physical address flush translation table accross core mapping log buffer signed curtis millar curtis.millar data61.csiro.au,,
218,3d40487d07aa163b6448b036a0bab066edaf3385,ils Wistoff <git@wistoff.net>, 2020-05-14 18:46:44 +0200, , overlay ariane.dts update license signed nil wistoff nwistoff iis.ee.ethz.ch reviewed siwei zhuang siwei.zhuang data61.csiro.au,,
219,4f35381665d8deddeaa3e21ba7ebc22942c878c7,ils Wistoff <git@wistoff.net>, 2020-05-14 18:40:30 +0200, , ariane update default timer frequency default rtc frequency ariane soc half system clock i.e 25mhz signed nil wistoff nwistoff iis.ee.ethz.ch reviewed siwei zhuang siwei.zhuang data61.csiro.au,,
220,e825d498a56f0a9e15a75d760bb9637a776743c7,ils Wistoff <nwistoff@student.ethz.ch>, 2019-12-19 15:25:09 +0100, , risc plic merge driver merge plic driver ariane hifive signed nil wistoff nwistoff iis.ee.ethz.ch reviewed siwei zhuang siwei.zhuang data61.csiro.au,,
221,cd96ee330ffb9c2929aa28be4bec0293fec1a41f,ils Wistoff <nwistoff@student.ethz.ch>, 2019-12-13 20:00:53 +0100, , ariane update plic dts add plic driver ariane update dts signed nil wistoff nwistoff iis.ee.ethz.ch reviewed siwei zhuang siwei.zhuang data61.csiro.au,,
222,c2b7118fa8e5a2c4fece5bcf9ef880b2fb9e9d02,urtis Millar <curtis@curtism.me>, 2020-11-10 16:27:59 +1100, , trivial fix style signed curtis millar curtis curtism.me,,
223,1ce721b418f13e7430d379461c59b80322fc6daf,urtis Millar <curtis@curtism.me>, 2020-11-10 16:15:43 +1100, , move config header libsel4 make kernel configuration default public known user level generally depend definition outside code testing benchmarking kernel signed curtis millar curtis curtism.me,,
224,ba5245d4e93320d9cb3f532c1cf43c29392f1536,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-18 10:34:34 +1000, , add x86_64 kernel log buffer implement syscall map kernel log buffer debug bencharking defines constant used reference buffer x86_64 kernel log buffer stored page directory used kernel device entry one used kernel device page table signed curtis millar curtis curtism.me,,
225,e4b5099cbc03ee0bc338beb0d6b41aa92dec5109,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-10 10:50:36 +1000, , risc implement benchmark timestamp implement timestamp function used benchmark logging utility signed curtis millar curtis.millar data61.csiro.au signed curtis millar curtis curtism.me,,
226,a00c2c16cfc8549b19dbbfe862a6e66cac9c49fe,urtis Millar <curtis.millar@data61.csiro.au>, 2020-09-18 10:08:45 +1000, , make kernel log buffer derived cmake config remove explicit cmake configuration kernel log buffer replaces define enabled required configuration signed curtis millar curtis curtism.me,,
227,2c6576c80a8198a29dbf4f820c17937a69cad62b,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2020-10-30 22:57:13 +1100, , update version file 12.0.0 dev signed oliver scott oliver.scott data61.csiro.au,,
228,dc83859f6a220c04f272be17406a8d59de9c8fbf,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2020-10-30 22:57:13 +1100, , release 12.0.0 update version update change signed oliver scott oliver.scott data61.csiro.au,,
229,af98be7d81b2427c3360952c7187e1291ff424f3,liver Scott <Oliver.Scott@data61.csiro.au>, 2020-11-03 12:10:06 +1100, , trivial update change file change last release 12.0.0 release signed oliver scott oliver.scott data61.csiro.au,,
230,73b0773d90253d3af43ce9b43547bbb7f5397e41,liver Scott <Oliver.Scott@data61.csiro.au>, 2020-11-06 15:21:25 +1100, , tk1 smmu correction fix tk1 smmu cmake config variable fix platforn_gen tk1 add separate hardware.yml tk1 signed oliver scott oliver.scott data61.csiro.au,,
231,1f82755ef6c04fd9a54e1dabb0f85dc54cc6d21e,ent McLeod <kent@kry10.com>, 2020-11-04 09:50:39 +1100, , boot allocate init bookkeeping structs ndks_boot rootserver rootserver_mem contain non zero init value moved take space elf ndks_boot contains sparse struct 4mib x86_64 change allows x86_64 elf return 200kib signed kent mcleod kent kry10.com,,
232,0101071f70d3eb10af432ffa9594ad445f7e99bb,ent McLeod <kent@kry10.com>, 2020-11-03 10:12:31 +1100, , smmuv2 reserve vspace slot holding count slot top level vspace page table used hold number smmuv2 contextbanks assigned vspace mean reduction available virtual address userlevel slot used holding regular mapping signed kent mcleod kent kry10.com,,
233,6ad15c0f453df4f98fd21b36686b9f4f050d65a8,liver Scott <Oliver.Scott@data61.csiro.au>, 2020-10-26 18:26:42 +1100, , trivial clean code parser remove unused case add break switch statement add condition sel4arch.xml change guard capdl printing correct tk1_smmu set kernelarmsmmu default add type aarch32 signed oliver scott oliver.scott data61.csiro.au,,
234,5a7d96a46c73a3e4884eae2169c121c15cad8c86,ent McLeod <kent@kry10.com>, 2020-10-22 00:35:24 +1100, , smmu add initial write design documentation add chapter hardware section link api documentation back chapter authored qian qian.ge data61.csiro.au signed kent mcleod kent kry10.com,,
235,4a6482edeb65facd5146be4ba0293e5d900be48d,liver Scott <Oliver.Scott@data61.csiro.au>, 2020-10-26 16:12:02 +1100, , trivial separate tk1 smmu arm smmu signed oliver scott oliver.scott data61.csiro.au,,
236,c66d9cee7a0f75d1ce41400a6a3818c5df11d678,liver Scott <Oliver.Scott@data61.csiro.au>, 2020-08-04 13:37:36 +1000, , trivial style comment signed oliver scott oliver.scott data61.csiro.au,,
237,935714a4cb845de1d0f63ed7779948a1d52d2d1c,ian Ge <qian.ge@data61.csiro.au>, 2020-06-15 19:24:33 +1000, , smmu tlb coherency mmu smmu kernel connects asid used mmu context bank used smmu conduct tlb invalidation context bank page entry invalidated mmu also used smmu signed oliver scott oliver.scott data61.csiro.au,,
238,81f9a88ff72ba365cef7f5bd3b32cd1295afb69a,ian Ge <qian.ge@data61.csiro.au>, 2020-02-05 11:11:50 +1100, , smmu supporting probing fault status providing system call enquiry fault status context bank smmu overall signed oliver scott oliver.scott data61.csiro.au,,
239,35bb485e29aed7e763833c5ca5caddef941b84d0,ian Ge <qian.ge@data61.csiro.au>, 2020-01-22 15:49:42 +1100, , smmu supporting cap deletion control cap providing support delete two control cap stream control cap context bank control cap signed oliver scott oliver.scott data61.csiro.au,,
240,69c9f55f4d14ccdc426e80384b15701f258c3ae0,ian Ge <qian.ge@data61.csiro.au>, 2020-01-22 15:01:43 +1100, , smmu supporting deletion stream cap providing support delete stream cap remove assigned context bank deleted stream cap signed oliver scott oliver.scott data61.csiro.au,,
241,1ef6e6c724701d5bde46223c41ced98b3c453d62,ian Ge <qian.ge@data61.csiro.au>, 2020-01-17 16:20:13 +1100, , smmu supporting unbind context bank providing system call stream cap unbinds context bank future transaction using stream result faluts signed oliver scott oliver.scott data61.csiro.au,,
242,38ed1046e15ba06c11dd106b00d36f684366e67e,ian Ge <qian.ge@data61.csiro.au>, 2020-01-15 10:45:01 +1100, , smmu supporting unassign vspace context bank providing system call remove assigned vspace root context bank operation cause context bank disabled doe valid vspace root unassignment signed oliver scott oliver.scott data61.csiro.au,,
243,cb0ef83a281bc7686bc3b2337f78beba05b21182,ian Ge <qian.ge@data61.csiro.au>, 2020-01-10 15:38:51 +1100, , smmu supporting copying smmu cap supporting deriving smmu cap required cap copy operation signed oliver scott oliver.scott data61.csiro.au,,
244,1ce46cd4399da76016d50712e5229360753d96fc,ian Ge <qian.ge@data61.csiro.au>, 2020-01-02 15:43:21 +1100, , smmu removing mapped attribute smmu cap mapped attribute context bank stream cap reundant maintaining semantics cap signed oliver scott oliver.scott data61.csiro.au,,
245,b07ea94c0c09ee185ecd96139b78dec2b9c40789,ian Ge <qian.ge@data61.csiro.au>, 2019-12-11 16:06:42 +1100, , smmu tlb invalidation system call providing system call conducting tlb invalidation operation tlb entry entry context bank signed oliver scott oliver.scott data61.csiro.au,,
246,6e5911172ceec744a1ec558f5702fc35698c945b,ian Ge <qian.ge@data61.csiro.au>, 2019-11-20 16:03:37 +1100, , smmu binding stream context bank providing system call bind context bank stream stream bound transaction using sid enabled signed oliver scott oliver.scott data61.csiro.au,,
247,73e062bd45a1ee892020d9f19714827fa7c3ce59,ian Ge <qian.ge@data61.csiro.au>, 2019-11-13 11:35:25 +1100, , smmu assigning vspace context bank supporting user level application assign vsapce root context bank system call commit also configures context bank according stage stage requirement signed oliver scott oliver.scott data61.csiro.au,,
248,0cf122a0409a5da6f866bed3fa775ed6b5d34532,ian Ge <qian.ge@data61.csiro.au>, 2019-10-10 15:39:36 +1100, , smmu system call creating sid cap providing system call stream control cap context bank control cap creating stream context bank cap signed oliver scott oliver.scott data61.csiro.au,,
249,7316bfc676bcd5b68f2d2145408e06bba346f5c4,ian Ge <qian.ge@data61.csiro.au>, 2019-09-20 15:43:35 +1000, , smmu providing master control cap root task adding master control cap used create transaction context bank cap commit includes internal kernel structure required manage created transaction context bank cap signed oliver scott oliver.scott data61.csiro.au,,
250,1a9756f65bc534f6365aeef771f2776cd460e033,ian Ge <qian.ge@data61.csiro.au>, 2019-09-10 14:54:35 +1000, , smmu basic driver init probing introducing driver kernel detecting smmu feature initialise hardware signed oliver scott oliver.scott data61.csiro.au,,
251,4fd7cb0360170f6da60ed16f305c069226f76933,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-10-28 08:38:22 +1000, , unify license tag tag conform reuse version 3.0 signed gerwin klein gerwin.klein data61.csiro.au,,
252,b77c9b205193470b1802591d5ac8141d7c093b56,esse Millwood <jesse.millwood@dornerworks.com>, 2020-09-02 09:07:07 -0400, , polarfire soc initial support platform signed jesse millwood jesse.millwood dornerworks.com,,
253,721a685aed3c758d8353953db3f8d8fc9fe13ac4,esse Millwood <jesse.millwood@dornerworks.com>, 2020-09-15 08:03:49 -0400, , riscv use generated number max irqs reduces area duplication defining constant value signed jesse millwood jesse.millwood dornerworks.com,,
254,be2803cbc9bf0686a1d0cf6d762fbf1af34130ac,esse Millwood <jesse.millwood@dornerworks.com>, 2020-09-08 09:06:04 -0400, , riscv renamed plic driver renames riscv plic driver file hifive.h riscv_plic0.h better reflect fact driver could used number platform use plic used sifive sifive derived platform signed jesse millwood jesse.millwood dornerworks.com,,
255,b86bce2d4b11f9c4c5cd66c40eb47900bf51eaae,ent McLeod <kent@kry10.com>, 2020-10-15 15:35:47 +1100, , aarch64 cortex a53 hyp reduce sel4_usertop value ensures frame mapped would overwrite currently stored vmid vspace signed kent mcleod kent kry10.com,,
256,40edd02c220249465ce78515d3493eabd7afc59c,urtis Millar <curtis.millar@data61.csiro.au>, 2020-10-12 15:21:15 +1100, , trivial use correct configuration base signed curtis millar curtis.millar data61.csiro.au,,
257,63432c91d54f9a1a1ab1ed278f788ba64ec6dba8,urtis Millar <curtis.millar@data61.csiro.au>, 2020-10-02 15:10:30 +1000, , trivial use correct variable name signed curtis millar curtis.millar data61.csiro.au,,
258,4ee1f90a7d91cc7c84a31ac513bdbc13dd2f8e84,iki Tanaka <miki.tanaka@data61.csiro.au>, 2020-08-14 22:50:50 +1000, , add tcb argument reply_unlink reply_unlink take reply remove link reply tcb link always exists call site tcb information always avaialble made available commit add tcb extra argument aid varification signed miki tanaka miki.tanaka data61.csiro.au,,
259,2ff45c3ca85912151594722d78a5192b5caf586f,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-08-13 18:01:22 +1000, , zynqmp add support aarch32 hyp enable building aarch32 hyp kernel zcu102 signed siwei zhuang siwei.zhuang data61.csiro.au,,
260,d65ce881f67f1d8789fda2b5ef7689a3bdd5b850,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-08-13 17:57:47 +1000, , zynqmp disable hardware debug apis zynqmp platform support kernel hardware debug api signed siwei zhuang siwei.zhuang data61.csiro.au,,
261,eb6e553f9be479f925b70adc1f964abbd1509b87,immy Brush <code@jimmah.com>, 2020-09-16 20:09:26 -0400, , manual update padding field untypeddesc signed jimmy brush code jimmah.com,,
262,545269fa9cac1a030023936b60e2e6220efcb353,immy Brush <code@jimmah.com>, 2020-09-16 19:57:07 -0400, , manual update bootinfo struct table show field order struct fix name schedcontrol field fix nodeid field type signed jimmy brush code jimmah.com,,
263,d2a75a6690c5397ef3ed08a9d2394e6d2ced8881,immy Brush <code@jimmah.com>, 2020-09-16 19:05:27 -0400, , manual correct typo signed jimmy brush code jimmah.com,,
264,6b5ca98f2170bf83c32ca1aea03ae7dd1ec1d770,immy Brush <code@jimmah.com>, 2020-09-15 20:24:45 -0400, , manual fix initial thread cnode guard size initial thread cnode guard size calculated cnode resolve number bit architecture word size signed jimmy brush code jimmah.com,,
265,b1ac68ffe7f52a8d5c0aec7011a7651625a38e21,immy Brush <code@jimmah.com>, 2020-09-15 15:05:45 -0400, , manual add schedcontext object size discussion previously added table discussion signed jimmy brush code jimmah.com,,
266,b0612a6f3ba1221353444a4771066d7e85d47de6,immy Brush <code@jimmah.com>, 2020-09-05 01:58:31 -0400, , rockpro64 enable allow rockpro64 built set kernel wcet 10u sel4test pass running pinebook pro clk_magic clk_shift set platform enabled bit arm sel4test built executed using procedure mkdir sel4test sel4test repo init http github.com sel4 sel4test manifest.git ref tag 11.0.0 repo sync kernel git checkout master tool sel4 git checkout master  mkdir build build init build.sh dplatform rockpro64 dsimulation false dsmp dnum_nodes dmcs ninja image tool sel4 cmake tool helper make uimage usr bin aarch64 linux gnu objcopy elfloader elfloader arm64 sel4test driver image arm rockpro64 uboot note sel4test built 11.0.0 master kernel sel4 tool due issue sel4 sel4test signed jimmy brush code jimmah.com,,
267,3c26d999ad916cfc377e6c941c7d7a3d76414aa7,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-09-16 19:39:21 +1000, , capdl add error message add error message platform currently supported capdl kernel printing signed jingyao zhou jingyao.zhou data61.csiro.au,,
268,9feaba02fe68d4626812cf937d3a442578fa8270,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-09-16 19:38:40 +1000, , capdl add kernel debugging tool capdl add arm debugging feature capdl kernel printing signed jingyao zhou jingyao.zhou data61.csiro.au,,
269,7c91c1c88a9afc11276cbf5641f595eee5e3fb53,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-09-16 19:24:34 +1000, , capdl add kernel debugging tool capdl add x86_64 debugging feature capdl kernel printing signed jingyao zhou jingyao.zhou data61.csiro.au,,
270,fb6ddca774c105ea389852c480c96c39cac9d936,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-09-16 19:23:02 +1000, , capdl add kernel debugging tool capdl add riscv32 debugging feature capdl kernel printing signed jingyao zhou jingyao.zhou data61.csiro.au,,
271,a403d0d66c9fc1ec7593de965dd6fc4cb4ccc6fd,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-09-16 18:01:36 +1000, , capdl add kernel debugging tool capdl add general debugging feature capdl kernel printing signed jingyao zhou jingyao.zhou data61.csiro.au,,
272,658e110622375542c4a27782ccc4bb119cd3f071,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-09-12 01:42:41 +1000, , capdl remove old version capdl debugging tool remove old version capdl debugging tool x86 arm32 signed jingyao zhou jingyao.zhou data61.csiro.au,,
273,031b400afcbbb07fff38e2577740f4613394e62b,tefan O'Rear <sorear@fastmail.com>, 2020-08-11 03:12:22 -0400, , riscv clear reservation state slowpath exit risc isa manual requires supervisor code execute dummy instruction clear reservation preemptive context switch failure allows sequence one user thread interleaved non atomic write address another thread without causing fail necessary fastpath functional correctness since user thread perform ipc middle sequence believe needed dataflow reason either reservation considered message register although impossible use gainfully implementation likely unobservable rocket based implementation time reservation cycle path scheduler could issue ariane doe appear time reservation signed stefan rear sorear fastmail.com,,
274,036ffc1895515a393377768124ed3d47f9b434cf,itchell Buckley <mitchell.buckley@data61.csiro.au>, 2020-09-08 19:48:53 +1000, , update committime possible consumed time larger domain time signed mitchell buckley data61.csiro.au,,
275,5fc7346c3e7f3b3ca42943beff4a78e46909fcd0,ichael Yoo <Michael.Yoo@data61.csiro.au>, 2020-06-19 10:01:31 +1000, , riscv copy dtb extra bootinfo commit largely copy arm way handling device tree blob risc work pretty similarly signed michael yoo michael.yoo data61.csiro.au,,
276,5c1b81d9bb2db0e5f7801ce3442b8a18f96b6001,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-09-04 12:29:26 +0800,245, libsel4 fix license tag file released bsd clause first place per parent license.md file close 245 signed gerwin klein gerwin.klein data61.csiro.au,,
277,707af36400cae7586db37303a7327791ce2ef320,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-09-03 14:17:39 +1000, , boot initialise root server domain domain root server previously implicitly initialised zero case first slot domain schedule domain zero might incorrect explicitly initialise domain root server domain first slot domain schedule signed matthew brecknell data61.csiro.au,,
278,4522d895d7219b1f4d2a8e1742361493dec8b7c4,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-09-03 18:39:38 +1000, , return pointer refill_head others previous commit produced build error since converted refill_head refill_tail macro function returning refill_t result used lvalues commit return pointer instead also convert refill_index function signed matthew brecknell data61.csiro.au,,
279,b181184d75a4a74509b95d19ded54f445b3bd538,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2020-09-01 16:44:42 +1000, , change refill_head refill_tail function handle level pointer arithmetic performed refill_index literally inlined function however handle arithmetic separate function signed edward pierzchalski ed.pierzchalski data61.csiro.au,,
280,0c32e252d47cc06519ff72cf223c2073da173542,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2020-08-28 13:38:33 +1000, , fix debug macro base pointer wrong creates nasty corruption line affect debug build signed sylvain gauthier data61.csiro.au,,
281,00b15a33f57eeb85012616225e898cd915eb20b6,tefan O'Rear <sorear2@gmail.com>, 2020-07-26 09:38:13 -0400, , riscv split .boot.rodata avoids disassembled objdump signed stefan rear sorear2 gmail.com,,
282,15bd6a91ae1fd3090ed9ac0c5404ce3a637e42b2,tefan O'Rear <sorear2@gmail.com>, 2020-07-25 08:11:50 -0400, , riscv lower .boot alignment 4kib old 64kib appears fossil arm large frame support signed stefan rear sorear2 gmail.com,,
283,60ecfdb42312228bc66c97626695821f8928c9a7,tefan O'Rear <sorear2@gmail.com>, 2020-07-25 08:10:24 -0400, , riscv split move padding .boot section avoids inaccuracy size output effect size content load segment signed stefan rear sorear2 gmail.com,,
284,8e09f091d604f3da03dcae1210adb55daaf500b7,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:59:45 -0400, , riscv no_inline halt function called per boot clang want inline default signed stefan rear sorear fastmail.com,,
285,53ab30a472d58edef8b78c306bfc0ba526ca6a53,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:59:31 -0400, , riscv enable clang signed stefan rear sorear fastmail.com,,
286,f68eaf49fd4598235f0f6885d9a1e3f8b060964c,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:59:02 -0400, , riscv set compiler abi hardfloat build signed stefan rear sorear fastmail.com,,
287,a91e979c5ae0a43461ce585bfb3ae93fbf284c63,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:55:35 -0400, , clang fix error zero kernel device const type ptr creates non const pointer const data pointer rodata requires type const ptr taking size pointer caught werror default suppress  signed stefan rear sorear fastmail.com,,
288,509f855a94d2de57b8233b245064c1591e2bad48,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:53:02 -0400, , riscv delete unused function signed stefan rear sorear fastmail.com,,
289,aa33f87cc5886d545f51e27b1e1061684568d8d7,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:51:39 -0400, , riscv clang use integrated using integrated clang generates got_pcrel_hi relocs supported currently released version binutils signed stefan rear sorear fastmail.com,,
290,e1c5674d36f51aa3623f17334aacaed8f178c4d4,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 23:48:25 -0400, , riscv sbadaddr stval renamed day priv 1.10 released llvm understands new name signed stefan rear sorear fastmail.com,,
291,5a341610c4a4bc14f9cd86f31e39a34223c754d1,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 18:58:49 -0400, , generate data symbol enums clang become symbol rather common resulting multiple definition error link time gcc likely expose issue signed stefan rear sorear fastmail.com,,
292,79fe0d915c8fc56c1b50da733c9eb76e110f7921,tefan O'Rear <sorear@fastmail.com>, 2020-08-01 18:56:41 -0400, , add workaround llvm inline asm regression without aarch64 build cause assertion failure compiling inline asm sel4runtime see linked phabricator comment analysis signed stefan rear sorear fastmail.com,,
293,df3ec37268b944adb21f04ea43b92f0534f1f4a5,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-08-18 13:06:11 +0800,240, manual remove mention system criticality 241 concept system criticality removed kernel commit remove last remnant manual fix github issue 240 signed gerwin klein gerwin.klein data61.csiro.au,,
294,5362c6b26abc37ed54deee44b9b11db76986630a,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-08-06 22:36:47 +1000, , bitfield_gen update proof support risc signed matthew brecknell data61.csiro.au,,
295,a09d6f023a0f9ddbf19ef944ce5e953a42186e42,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-08-06 22:35:38 +1000, , bitfield_gen emit field visible order signed matthew brecknell data61.csiro.au,,
296,780441a11a70352b769a221d05980bb4331f88e7,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2020-08-06 11:54:28 +1000, , riscv add config verification signed matthew brecknell data61.csiro.au,,
297,cc4b86d098a9e4846a1e785ee9f8a369e340c6bb,itchell Buckley <mitchell.buckley@data61.csiro.au>, 2020-08-11 13:26:33 +1000, , check reschedule sched context return current state sel4 verification make use invariant whenever scheduler action set resume current thread current thread current bound together since may unbind thread scheduling context perform check whether unbinding current thread case call among thing change scheduler action signed mitchell buckley data61.csiro.au,,
298,98ca559bb34ac8a6d7081b50e81b3755a0263633,uke Mondy <luke.mondy@data61.csiro.au>, 2020-08-11 18:22:04 +1000, , add check stand alone kernel compilation 236 check stand alone kernel compile compile verified configs sel4 signed luke mondy luke.mondy data61.csiro.au authored luke mondy luke.mondy data61.csiro.au,,
299,4fc3a2dff638c2c49966abb092eed4ef6351856a,anyan Shen <yshen@cog.systems>, 2020-06-29 21:31:01 +1000, , gicv3 group target aff1 target aff1 icc_sgi1r_el1 written target signed yanyan shen yshen cog.systems,,
300,208c913129b508df3d813a3d71e793c66ac732b4,anyan Shen <yshen@cog.systems>, 2020-06-29 16:49:04 +1000, , gicv3 generalise sgi code remove special handing bit since aff1 included sending ipi signed yanyan shen yshen cog.systems,,
301,393ce46302b002009a76212e1184a86271b1dad6,anyan Shen <yshen@cog.systems>, 2020-06-28 15:00:21 +1000, , gicv3 include cluster sending ipis mpidr_affi1 field included sending ipis since core ipi target different cluster signed yanyan shen yshen cog.systems,,
302,f8fae51693a5d39a85dd6b17d5471af9e757f00c,immy Brush <code@jimmah.com>, 2020-08-05 10:46:37 -0400, , trivial manual document schedcontext size_bits signed jimmy brush code jimmah.com,,
303,84992c890d9e5012368a651f4c21a330341fbcb4,tefan O'Rear <sorear2@gmail.com>, 2020-07-25 06:42:47 -0400, , riscv use full width scause exception code defined non sign bit scause since 1.10 masking cause exception mod misinterpreted system call lowest exception code reserved vendor extension reserved standard use extension defines several exception none mod signed stefan rear sorear2 gmail.com,,
304,b3ed77311fe89af5f1fbbebdfc28edcb6d5160ac,tefan O'Rear <sorear@fastmail.com>, 2020-07-30 17:33:10 -0400, , cmake kernel.elf link_depends linker script cause kernel relinked downstream build step run linker script modified roughly copied dependency handling used elfloader build system signed stefan rear sorear fastmail.com,,
305,4c0f16c7b8a819beb6b136918c2d8a86db377892,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2020-07-20 15:04:54 +1000, , bitfield_gen fixups change size suffix map useful place general use short name variable generated proof run risk change variable declaration order breaking resulting proof since declaration order parser chooses variable get short name best practice use long name whenever possible suffix map generated proof remove unnecessary simp step signed edward pierzchalski ed.pierzchalski data61.csiro.au,,
306,d989d2b85c2608f268aabd77bfb3ef3c6829b567,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-24 14:04:42 +1000, , invoke first phase syscall allow cap invoked first phase syscall operation could result caller placed scheduler queue able perform second phase signed kent mcleod kent.mcleod data61.csiro.au,,
307,09d42ac0ed1d8029cd942bbe6c2222ec58bd0dc8,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-24 13:56:57 +1000, , return bound notification recv thread running schedcontext bound notification next doe blocking recv wait operation removed allows thread return passive thread receive next notification message signed kent mcleod kent.mcleod data61.csiro.au,,
308,f127b0bdb5937fe770d909904fd23759c903c1ab,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-24 13:33:58 +1000, , fastpath check donation replyrecv current going get donated slowpath operation signed kent mcleod kent.mcleod data61.csiro.au,,
309,7258ea5bb0f866c91d540b84ed955601c75bd671,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-24 13:27:35 +1000, , fastpath check reply object head bit field object could object call stack pointing reply object signed kent mcleod kent.mcleod data61.csiro.au,,
310,a132a122837da34affb1640a558893b7a5e733f5,urtis Millar <curtis.millar@data61.csiro.au>, 2019-10-10 17:49:40 +1100, , donate scheduling context bound ntfn passive server receives signal bound notification object bound notification object donated tcb order handle notification signed curtis millar curtis.millar data61.csiro.au,,
311,4bd328f81e9bc0cfcbe476b31347636a185f325a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-24 12:26:25 +1000, , guard handletimeout roundrobin thread roundrobin thread run budget generate timeout fault instead get appended end scheduler queue signed kent mcleod kent.mcleod data61.csiro.au,,
312,329b876cafcfe8a8a9b5399644d06107b81f63be,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-24 12:23:13 +1000, , ksconsumed scconsumed handleyield handleyield update scconsumed chargebudget given full timeslice consume necessarily full amount consumed signed kent mcleod kent.mcleod data61.csiro.au,,
313,0fbf2f7da31145c1c54ea0c93c9e8ba76b1c65ee,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-24 16:09:05 +1000, , pas capacity call capacity doe need passed argument information used dertermined usage directly signed curtis millar curtis.millar data61.csiro.au,,
314,c06a6c9a93ec04c49f0aba9448b8bd0132ca2b8c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-17 14:56:05 +1000, , add max_budget_us need bound time user provides configure scheduling context avoid malicious erraneous overflow scheduling math make max period budget hour hour sufficiently small fit bit error message week sufficiently small bit platform signed kent mcleod kent.mcleod data61.csiro.au,,
315,c9ad175fbef2cab2b9a3cccb5d1c1d7000926612,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-17 14:50:44 +1000, , ensure head refill sufficient invariant refill queue signed kent mcleod kent.mcleod data61.csiro.au,,
316,0a36a1fafe8271986e019159bb3e6aa1aae5ca78,urtis Millar <curtis.millar@data61.csiro.au>, 2020-07-16 10:34:22 +1000, , invoke domain first phase syscall allow domain capability invoked first phase two phase syscall performing action lead thread enqueued scheduler first phase accepting ipc second signed curtis millar curtis.millar data61.csiro.au,,
317,e94c928bc964f91b4de2b4092a34701bae67d21b,urtis Millar <curtis.millar@data61.csiro.au>, 2020-01-23 11:39:08 +1100, , prevent recursion timeout fault thread timed donated time fault handler preventing recursion timeout fault prevents donation occuring leave fault handler running without signed curtis millar curtis.millar data61.csiro.au,,
318,fb4dc44965ed9f25512cd189586b7e955aaa1588,urtis Millar <curtis.millar@data61.csiro.au>, 2020-04-01 11:43:25 +1100, , region size although true refers location memory size difficult prove explicitly check remove burden proof approach already used determining whether two cnodes refer region signed curtis millar curtis.millar data61.csiro.au,,
319,36e5d119e56fd4086da0cfe4e37dcb8df45bcb5a,urtis Millar <curtis.millar@data61.csiro.au>, 2020-03-19 12:23:45 +1100, , unblock current current bound notification current thread deleted possible current signalled pre emption case current may donated another thread without changed value ksconsumed called current ksconsumed make sense call current blocked signed curtis millar curtis.millar data61.csiro.au,,
320,b9eb5d003ad4b206681698cdb9d4a7c0fd19cd23,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2020-02-20 14:33:50 +1100, , avoid break interesting control flow make translating haskell kernel much harder signed edward pierzchalski ed.pierzchalski data61.csiro.au signed curtis millar curtis.millar data61.csiro.au,,
321,4a6317cbceeadbc7fd275a0df0f84156b1bcce1b,urtis Millar <curtis.millar@data61.csiro.au>, 2019-12-02 11:09:14 +1100, , remove redundant checkbudget call checkbudget always return true function called unless current thread sufficient time signed curtis millar curtis.millar data61.csiro.au,,
322,96a5894cf3702e74d218f08f44232f7b3a9bb3cb,ichael Yoo <Michael.Yoo@data61.csiro.au>, 2020-07-02 17:45:30 +1000, , x86 fix reset upon nested interrupt fix interrupt flag reset upon nested interrupt resume intermittent test failure x86 characterised assertion failure kernel allows one pending interrupt time yet kernel entering multiple time single entry exit disallowed getactiveirq checking pending interrupt entered pc99 specific helper i.e sti nop cli nested interrupt handler fails clear interrupt flag running iret small window nop cli could trigger second nested interrupt fix nested interrupt trap correctly clear interrupt flag eflags register restored upon iret signed michael yoo michael.yoo data61.csiro.au,,
323,15e615ada5b9156cf46e6e9737a918f92de549cc,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-22 00:27:10 +1000, , tcb_t add ascii diagram tcb object layout debug_tcb_t also located tcb object add diagram clarity signed kent mcleod kent.mcleod data61.csiro.au,,
324,9d9bb994e5e6293451f4815c2d078125a80bcf6e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-16 22:19:27 +1000, , debug create debug_tcb_t struct special debug variable previously stored end tcb_t struct often cause struct get large power sized untyped object definition change move variable new structure named debug_tcb_t located tcb cnode tcb_t struct within tcb kernel object tcb_t need stored power aligned boundary tcb cnode contains slot easily 512 byte unused data every tcb object kernel verification need sure object overlap memory space easily used release build moment debug configuration using issue signed kent mcleod kent.mcleod data61.csiro.au,,
325,e1f6cf0ab02a68e29b2d1fc4ce2db7f89abc8ccc,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-14 14:08:58 +1000, , add new benchmark utilization syscalls print json formatted record total per thread utilisation statistic system currently includes thread total cycle scheduled total number time scheduled total cycle spent kernel total number time entering kernel total thread current core reset current count every user thread current core syscalls available debug build configuration use kernel debug list thread exist given node signed kent mcleod kent.mcleod data61.csiro.au,,
326,88a7d138c433abde66e3d1072bed0aa0a1670892,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-14 14:07:54 +1000, , add stats thread also track number time scheduled number kernel entry amount cycle spent inside kernel also add core wide total signed kent mcleod kent.mcleod data61.csiro.au,,
327,8e358332bf96922d4c8c204205c506bb44e96bc9,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-14 14:05:19 +1000, , refactor reset change take tcb object parameter function widely applicable signed kent mcleod kent.mcleod data61.csiro.au,,
328,4eccea54e538031fa4062657f9c37ca03292274f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-07-14 13:58:25 +1000, , fix smp create per node global definition utilization variable enables tracking cleanly work smp configuration resetting starting counter via update counter current thread idle thread current node possible accurately record utilization statistic across multiple node node tracking independently started stopped queried possible add additional syscalls future node single syscall signed kent mcleod kent.mcleod data61.csiro.au,,
329,d436eb863592605bcfe573d2769f7ab9a0bae3f2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-05-18 00:07:17 +1000, , move def definition intended select functionality processing pmu cycle counter overflow interrupt using thread utilization benchmarking feature instead forcing arm platform set kernel_pmu_irq defined irq configured properly consequence change aarch64 platform 64bit counter unlikely overflow need overflow interrupt defined signed kent mcleod kent.mcleod data61.csiro.au,,
330,1adb7e9b9162902b3f9868232827b90456d04d53,anyan Shen <yshen@cog.systems>, 2020-06-23 11:07:02 +1000,185, vtd add sel4_pagebits testing address bit total bit include page bit index bit commit based 185 laokz authored laokz laokz foxmail.com signed yanyan shen yshen cog.systems,,
331,6be18012c3367810b17f6830ed461c29bba5c783,anyan Shen <yshen@cog.systems>, 2020-06-23 09:04:38 +1000,185, vtd fix vtd_ct_bits vtd context table entry byte 256 entry context table commit based 185 laokz authored laokz laokz foxmail.com signed yanyan shen yshen cog.systems,,
332,30e2568fcfd65aafeac552862eca2c52cb3f063d,anyan Shen <yshen@cog.systems>, 2020-06-22 21:12:30 +1000,185, x86 fix pointer cast cap commit based 185 laokz authored laokz laokz foxmail.com signed yanyan shen yshen cog.systems,,
333,9a45a8368236427c5fd18362a0fb4905a85b3fb7,anyan Shen <yshen@cog.systems>, 2020-06-22 20:43:05 +1000,185, vtd fix condition called vcpu last_cpu current cpu executing vcpu_finalise commit based 185 laokz authored laokz laokz foxmail.com signed yanyan shen yshen cog.systems,,
334,20abd8fb657f6b3613db081084920c3804ad1344,anyan Shen <yshen@cog.systems>, 2020-06-22 20:29:31 +1000,185, trivial fix typo error message commit based 185 laokz authored laokz laokz foxmail.com signed yanyan shen yshen cog.systems,,
335,af0436d7f1ae62d2f30768d99c67a3f4797a9ef9,anyan Shen <yshen@cog.systems>, 2020-06-22 20:17:00 +1000,185, trivial fix typo error message commit based 185 created laokz authored laokz laokz foxmail.com signed yanyan shen yshen cog.systems,,
336,6bb71d686e7c65a0f27965d17473d0a06a0d61a6,anyan Shen <yshen@cog.systems>, 2020-06-21 23:11:40 +1000,174, x64 fix github issue 174 pcid feature 17th bit ecx cpuid called eax constant testing feature 0x20000 signed yanyan shen yshen cog.systems,,
337,fe1278326f664be3f489d1e8c195b68c60dab087,onas <s9joober@gmail.com>, 2020-05-08 10:15:25 +0200, , repair barrier strengthen use release atomic_exchange make node public otherwise arm riscv store node value set state become visible time node visible window time next thread attempt acquire lock still see old state enters critical section leading mutual exclusion violation signed jonas s9joober gmail.com,,
338,8ba22dcdc5fa667b41db6eb80b43421a84868398,onas <s9joober@gmail.com>, 2020-06-16 14:45:32 +0200, , repair barrier implementation doe correctly pas release memory ordering stronger exchange operation acknowledge replaced relaxed doe apply memory ordering instead memory ordering added manually provides better latency interrupt barrier evoked inside loop performs relaxed exchange check interrupt furthermore new manual application barrier ensures memory ordering passed signed jonas s9joober gmail.com,,
339,ab5b6bd6bf3e7029f9511734531b3372e0e884e8,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-06-17 13:24:54 +0800, , refactor github workflow add preprocess test commit refactors github workflow two file push pull request make use new central sel4 github action add preprocess test pull request signed gerwin klein gerwin.klein data61.csiro.au,,
340,cf1428630e985ed8ba9999e4196b48b53c27e25b,atthew Fernandez <matthew.fernandez@gmail.com>, 2019-01-09 20:30:57 -0800, , tool bsd compat changed.sh e.g freebsd bash life usr local bin bash change make script find bash wherever may hiding signed gerwin klein gerwin.klein data61.csiro.au,,
341,17706f02ced75092649783f18140b8b3ad5a72d2,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-06-17 16:38:14 +0800,110, fix .gitignore pattern fix 110 github issue describes right syntax could write .pyc instead according http git scm.com doc gitignore pattern already match directory level contain signed gerwin klein gerwin.klein data61.csiro.au,,
342,d84e2bfae98925e798e2df19b5435044e19a65bf,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-06-14 12:01:24 +0800, , trivial fix broken link readme.md signed gerwin klein gerwin.klein data61.csiro.au,,
343,827fd621643c4055460f175c5da4f834cd369f60,amon Lee <Damon.Lee@data61.csiro.au>, 2020-01-23 10:50:58 +1100, , x86 fix printf typo apic_init first two data argument used printf match expected format string reversed signed damon lee damon.lee data61.csiro.au,,
344,fb71ef926ac0616aa57a9eed6989f45a7d4f735c,xel Heider <axelheider@gmx.de>, 2020-05-04 00:38:25 +0200, , tool fix bracket format parameter signed axel heider axelheider gmx.de,,
345,a631ee42d8ca74083e4948116ab8cbed91c0c24d,ick Spinale <nick@nickspinale.com>, 2020-05-25 19:50:05 +0000, , aarch64 add missing vcpu case add missing vcpu case aarch64 specific function capability signed nick spinale nick nickspinale.com,,
346,6fbee8ba05db5765997ae6fe39b476a4fdf79dc4,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-22 11:27:00 +1000, , invert address mapping diagram make daigrams first address end diagram last address start diagram signed curtis millar curtis.millar data61.csiro.au,,
347,301f36359c9a93d31812ce58a48ff0905aa8fad2,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-14 11:38:55 +1000, , trivial use ul_const assembler macro signed curtis millar curtis.millar data61.csiro.au,,
348,96456c6ae7eb2dbaca5ab062620963322c72f24c,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-06 16:39:03 +1000, , trivial fix header file signed curtis millar curtis.millar data61.csiro.au,,
349,4466c7c9b06ceb0b43d0d1083ae12ed4c0f1bdd5,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-14 11:20:10 +1000, , remove reference kernelbase kernelbase used inconsistently different architecture refer either first kernel address first address mapping kernel elf region specifically replaced consistent use constant explicitly describing region referenced signed curtis millar curtis.millar data61.csiro.au,,
350,fba7c896b025f0e95a4fc88bd2d32a4e085bd986,urtis Millar <curtis.millar@data61.csiro.au>, 2020-05-06 16:21:00 +1000, , consolidate kernel virtual memory region architecture need describe bound three memory region mapped physical memory region kernel elf region may may overlap physical memory region device kernel page table region physical base address mapped physcial memory region kernel elf region must also specified top user addressable memory virtual address space kernel defined user_top physic memory virtual mapping described pptr_base pptr_top base physical memory address paddr_base physical address used map pptr_base use kernelbase referring base mapped physical memory window kernel elf virtual address region described kernel_elf_base extends virtual address symbol ki_end created linker base address physical memory region used map kernel address kernel_elf_base map kernel_elf_base need aligned page size boundary approriately truncated boot function kdev_base describes base virtual address kernel device region region assumed extend end virtual memory note offset pptr_base paddr_base used translate virtual address untyped object physical address includes device untyped object frame object virtual address doe fall within mapped physical memory region signed curtis millar curtis.millar data61.csiro.au,,
351,7dc4209f8907bffc9de4919517118ae0a0a07d44,aer Debel <saer.debel@data61.csiro.au>, 2020-05-06 13:45:50 +1000, , revised kernel printf implementation adapted musl printf implementation using output abstraction floating point specifier supported adaptation modified code also match style make unnecessarily complex signed saer debel saer.debel data61.csiro.au,,
352,77a4a1d64cf3f38b20b67b9559e602b60122a6ab,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-05-15 01:34:16 +1000, , aarch32 tune vcpu struct padding verification verification requires packed structure reasoning parser assumes uint64_t unsigned long long byte alignment thus size struct vcpu multiple case add extra word_t byte padding type manual padding naturally fragile break soon field struct vcpu change size byte signed rafal kolanski rafal.kolanski data61.csiro.au,,
353,00a9ba9123b58c85ab5bdd907e393d9dc5015cbd,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-05-13 15:08:12 +1000, , aarch32 move tpidruro vcpu tcb context register visible software executing pl0 writeable storing vcpu context required custom save restore handling explicitly handled switching vcpu thread non vcpu thread become channel possible update register via software executing pl0 also fix bug vcpu thread switched non vcpu thread switched different vcpu thread original vcpu thread copy register get set signed kent mcleod kent.mcleod data61.csiro.au,,
354,8b595ec9ded42b7ad31bdb1baa60907a270b0ed7,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-05-12 18:05:39 +1000, , riscv fix preprocess failure verification like fpu making fpu code invisible verification signed siwei zhuang siwei.zhuang data61.csiro.au,,
355,62b37194a529f8df4561b85b2c4573ac64adc241,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-05-12 11:00:45 +0800, , github invoke git status correctly option take argument without space signed gerwin klein gerwin.klein data61.csiro.au,,
356,8a5ee2b5f89a59bc2e161350793e800f559af970,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-05-12 10:06:07 +0800, , github sync test invocation bamboo change behaviour make sure replicate test setup precisely signed gerwin klein gerwin.klein data61.csiro.au,,
357,a4b1e347f6197f59f240511fefbf3f2213f2eb99,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-05-12 09:22:26 +0800, , github use gitlint config sel4_tools previously gitlint would use configuration local repository signed gerwin klein gerwin.klein data61.csiro.au,,
358,13d1a9963b8a1e135c0dad7b2020851797e8e34f,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-04-29 14:07:23 +1000, , riscv update use per hart cached fpu state use per hart cached fpu state risc align architecture signed siwei zhuang siwei.zhuang data61.csiro.au,,
359,67cf62e86a5f0bcac73979f5118a09b52d892e29,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-12-16 18:04:23 +0800, , trivial init fpu cached state riscv signed yanyan shen yanyan.shen data61.csiro.au,,
360,a233f71184b7d106554c273cde1ff3a8bcedb458,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-12-16 18:03:43 +0800, , trivial remove unused header file signed yanyan shen yanyan.shen data61.csiro.au,,
361,f6507ae6c550473eceac0459ef3d7a11b003fbac,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-12-16 17:48:53 +0800, , riscv disable fpu access default default fpu access disabled access cause trap signed yanyan shen yanyan.shen data61.csiro.au,,
362,35e05b813a62fd3777ab78680593097fbf104b23,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-12-16 17:46:08 +0800, , riscv update rv64 fpu code fpu enable disable state cached architecture rv64 fpu code updated accordingly signed yanyan shen yanyan.shen data61.csiro.au,,
363,472cd300d7cce34a7356185bce30884a8c8bc2b3,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 21:04:25 +0800, , trivial add license signed yanyan shen yanyan.shen data61.csiro.au,,
364,343761ca5ca5cc63a9b1a0ac93c768aa3594c818,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 20:50:19 +0800, , riscv improve ipi code removed loop ipi_send_target cause deadlock target ipi remote call enters handleipi path smp lock.h signed yanyan shen yanyan.shen data61.csiro.au,,
365,57ce0a9cbab640c8bc48f33d7bcc38b01210f1a2,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 20:36:19 +0800, , riscv switch fpu owner migrating tcb tcb migrated another core current fpu owner reset fpu owner null signed yanyan shen yanyan.shen data61.csiro.au,,
366,04061e113e7f57be45a0ccd54a63c9781150a648,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 20:23:18 +0800, , riscv reset fpu owner deleting thread thread deleted current fpu owner switch away thread signed yanyan shen yanyan.shen data61.csiro.au,,
367,4748f924fe3ffbf80778dbbd4dba30515d21af3b,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 19:25:56 +0800, , riscv handle illegal instruction fpu fpu first assume illegal instruction fault triggered fpu access retry instruction switching fpu owner otherwise handle illegal instruction fault signed yanyan shen yanyan.shen data61.csiro.au,,
368,b660c2e48ceda44b5eedd1886cf84c43b35e9b61,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 18:40:22 +0800, , riscv add fpu lazy switching code kernel exit lazyfpurestore call kernel exit fpu enabled disabled accordingly chaning sstatus current thread sstatus written physical sstatus csr thus fpu access enabled disabled signed yanyan shen yanyan.shen data61.csiro.au,,
369,50b12303d4f505aaf515f9341b8a530ce561d78e,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 17:06:15 +0800, , riscv init fpu core init fcsr disable fpu access signed yanyan shen yanyan.shen data61.csiro.au,,
370,ff7562b2882620b84076ee36437b3d10536e96fd,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 17:02:52 +0800, , riscv add fpu function riscv function called arch independent function save restore fpu state lazily signed yanyan shen yanyan.shen data61.csiro.au,,
371,4006310e68f7c677092bc596e61e246e660f93f2,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 16:55:31 +0800, , riscv add fpu state tcb add fpu state storage tcb increase tcb size bit fpu enabled signed yanyan shen yanyan.shen data61.csiro.au,,
372,b8aa983e31c00c6ba0503c5dea9952d63740b0b4,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 15:34:24 +0800, , riscv add function read write fcsr read_fcsr write_fcsr added access fpu csr signed yanyan shen yanyan.shen data61.csiro.au,,
373,8c556d58992597a3234d2698b9b4e26abf14146f,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 14:01:54 +0800, , riscv enable compiler flag fpu rv64 extension enabled rv64 kernelhavefpu enabled note still use lp64 abi floating point argument passed register signed yanyan shen yanyan.shen data61.csiro.au,,
374,6a723182d11ff8a7649adf11f378eb5749d52fd1,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-11-18 13:57:58 +0800, , riscv add fpu config option riscv two option kernelriscvextd kernelriscvextf added represent floating point extension kernelhavefpu enabled floating point extension enabled signed yanyan shen yanyan.shen data61.csiro.au,,
375,d5d54a0d5596e7a708a55040b58a1bb286dc9545,urtis Millar <curtis.millar@data61.csiro.au>, 2019-11-21 18:25:46 +1100, , introduce isstopped change isblocked change semantics isblocked include inactive state return true old semantics isblocked provided isstopped signed curtis millar curtis.millar data61.csiro.au,,
376,3f9a4cd80982e9a6a5d6cb87c49968138e39eda4,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-05-04 15:46:31 +0800, , github add workflow action style check replicates internal check directly github faster feedback signed gerwin klein gerwin.klein data61.csiro.au,,
377,ba5540fa75608342a1e78151c8babc55eafc9099,urtis Millar <curtis.millar@data61.csiro.au>, 2020-04-03 14:02:58 +1100, , configure idle based target core every system must configured based actual core run time comparison must made relative core creating system idle thread must configured target core signed curtis millar curtis.millar data61.csiro.au,,
378,95ddb556295c83acd115f04f5ad3cd2f93ff0158,urtis Millar <curtis.millar@data61.csiro.au>, 2020-04-06 14:32:31 +1000, , compare time assigned core time relative assigned core operation may occur remote core must explicitly refer core signed curtis millar curtis.millar data61.csiro.au,,
379,1d419f690477c9adf4e7c1b01bf7993aef96af2f,urtis Millar <curtis.millar@data61.csiro.au>, 2019-12-13 16:01:51 +1100, , time relative assigned core starting ready time relative core running rather current core signed curtis millar curtis.millar data61.csiro.au,,
380,d7c35bf6a31b64051763436edc9dd744ecaf129d,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-28 09:40:12 +1000, , riscv tweak frame remap error attempting remap frame find page table slot intending use return deletefirst user match verification spec check redundant lookupptslot doe stop page table ptes signed rafal kolanski rafal.kolanski data61.csiro.au,,
381,4a8b9edb8f24a266b7e429f96a053648a659b802,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-28 07:37:50 +1000, , riscv add return previous change return value accidentally removed signed rafal kolanski rafal.kolanski data61.csiro.au,,
382,bc5ef019f928880d44843f5388671d2385d5df00,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-27 22:20:21 +1000, , riscv change vaddr mismatch frame remap error appropriate error attempting supply mismatching vaddr frame remap return corresponding argument number signed rafal kolanski rafal.kolanski data61.csiro.au,,
383,9a58a37d645456094f71ba6102267101c23dc815,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-27 17:13:04 +1000, , riscv fix asid check remapping frame riscvpagemap case remap asid check check asid frame cap asid vspace currently check asid vspace asid vspace always succeeds signed rafal kolanski rafal.kolanski data61.csiro.au,,
384,c428f320b76dd271206711e6f6203d06f7b2c289,urtis Millar <curtis.millar@data61.csiro.au>, 2019-09-17 10:25:26 +1000, , reflect function split enum defines argument used reconfigure tcb also split two set flag applied two different function signed curtis millar curtis.millar data61.csiro.au,,
385,a5de16d04e84c6a4e150888c0dac494d8943914e,urtis Millar <curtis.millar@data61.csiro.au>, 2019-09-10 11:07:41 +1000, , bind last change order bind fault handler set priority bind unbind scheduling context signed curtis millar curtis.millar data61.csiro.au,,
386,60f9eaa654661a9c9961621f1223a50c44092b5a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-18 13:59:31 +1000, , split threadcontrol two function ensures verification required prove problematic combination update tcb even permitted api signed curtis millar curtis.millar data61.csiro.au,,
387,2b50d66587ec287b025136656f546c6d12ac2e70,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-25 20:40:09 +0800, , riscv tweak unmappagetable loop prefer unsigned word arithmetic signed nicer proof signed gerwin klein gerwin.klein data61.csiro.au,,
388,9100cadb511b03f93354b6a07ff1d5f1e7d338d8,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-24 14:50:58 +0800, , riscv reorder setmr align enum aligning order setmr writes enum order avoids prove operation commute signed gerwin klein gerwin.klein data61.csiro.au,,
389,c0fae570a9445c8c6947bd9e2cb9819714b1b464,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-23 17:13:22 +0800, , riscv refactor easier verification sequence memory writes correspond one atomic spec operation time consuming proof commit refactors two make verification smoother also set unused mapped address top level pagetablecaps expected proof signed gerwin klein gerwin.klein data61.csiro.au,,
390,ff9f2da132dbf1bc7453f3f878df65031876c0e3,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-24 02:17:26 +1000, , riscv ghost update verification requires ghost state update typed heap pull x86 signed rafal kolanski rafal.kolanski data61.csiro.au,,
391,7ad699e4fbfc233aabf82dd5ede68e4e09802284,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-22 04:22:33 +1000, , riscv check type cap checking mapped asid_pool_cap case first extra cap supplied user asking whether page table cap mapped check page table cap signed rafal kolanski rafal.kolanski data61.csiro.au,,
392,869dc4a4c01eb83d8b15de43688ba0413b3311da,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-22 04:33:42 +1000, , riscv change top level page table unmap check basic model sel4 system call decode perform refinement higher level model decode decide everything fine nothing case need ensure page table unmapped top level page table looking asid page table mapped doe stored asid capable handling need early exit  proceed performing unmap non mapped page table regardless check top level page table mapped case signed rafal kolanski rafal.kolanski data61.csiro.au,,
393,038d1fcd6db7b6188b0d518707ceba1a8629fe1d,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-21 14:31:03 +0800, , riscv fix page mapping bug previously possible rwx right new pte become 000 masking cap right would turn frame pte page table pte instead allow user create almost arbitrary mapping including kernel data code defect discovered verification risc port commit change pte invalid pte situation effect faulting accessed mapping pte without right supported architecture signed gerwin klein gerwin.klein data61.csiro.au,,
394,9181beb963ecc206c145f229c3f7a7be3b080271,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-19 14:56:20 +0800, , riscv avoid undefined access lookupptslot function applicable invalid ptes commit refactors loop access guaranteed guarded corresponding isptepagetable check signed gerwin klein gerwin.klein data61.csiro.au,,
395,1fba3d9e68c056ea85955697137e5255b249fe5a,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-17 23:47:34 +1000, , riscv dont_translate modifies_sip prevent contradiction parser doe allow function claim modifies posse body may modify something else instruct parser translate order modifies clause take precedence signed rafal kolanski rafal.kolanski data61.csiro.au,,
396,b903cb7372d9edbb41a82d6c90748651a81b0e5d,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-17 21:58:18 +1000, , riscv provide modifies read_sip read_sip doe modify state signed rafal kolanski rafal.kolanski data61.csiro.au,,
397,1f93e0508dccebf248c95aee27ac9d9a74692deb,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-17 21:56:28 +1000, , riscv tweak argument name type arch riscv consistent mean proof arch signed rafal kolanski rafal.kolanski data61.csiro.au,,
398,c47b49a0090f85873ef9f20232f6545457c1939e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-17 17:55:55 +1000, , hifive expose api method hifive platform interrupt positive level triggered expose api verified configuration include api method make easier support different risc platform verified configuration future signed kent mcleod kent.mcleod data61.csiro.au,,
399,0c88f21aafe9b29e712ce30a96545d488f89727b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-15 13:46:13 +1000, , libsel4 riscv remove field unused never set anything kernel architecture definition contain equivalent field current program status register like register fault handler read modify part fault handling risc equivalent register sstatus contain field would useful fault handler modify stage register transferred fault signed kent mcleod kent.mcleod data61.csiro.au,,
400,9f5733e159aeb3ee0a460a7b6dcb90cc9df347e6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-15 13:41:47 +1000, , riscv fixup definition field set explicitly setmrs_fault saved value scause exceptioin taken signed kent mcleod kent.mcleod data61.csiro.au,,
401,06928c1a038bbb9bddec87222064087aac59a180,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-12 19:10:05 +0800, , riscv unreachable case spec expects return false unreachable case could prove case unreachable context function called need fewer precondition provides safe default instead signed gerwin klein gerwin.klein data61.csiro.au,,
402,f42632ec464f1ed9cd31f2c059a865bc927ebfc4,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-10 17:50:41 +1000, , riscv change vm_fault_type_t word_t make riscv consistent platform signed rafal kolanski rafal.kolanski data61.csiro.au,,
403,200cd2cbed272ed6c0dd9cc775b5c9598be3ac34,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-09 17:13:31 +0800, , riscv add ghost state tracking risc object commit add ghost state annotation creation page page table risc level table verification target currently doe support signed gerwin klein gerwin.klein data61.csiro.au,,
404,281195c2db837a9dcc19779b17e6d647eea1e8af,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-09 16:57:42 +1000, , trivial add missing semicolon dts file signed kent mcleod kent.mcleod data61.csiro.au,,
405,b53de40e3ad709af37593e3e13f925d9c3cad42e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-09 15:49:00 +1000, , qemu arm virt use reserved memory node mem using reserved memory node require redefining memory node variable sized platform also add carve region virtualization configuration signed kent mcleod kent.mcleod data61.csiro.au,,
406,7cc1142c7a36125b19089bbc039814899c3cc593,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-09 15:44:53 +1000, , aarch64 vcpu add cntkctl_el1 register vcpu_t register accessible el1 affect whether generic timer register accessible el0 switching guest kernel need restore correct access native thread signed kent mcleod kent.mcleod data61.csiro.au,,
407,2f03e82e3e8cab59cfdd8d528b0b3bdeb15e6141,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-09 15:08:06 +1000, , arm zero unexported bit zero bit register apart one explicitly enable prevent previously exported arch timer feature continuing exported signed kent mcleod kent.mcleod data61.csiro.au,,
408,451535a8b18b64538414877f5d3f6c65749f72e8,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-07 17:39:50 +1000, , riscv use vm_rights x86 cap right frame cap differ somewhat architecture entirely consistent way example handling write frame right riscv departs x86 vm_rights enumeration dictated hardware hence strive towards consistency change remove vmwriteonly make riscv vm_rights right masking match x86 facilitate verification riscv reduced proof change doe time remove ability write frame riscv signed rafal kolanski rafal.kolanski data61.csiro.au,,
409,f8e7884827e1cf2d24064acfd95b35d83991b6e5,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-06 12:37:21 +0800, , contributing link tsc provide link contact information technical steering committee signed gerwin klein gerwin.klein data61.csiro.au,,
410,2b230ab159c00ae54f96ed1f1df9562fb448c979,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-19 16:22:22 +0800, , update contribution guideline sel4 foundation requires dco process instead cla minor document org markdown lint fix signed gerwin klein gerwin.klein data61.csiro.au,,
411,b6366c80cee0df0e6d2dd482339e6d2103a47cd5,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-06 13:56:05 +1000, , gcc.cmake add additional riscv toolchains search toolchains first one found signed kent mcleod kent.mcleod data61.csiro.au,,
412,3ab10e8314ae945db47c8c04884e5a7a65784e80,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-04-03 15:30:46 +1100, , readme.md update link sel4 docsite http project sel4 contains several link helpful link sel4 readme signed kent mcleod kent.mcleod data61.csiro.au,,
413,78bf170b210cf155e2a7c1625f79edcc800beea1,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-07 01:42:44 +1000, , riscv use bit capfvmrights vm_rights enumeration entry like platform requires bit store make riscv consistent platform signed rafal kolanski rafal.kolanski data61.csiro.au,,
414,a221ee1ca8dde0b9683887746524893abf0c79b8,aer Debel <saer.debel@data61.csiro.au>, 2020-04-06 10:59:34 +1000, , enabled ipc debug feature new config introduced new config flag enable usererror format string written ipc buffer another config bool introduced toggle printing error also set runtime signed saer debel saer.debel data61.csiro.au,,
415,9dad7382e117e95cf5fa777a367af72850438fea,aer Debel <saer.debel@data61.csiro.au>, 2020-04-06 10:59:19 +1000, , usererror string written ipc buffer format string usererror written ipc buffer debugging purpose requires snprintf reuses vprintf new structure handling output done signed saer debel saer.debel data61.csiro.au,,
416,0548f8d7e9cd8f601c6698e4fde0cc10a782cf95,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-04-03 16:37:40 +1100, , riscv use word_t rather unsigned int platform word_t used passing length size parameter adapts bit platform appropriately riscv platform stand using unsigned int unlike others reduce usage unsigned int match bit verification target platform x86 bit signed rafal kolanski rafal.kolanski data61.csiro.au,,
417,876ef360854f7d2e5c21f1812263ad62614d1d66,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-01 15:58:48 +0800, , add link code conduct add file github recognises file provides link sel4 code conduct common sel4 project signed gerwin klein gerwin.klein data61.csiro.au,,
418,b2971ca2531684c8f773b18e0fea6359d9bc5289,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-04-01 15:51:08 +0800, , extract license remark file github detects license.md file link put license information instead readme signed gerwin klein gerwin.klein data61.csiro.au,,
419,dda85f2cec532dee59a5864a4912a976da3700da,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-03-27 16:02:49 +1100, , riscv add cache function prototype function required kernel benchmarking feature add function prototype placeholder yet implemented signed siwei zhuang siwei.zhuang data61.csiro.au,,
420,18015518567ef371935c54e8f47cef8b99396fa4,ent Mcleod <Kent.Mcleod@data61.csiro.au>, 2020-03-26 12:04:52 +1100, , riscv interrupt allow checkirq use full range irqs maxirq range reserved kernel already userlevel unable access,,
421,f438fa0f31b4fb698e83d4c6fafaf2a1839dd840,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-03-23 21:31:04 +1100, , riscv remove encoding.h encoding.h isa simulator originally copied riscv tool deprecated becomes difficult maintain file besides merely need line code large file redefine need hardware.h remove encoding.h,,
422,ee30ba6faf6a14d95854e8d66dce34874ed34779,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-03-23 20:10:56 +1100, , riscv rename sptbr satp sptbr register renamed satp riscv privilege spec v1.10 kept using sptbr old compiler version compiler use support new name reason keep old name,,
423,c0a2b666d479c848cbfd7026d5c4f61477ad8767,ian Ge <qian.ge@data61.csiro.au>, 2020-03-20 17:48:14 +1100, , fixing missed header file second commit replacing ifndef pargma kernel header file header file missed first round hence commit,,
424,512a0200deb092109101fdb8aa988e7af21027a8,ian Ge <qian.ge@data61.csiro.au>, 2020-03-20 13:59:33 +1100, , replacing ifndef pargma kernel header file use pargma rather ifndef pre processed file change header file protected pargma also solve naming issue caused ifndef,,
425,73924ef0dcc5c2ec947d608a6d05405bdaeb01a6,orey Lewis <Corey.Lewis@data61.csiro.au>, 2020-03-20 14:34:23 +1100, , manual minor change exception section fix inconsistency explicitly mentioning grantreply right,,
426,ae2b9bf89f03857fbbbde2a16fea82027075d4a7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-03-20 09:47:22 +1100, , hifive.h switch inline asm mmio ops verification tooling able parse semantics data access inline assembly,,
427,e943c43a3b6d72e36d1a016104c89e6152cca545,afal Kolanski <rafal.kolanski@nicta.com.au>, 2020-03-19 15:44:40 +1100, , riscv change verified target hifive previous verification target spike simulation platform switch target actual hardware platform,,
428,ff784cb5166fcd165426e5a36ca967113ba3332d,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-18 17:10:58 +0800, , allow replygrant fault handler kernel far insisted full grant right fault handler cap replygrant sufficient consistent default kernel config,,
429,f16fbbf93f59560a3fc3a9fc7f882391dec76a98,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-03-17 15:26:36 +1100, , gcc.cmake use cache setting variable toolchain file invoked many different cache context assume behavior cache variable set file also inherited scope call project necessary write variable cache,,
430,82b79f51179e077f66b87c66a991f9f436b35625,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-10 17:45:39 +0800, , remove unused prototype removed two unused declaration referred removed recycle operation,,
431,c6bcf9e453081cbbc984508ca82a43c4ef4490e1,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-10 17:44:05 +0800, , converted caveat file content .md adjusted headline comment syntax markdown,,
432,0ca696bedc821553cdb75e251bb2e53fffea9422,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-10 17:40:20 +0800, , trivial rename caveat file .md,,
433,2799d6234b828d6dd5aa6d1af8f138c1d15b85e7,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-10 17:34:26 +0800, , update caveat recycle operation removed detail version verified update comment real time use sel4,,
434,39dd11b1138a85460c4e12df272183c6993bc387,tephen Sherratt <stephen@sherra.tt>, 2020-03-10 17:26:59 +1100, , fix python warning syscall stub generator keyword compare address compare value,,
435,50d9eee09aae895bbf4da136b169a7150ec0ecf4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2020-03-11 12:58:52 +1100, , gcc.cmake detect toolchain file templated toolchain file templated template variable initialized correctly add test overwriting templated value valid,,
436,f27b25c9771574794b85660069c80a594b40e465,tephen Sherratt <stephen@sherra.tt>, 2020-03-10 20:03:29 +1100, , set gcc.cmake template,,
437,0769d05f1ee49a2674341c441f0b0eb1edd1099f,uca(Wei) Chen <Wei@cvluca.com>, 2020-03-09 22:23:51 +1100, , trivial fastpath add config declaration declared fastpath config also fix style doc change affect result compilation,,
438,2b63cd9afebd56fbe135d2c0fb9039e7a264f85b,uca(Wei) Chen <Wei@cvluca.com>, 2020-03-09 22:05:30 +1100, , fastpath fix armv6 gcc8 pas sel4test armv6 due using force_inline replace static inline fix still got inlined keep force_inline platform since inline broken gcc make sure function got inlined,,
439,bbfd38455ede50e0e509e0f12bf0e68e97ab6dbb,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-09 17:22:59 +0800, , update contributors.md repo updated contributor list git history,,
440,59fb219cfa10817ef611d5159e5b384e1424e34c,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-03 17:49:52 +0800, , update license information readme point license include syscall note readme bsd gpl license file provided license directory,,
441,d33df8fa5a27a7c0b55ec7f0c646bbdc23444da4,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-03 17:30:47 +0800, , add full text license text license mentioned anywhere sel4 repository,,
442,892a517633ac2eaa04345ff75bfd4e5c417df699,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-03 17:29:53 +0800, , dep5 file additional license information file provides license copyright information everything tagged inline,,
443,dbb8d2a7cd74e9c6b7a11248dbaf2bd6637a4c46,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-03 17:02:44 +0800, , add license .licenseignore completeness,,
444,b0816d2df367039cd245f0e857f1765386b11227,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-03 16:58:43 +0800, , release doc owned data61 4.0 4.0 appropriate license documentation bsd gpl,,
445,996e1624f3241f6c3e603aff0b7b1041201b4bd8,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-03 16:52:28 +0800, , manually tag missing 3rd party license two file previously ignored license check,,
446,f16411a518913a98278234768cd960045b591cb6,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-09 17:54:12 +0800, , review linux derived dts file license file derived output device tree compiler linux kernel license input file compatible least gpl 2.0 part linux,,
447,ef94b463bd43a7e9eadc127432986cd9c1d92500,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-06 17:36:45 +0800, , clarify license generated header invocation syscall header generated provided bsd clause user code gpl 2.0 kernel code facilitate people copyright holder performing operation master file provided bsd gpl free choose,,
448,cdd0f99485dd2f6033be4aa97dc47c483a3b0257,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-02 15:44:54 +0800, , license bib file bib entry data61 database,,
449,ceb36c2f1b8bb6240de02603cb21ab21ab695ce8,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-02 15:43:38 +0800, , licenseignore generated file references.bib version control deterministic build generated file,,
450,35903f3f4ec10b9f9119db4a9065ea493b28ce37,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-06 17:42:52 +0800, , .gitignore license .gitignore file need removed license check,,
451,79da079239af8ac55c3e2d8f944c3f352ee52a68,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-01 17:40:51 +0800, , convert license tag spdx identifier commit also convert copyright header directly use spdx leaf copyright header intact adding spdx ident far possible commit also merges multiple data61 copyright statement header one consistency,,
452,80d8b02f30b070aeed5a267e2d7c44517635f716,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-02 13:53:48 +0800, , license tagging manual provide license info doxyfile readme export.bst,,
453,8de579e408517c8d2e3b4c47e510a6a20b8afb7e,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-02 13:29:43 +0800, , licenseignore ignore manual software license make much sense manual one available,,
454,ddad32febd813cd71619e8dbfba28d8c35b06985,erwin Klein <gerwin.klein@data61.csiro.au>, 2020-03-01 13:53:46 +0800, , review third party license tag made third party license tag precise,,
455,b8768ee0c346ef8af779c85a7af515f8afa12a3c,amon Lee <Damon.Lee@data61.csiro.au>, 2020-02-28 13:24:56 +1100, , qemu arm virt fix incorrect timer frequency value timer frequency commits corrects contains correct value,,
456,047ab9271a602fa8bc55f0c1f1bd6840d370b7bb,uca(Wei) Chen <Wei@cvluca.com>, 2020-02-24 20:35:46 +1100, , bitfield_gen explicit branch predication gcc8 might get wrong branch predication condition check could break code layout,,
457,99c7ff898ef50d0395e2a362ddd65ed0cb26e347,uca(Wei) Chen <Wei@cvluca.com>, 2020-02-17 15:56:38 +1100, , fastpath reorganize code layout arm fastpath_call got inlined single function could cause loading unused code cache additional jump instruction required,,
458,ff7d5556df2f82796a8a17af92fd83905fed252d,ingyao Zhou <Jingyao.Zhou@data61.csiro.au>, 2020-02-24 16:08:08 +1100, , zynq7000 fix timer accuracy issue configure reasonable timer frequency zynq7000 pas test sched0011,,
459,1224e15f86c568b77680140636b0100571773687,atthew <matt.phillips121@gmail.com>, 2020-02-21 11:49:42 +1100, , set cross compiler prefix triple default clang look tool prefixed target triple explicitly setting target triple toolchain file allows sel4 tool,,
460,31a81425531f64d224eca923bba00b25265f7ae8,lison Felizzi <Alison.Felizzi@data61.csiro.au>, 2020-01-28 18:14:43 +1100, , qemu arm virt generate dtb based smp config generating dumping dtb qemu arm virt platform pas smp configuration variable based ,,
461,713bbc70e1411d3e75b1f14156c161154e8e7c1d,nna Lyons <anna@gh.st>, 2020-01-28 18:07:11 +1100, , arm reserve vppi vgic maintenance irqs smp commit update secondary core initialisation reserve vgic maintenance vtimer event irqs change introduced support smp configuration arm hypervisor support enabled,,
462,c4fe5369845fdaa29744bda9b0bebcb9cd9a943c,nna Lyons <anna@gh.st>, 2020-01-28 17:54:30 +1100, , arm remote ipi call support virqs added support injecting remote ipi call towards given vcpu smp configured system introudcing new type ipiremotecall handler updating vgic state incoming outgoing ipi authored yanyan shen yanyan.shen data61.csiro.au,,
463,bddd405417ca8538da9566aa7f4724f6e3c40e6e,lison Felizzi <Alison.Felizzi@data61.csiro.au>, 2020-01-28 17:08:17 +1100, , arm added define vmpidr vmpidr_el2 added constant definition vmpidr arm32 vmpidr_el2 arm64 register vcpu register written read saved restored virtualization multiprocessor register vmpidr needed program vcpu affinity initialisation currently exposed smp configuration authored anna lyon anna gh.st,,
464,91f8ff706cc373c7e3dc4347bb7f5b3cfac6b4d2,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-02-07 08:44:05 +1100, , arm hyp check vtimer irq state masking without invariant verification longer know virtual timer irq inactive necessitating extra check,,
465,d5294a32b37a0ef16e189a7c96f84745e80cd6f1,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-02-07 01:54:38 +1100, , arm hyp change vppievent irq bitfield 10bit truncation bit therefore handled bitfield generator making correspondence abstract verified spec easier use bit word represent irqs bit arm platform,,
466,ebbd5ce97caa90e3bc141c156c5b0ce1dad59de2,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2019-12-23 20:27:45 +1100, , arm hyp rename irq field vppievent irq_w interferes parser variable order want irq_t irq short name,,
467,2dbcc842d29ec94c808e38811735758e8eba4b0d,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2019-12-22 16:25:52 +1100, , arm hyp bound check irq provide error irq outside valid arch_checkirq bound,,
468,221ed2eb9a6780b0e4c336be3b051f14b91c9951,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2019-12-20 23:03:18 +1100, , arm hyp thread runnable check handlefault time verification doe provable link current active vcpu current thread would allow concluding current thread runnable current vcpu active handle fault current thread must runnable added extra check vgicmaintenance vppievent,,
469,9d5168f09d340d1337f4fe33e969733aafb1ea5f,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2019-11-29 16:43:23 +1100, , arm_hyp return error invalid vppi caused bound array access due missing return statement,,
470,d9dba5341ad87b0b992128a40977b9c17d776409,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2019-11-29 16:37:55 +1100, , arm_hyp handle vppi event message register previously set content fault,,
471,01514662b7d11714ad8271274df1204cfb8fcda8,afal Kolanski <rafal.kolanski@data61.csiro.au>, 2020-01-23 14:21:52 +1100, , arm hyp provide modifies info dont_translate parser cascade dont_translate blocking modifies proof unless kind spec provided make claim timer register getters modify global state setter modify state verification doe care,,
472,232b0e86b5084f7f13ba075f8fa8c6a4bf29c1bc,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 20:05:34 +1100, , arm_hyp move pgd definition libsel4 pgd constant refer top level mapping object used kernel private mapping userlevel create pgd object constant belong libsel4,,
473,2ceeb1df6fa1770fcb69291bbf50a92c5e7f1f95,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 19:02:02 +1100, , vgicmaintenance update spurious check ignore vgic maintenance interrupt arrive vcpu currently running,,
474,0e05f416ae524f1528aea58c478d03ca547795b1,lison Felizzi <Alison.Felizzi@data61.csiro.au>, 2019-06-24 10:57:17 +1000, , arm configure trap vcpu wfe wfi call configure ability trap vcpu wfe wfi call enabled user level would need schedule future interrupt given vcpu invokes wfe wfi instruction otherwise leaving vcpu disabled state application choose disable trap want handle instruction schedule future interrupt,,
475,531d61215e0d52da682ba811afeb39179cd71b71,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 16:23:11 +1100, , arm restrict cache flush operation hyp mode cache flush operation applied kernel window mapping hyp mode requires extra check frame provided accessible kernel window,,
476,71d636f8b33cb70ab865fed902e20dfe36deef6a,lison Felizzi <Alison.Felizzi@data61.csiro.au>, 2019-06-20 18:54:21 +1000, , arm_hyp save restore vtimer state switch added support reading writing additional virtual timer register vcpu read write access include compare value register cntv_cval offset register cntv_off represented two bit high low register aarch32 single bit register aarch64 added support explicitly saving restoring virtual timer register vcpu enabled disabled ensures vcpu switched virtual timer register restored state consistent last run default cntvoff register updated kernel accumulate time vcpu running guest result vcnt register increasing vcpu suspended behavior turned disabling config option,,
477,f795e7c0ecf01a7f733cc1b57693b1931c0dcc02,lison Felizzi <Alison.Felizzi@data61.csiro.au>, 2019-06-24 10:25:15 +1000, , arm new virtual ppi event fault type commit introduces new fault type change mean kernel reserve ppi interrupt virtualise via delivering irq active vcpu specific fault enables multiplexing ppi irqs across multiple vcpus requires correctly masking unmasking irq depending vcpu running new vcpu invocation also added acknowledging handling irq take irq parameter accept irq number sent vppievent fault authored rafal kolanski rafal.kolanski data61.csiro.au authored kent mcleod kent.mcleod data61.csiro.au,,
478,4cb3414defa1f6184258d776ae16d171e87e8d51,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 16:56:52 +1100, , aarch64 add missing fault libsel4 helper construct fault message ipc buffer message register aarch64 missing type,,
479,7409fa1de53c30d9e44247fe91651b396b4707c4,lison Felizzi <Alison.Felizzi@data61.csiro.au>, 2019-07-04 17:00:42 +1000, , arm64 added define cntpct cntvctl register added constant defintion cntpct_el0 cntv_ctl_el0 register consistent 32bit mode definition register,,
480,6e63a4832c521fd08232bf4d7bae9e004b93f8df,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 12:19:14 +1100, , arm_hyp update armv8 vcpu register operation update register save restore function use provided wrapper function scope,,
481,16bedb98e40ad56f0c6a93c82acdbf53d8b72bca,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 12:13:55 +1100, , arm_hyp remove vcpu_ wrapper function function entirely arch specific implementation remove function wrapping indirection ease maintainability,,
482,94c7800e7e5ed53ca8ae02f43063f0cf1de0abaa,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-15 11:51:33 +1100, , arm_hyp refactor code arch header move vcpu function specific particular arm architecture version relevant header file also move generic function generic vcpu header file use arch specific header,,
483,56a19e05dc3ff5f37e1cb56692435df9d02512f3,atthew <matt.phillips121@gmail.com>, 2020-02-14 16:56:53 +1100, , kernel vtx use clang compatible inline assembly specifying function name prefixed compatible clang bit call vmlaunch_failed explicitly within assembly requires adding used attribute vmlaunch_failed referenced string literal bit move address vmlaunch_failed rax integer rather loading address function lea,,
484,4a09c94b7759338e04fbcd7f1eaca9792d71ab64,uca(Wei) Chen <Wei@cvluca.com>, 2020-02-10 11:19:38 +1100, , arm move handle unknown syscall slowpath reduces instruction size fastpath,,
485,2dd4a59a943b7519d06f266d1261d53f0164b0ee,uca(Wei) Chen <Wei@cvluca.com>, 2020-02-10 11:08:16 +1100, , fastpath force inline inline function get inlined affect cold cache performance use always_inline attribute tell compiler always get inlined,,
486,feb3717e5070bfb8489990a2ff13aa599789b4bd,uca(Wei) Chen <Wei@cvluca.com>, 2020-02-10 10:51:01 +1100, , fastpath fix branch predication jump instruction slowpath unlikely executed fastpath prevents polluting cache pushing away,,
487,62fcb7c9c424fed14446e3cccbc7963b2538f5dd,atthew <matt.phillips121@gmail.com>, 2020-02-11 10:46:58 +1100, , error clang used riscv riscv yet supported clang error llvm toolchain file exit early,,
488,8a87015a7c289f8bc2b5799d61e7c91482ad1cb2,atthew <matt.phillips121@gmail.com>, 2020-02-11 09:27:33 +1100, , define region undefined way clang initializing empty array undeined standard would impact verification clang break verification gcc,,
489,b043dbde8450f19ebd13fc9a19f4643211eb32b9,atthew <matt.phillips121@gmail.com>, 2020-02-10 11:00:51 +1100, , add ccache clang build ccache increase compilation speed dramatically add clang toolchain,,
490,5a2251a56d46d734e0fa2526dabc2b4624d9f4e0,atthew <matt.phillips121@gmail.com>, 2020-02-06 09:47:48 +1100, , explicit cast enum type ipi depending platform ipi slightly different interface explicitly cast speific enum type generic vice versa calling generic code another possibility would typedef specific enum riscv platform alias one currently used casting would take place passing args function call,,
491,680ce96b590295c1d49db6a2a34f77ac22e8475a,atthew <matt.phillips121@gmail.com>, 2020-02-05 14:23:29 +1100, , keep consistent definition section boot clang complains set null cause section type conflict use structure object section,,
492,faaef077d6433eb4c6b67eaf52eb014a6043ae25,atthew <matt.phillips121@gmail.com>, 2020-02-05 14:22:17 +1100, , use clang builtin assembler builtin assembler clang intended hand written assembly generated clang disable use default one,,
493,ce71d1fccceea914a73fc11363e31aa8f62f3d83,atthew <matt.phillips121@gmail.com>, 2020-02-05 14:21:22 +1100, , move bit system register clang requires explicitly identifying move bit register reg half reg,,
494,497d3c66c5bea990e35c7b821e85c2478d5c8f14,atthew <matt.phillips121@gmail.com>, 2020-02-04 13:14:46 +1100, , specify bit clang assembler using clang pas m32 flag assembler,,
495,07dfe8cf5650437499ea8a80100dbcfbb557e47c,atthew <matt.phillips121@gmail.com>, 2020-02-04 12:55:05 +1100, , fix comp negative unsigned var circumstance value negative compared unsigned variable clang error saying always true include early break condition check,,
496,c1d5a60e04731d4d96ef635c55b080de1305378b,atthew <matt.phillips121@gmail.com>, 2020-02-04 12:52:52 +1100, , initialise hw_asid ia32 stored_hw_asid unused fastpath passed function clang complains uninitialised ,,
497,0e8a2cf05c97c3d00e265bf6c33699f92e2014b4,atthew <matt.phillips121@gmail.com>, 2019-12-16 17:33:14 +1100, , remove unnecessary variable toolchain file setting target flag explicitly unnecessary whenever need explicitly passed coompiler checked change musl build system make explicit c_compiler variable useless,,
498,5ebe5526fddc18d3836c524a53ed9e72bc549083,atthew <matt.phillips121@gmail.com>, 2019-12-12 15:12:52 +1100, , add suffix bitfield generation clang complains shifting signed number need make sure know unsigned,,
499,1d8b5d4ab143d50dbc695f0dc631ffd29c755499,atthew <matt.phillips121@gmail.com>, 2019-12-12 14:56:09 +1100, , specify compiler variable user lvl basic compiler name variable let pas around user level project e.g musllibc,,
500,b0bdaf9f506c5a45b422ee034ec6f2378c26d3ca,liver Scott <Oliver.Scott@data61.csiro.au>, 2020-02-06 15:50:30 +1100, , smp tcb affinity modification bug patch tcb affinity modification bug 138 updating ques remote core reschedule operation never performed,,
501,dadfb1b6f3372d6c37df6a38eb40bcff67e4ccd0,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2020-02-12 12:15:24 +1100, , trivial bugfix use correct config macro use correct config macro enable code injection,,
502,c06df578f206e060076a10c6d1a7cf954a92c8b1,uca(Wei) Chen <Wei@cvluca.com>, 2020-02-03 14:51:02 +1100, , arm add support flush cache extend existing without modifing usage used sel4bench measure cold cache performance,,
503,2d40b0d5dfee071574b40c707391a16b9205459a,urtis Millar <curtis.millar@data61.csiro.au>, 2020-02-10 15:00:10 +1100, , riscv32 doe support huge page reason kernel documented maintained constant 512mib huge page riscv32 part specification reference constant removed,,
504,2d362cb7c8e96a64b9848df06e226f50e79a1ec9,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-11-12 11:16:16 +1100, , arm smp refactor irq_t structure smp explicitly create struct definition irq_t smp arm configuration make lot harder mistakenly use wrong irq encoding moving irq cnode index hardware irq number core couple area handled incorrectly fixed part refactor performing ipi masking ppi interrupt idx encoding used fit single word,,
505,2cd80a8c7e2e43326a97a345655bf9a637c53b33,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-29 21:19:01 +1000, , document internal machine interrupt.h interface every platform implement standard set interrupt interface kernel interract machine interrupt controller providing single header file function provides single location document behavior,,
506,94dcfce5c7c9e69f83fe98ce9a9ba3e2aa1aa299,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-11-12 08:51:18 +1100, , trivial remove duplicate function prototype,,
507,4fb42436f7d7c06c429bb413e1added1ea9f44ed,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-11-12 08:53:27 +1100, , trivial remove unused ipibroadcast function,,
508,b2086f54e121b19490a391e7d9db52739a881281,urtis Millar <curtis.millar@data61.csiro.au>, 2020-01-30 11:13:32 +1100, , update non sabre clock private global arm timer clocked source neither driver apply pre scaler frequency configuration frequency clock based pll1 could potentially lie anywhere range 650mhz 1.3ghz value determined appears correctly agree user level timer appears correctly implemented,,
509,c1fbb2716537fbff7601f7284dad67bbba050661,amon Lee <Damon.Lee@data61.csiro.au>, 2020-01-24 14:18:44 +1100, , imx31 add missing dts entry epit2 timer dts tool directory missing information epit2 timer add entry corresponding overlay dts file epit2 node included resulting dtb,,
510,cc90574fc4ee394a9818bec137ff5035ca5d4317,urtis Millar <curtis.millar@data61.csiro.au>, 2020-01-28 11:38:32 +1100, , fix timer kzm corrected user timer showed estimated value kernel timer used incorrect calculated fixed user level timer,,
511,0ff7405eab605d3eaab16912c9217ea740a3e3a6,urtis Millar <curtis.millar@data61.csiro.au>, 2020-01-22 13:45:41 +1100, , fix tx1 clock timer according implementation user level timer primary clock source m_clock configured 12mhz tx1 tk1 see comment libplatsupport util_libs libplatsupport src mach nvidia timer.c 213 allow tx1 pas test,,
512,0e62bc3a81c5f3c74e9615d990eaa95a19800b21,ictor Phan <Victor.Phan@data61.csiro.au>, 2019-12-02 16:53:24 +1100, , move vcpu_switch currently vcpu_switch function called setvmroot function possible early return order make sure vcpu always switched call moved call setvmroot,,
513,b45ca5cd71751019793ea57bcfdeecd1c0a1fa5f,ick Spinale <nick@nickspinale.com>, 2019-11-17 13:24:33 +0000, , aarch64 fix far_el1 width writefar fix bug writefar writing low bit bit far_el1 register,,
514,a047e8d865e33f3ca7fee000a14262b5097b58ad,ick Spinale <nick@nickspinale.com>, 2019-11-14 17:55:19 +0000, , aarch64 fix msr writeelr_el1 fix bug writeelr_el1 reading elr_el1 instead writing,,
515,49295a7b02ecffbc7a9680a0384d0d06e62d4653,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2020-01-10 15:45:51 +1100, , manual improve discussion recv wait ... tweak clarify synonymy receive wait non system note receive take reply object system non system also note redundancy wait non system use full english word receive discussion conceptual level still get abbreviated context also receives sel4_ prefix try little harder explain different non reply capability capability reply object explain stand beginning chapter manual current organisation precedes paragraph term first occurrence recast language thing kernel favour describing non kernel refer master kernel manual thankfully correct doubled word italicise reply capability better distinguish already italicised reply object add todo comment hyphenation grief,,
516,e36657f1c6ee769aa52af1ebea69975b46d0dd32,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-11-13 18:47:58 +1100, , manual rework introduction system call recast language introduction system call rearrange system call present pedagogically useful order add todo comment future manual organisation effort,,
517,b4e529ab2cb4036e7a6bfbc2155de7c419fccc71,immy Brush <code@jimmah.com>, 2019-07-01 07:18:40 -0400, , trivial arm improve object method doc,,
518,7b44ef927708cc99ab5991e7f53575adc3d50816,immy Brush <code@jimmah.com>, 2019-06-30 16:06:51 -0400, , aarch64 fix interface doc passed vspace cap upper page directory cap,,
519,01cea266d9c88cc0ea69d09e08a2dfd56a98b558,esse Millwood <jesse.millwood@dornerworks.com>, 2019-11-25 17:36:06 -0500, , riscv added stdout path hifive dts set first uart stdout path dts setting chosen node hifive device tree change,,
520,0de7fc11bfc93b80ed998cd6cd875cbb22a49c56,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-12-19 17:18:35 +1100, , revert cache fpu enable state platform reverts commit,,
521,113a53b2c55001475923b0e9e987590365d9657d,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-12-19 17:18:35 +1100, , revert trivial use global machine fpu.h arm reverts commit,,
522,8045f02ffefa0e88f44626dc12a6e9dc92f84843,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-12-19 17:18:34 +1100, , revert ensure fpu state enables fpu aarch32 reverts commit,,
523,c9701e3fe9d4d6caf58e1b95a089b7b7d9d68ff3,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-07-24 17:31:35 +1000, , unify usersize type declaration declaration usersize give type word_t since proof use mangled name includes type giving usersize different type different location occasionally break proof,,
524,335b4497aa035be56aec059c61e2ac3055f29843,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-07-18 09:44:15 +1000, , make padding word size independent unfortunate hack let specify padding within one sizeof sel4_word sized chunk struct indpendently size word,,
525,7054225e8f6cddb7a342c410d103d4be3d300a9a,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-07-18 09:42:19 +1000, , name anonymous structs translation validation report error using real struct type name instead typedef name anonymous structs make debugging translation validation harder,,
526,057d7f8933d6f76d471e955446c3f6d7e8b8efd1,imon Shields <simon.shields@data61.csiro.au>, 2019-12-16 11:22:58 +1100, , rockpro64 bcm2837 qemu arm virt specify num_ppi needed enable succesful compilation smp even though bcm2837 yet support smp add value completeness,,
527,0f6197805820a1b62195b6fd7eebef4a1df53da6,imon Shields <simon.shields@data61.csiro.au>, 2019-12-12 17:46:44 +1100, , hardware_gen add elfloader cpu output output cpu described elfloader header also includes device sel4 elfoader device property,,
528,05391acdf4e9d6e60bbcea1025585c9a4cbf7783,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-15 13:23:48 +1000, , ensure fpu state enables fpu aarch32 fpu state loaded thread first time uninitialised floating point exception register leading fpu disabled instruction fault occurs thread upon entry clearly loading fpu state thread want fpu enabled enable whenever loaded,,
529,89e53be40b1f94ed835d409a31229791c7f2b608,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-12 13:43:17 +1000, , trivial use global machine fpu.h arm,,
530,186180cf309b365b45c162f7a1f5931f0fc05d7c,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-12 12:22:49 +1000, , cache fpu enable state platform change broadens caching fpu enable disable bit arm platform ensure x86 time wasted fastpath disabling enabling already disabled enabled fpu,,
531,5353995516e6e95ee345110bb3e48db9be63dcb2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-12-13 20:39:19 +1100, , boot use vreg size calc bootinfo extra size region rounded power size mapped initial thread address space handled correctly lead situation bootinfo finish last address page table extra region size power size page directory allocated one need kernel would crash,,
532,e97554e53f2e689ff7eb31c3f0e483f77f594d2b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-12-13 20:34:54 +1100, , fix implementation function return size_bits allocation covering size extra boot info region previously incorrectly handling rounding result clzl,,
533,7eb4147e4369d68a4aa6cd884a4ae816e1ce406b,imon Shields <simon.shields@data61.csiro.au>, 2019-11-05 10:46:48 +1100, , hardware_gen add elfloader output elfloader going start using device based device tree add output method hardware_gen.py generates header file elfloader use currently contain array device device compatiblity string series region represented simply physical address region elfloader serial device specified stdout path property dtb,,
534,32e31e3a01bb0e3fbca1c5feff2553dc9889d75a,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-11-01 17:51:55 +1100, , trivial remove beaglebone kernel timer prescaling prescaler set frequency would 24mhz order synchronise timer platsupport require 24mhz freq hence commit turn prescaling kernel kernel timer accurately timeout test second previously running fast around half second,,
535,ea4c8cb163bd6b8379dfa039207dce6c27e95cf2,aybe-sybr <58414429+maybe-sybr@users.noreply.github.com>, 2019-12-05 09:24:37 +1100, , fix style complaint gcc.cmake unrelated rest changeset branch good opportunity make code quality check happy,,
536,dc5b6b6a74ee6ec7a3b02866fa0f9e7b85b31b70,aybe-sybr <58414429+maybe-sybr@users.noreply.github.com>, 2019-12-04 12:39:56 +1100, , add support arm xcompilers red hat distros change introduces gcc hunting helper function gcc.cmake order help find appropriately prefixed gcc target built use helper find 32b arm cross compiling gcc debian red hat based distros,,
537,735b154abbcd70eae15293fa20bebe2adc6ded75,aybe-sybr <58414429+maybe-sybr@users.noreply.github.com>, 2019-12-02 17:36:42 +1100, , use autoconf definition def relates 168. definition life uapi types.h appears link value actually used kernel configurable change set uapi definition generated definition kernel config step default previous fixed value reason configured definition available,,
538,4ef43d507c6280f97e175d1f415851610ada5ab0,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-11-22 14:05:11 +1100, , change improve introduction recast introductory paragraph better describe document characterise intended audience move information intended document maintainer kernel engineer comment add guidance engineer better know update document thanks kent discussion doc sel4_release page set release note per like feature grid release history describe differently style document title top level heading,,
539,04e51d402aec7defaabe78037809ee3f76e4f5da,urtis Millar <curtis.millar@data61.csiro.au>, 2019-11-28 11:07:40 +1100, , revert recent change faster fpu switch change need reverted properly test change hardware online currently test x86 hardware reverts commit reverts commit reverts commit,,
540,7e0cec6f8fefed32ae6910afcf89afcc65fe36c7,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-15 13:23:48 +1000, , ensure fpu state enables fpu aarch32 fpu state loaded thread first time uninitialised floating point exception register leading fpu disabled instruction fault occurs thread upon entry clearly loading fpu state thread want fpu enabled enable whenever loaded,,
541,6d90e0c0d8acd0dc67c236da49de1a456240b2ed,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-12 13:43:17 +1000, , trivial use global machine fpu.h arm,,
542,e9b90f9f1c95ca2aeacdd368a570f01e4fe820df,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-12 12:22:49 +1000, , cache fpu enable state platform change broadens caching fpu enable disable bit arm platform ensure x86 time wasted fastpath disabling enabling already disabled enabled fpu,,
543,249bcdab63d4f6be5ef76dc2e0651cbace4f27cb,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-11-26 17:49:46 +1100, , riscv add support rocketchip soc support rocketchip soc map xilinx zc706 board zcu102 board,,
544,0d1814e5a8384ca6cedd50a7a9a6ddac4c680c13,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-11-26 17:15:27 +1100, , riscv hifive platform kernel device hifive platform support kernel device currently,,
545,0d93997463b40d360d29000dc9f360cc168e4ddf,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-11-26 15:20:49 +1100, , ariane remove unused dts overlay ariane platform kernel device dts parser accept empty property removing completely avoid dts parsing error,,
546,4d21d40b1e77058e5afd705a95cd12f58605d066,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-11-22 12:25:37 +1100, , gcc.cmake add option coloured gcc output setting environment variable gcc_colors cmake option cause gcc colour message outputted,,
547,60ffdb1f0a37fa5047a355c27f3cba1cf17dc9c2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-11-22 12:22:45 +1100, , trivial fix x86 definition using hardware irq number instead irq number sel4 change affect preemption point handling,,
548,cdbae0b3b27c8a69f1b47074523177e428b0b95a,ictor Phan <Victor.Phan@data61.csiro.au>, 2019-11-20 17:58:49 +1100, ," riscv update page table level numbering numbering changed 1,2 ... 0,1 ...",,
549,66bc2b1724577c2d70f3625833f2a4c9fb52d9d7,ictor Phan <Victor.Phan@data61.csiro.au>, 2019-11-05 19:42:29 +1100, , rename kdev_pptr pptr_kdev kdev_base virtual address start kernel device mapping region,,
550,e5a986af0ce94aa23fa98f52d63f3dbab77da0b5,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2019-11-19 15:41:36 +1100, , update version file 11.0.0 dev,,
551,ff216025041bfab6a45080eaabda2ff4af5db3e9,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2019-11-19 15:41:36 +1100, , release 11.0.0 update version update change,,
552,eec474dcc802230ef13171a3f791f6e79877ebd7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-11-20 18:16:21 +1100, , update change change since last release try add missing change affect sel4 interface,,
553,eb2bdf8463e9a6592e58db3b3111853affb856d1,imon Shields <simon.shields@data61.csiro.au>, 2019-11-19 10:32:04 +1100, , trivial remove duplicate macro definition,,
554,beede2ad85bc2b666e095259f9752219d936a7d6,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-11-07 18:16:16 +1100, , add imx8mmq move ticks_per_ms ifdef guard gicv3 find turn buildsystem check add magic constant config,,
555,2fdee6070bd3e0861b2120bfe4cf82721b7ec513,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-10-28 10:47:14 +1100, , added virtualization support qemu arm virt added hypervisor support qemu arm virt platform required change gic_v2 driver reroute interrupt group set secure mode qemu elf loader work,,
556,a1d1124de9dc6a2559157d04b72821942313ea3a,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-10-17 15:43:29 +1100, , virt updated qemu 3.1 added version check added check user qemu version generates warning 3.1. important dts qemu generates virt platform slightly different version clash overlay,,
557,57872537e3522948f284c5cf52cb6dedb32cb237,xel Heider <axelheider@gmx.de>, 2019-11-10 23:44:04 +0100, , cmake fix variable name arm_plat instead plat,,
558,49dd638a8adbe3384b8666dc76f2ab2be1bfdf06,xel Heider <axelheider@gmx.de>, 2019-11-10 19:43:22 +0100, , cmake add helper function,,
559,6b8c09a6d9eacf13a56e8d225d930baa615bf882,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2018-12-18 21:07:51 +0100, , x86 always invalidate tlb unmappage smp configuration vspace may use core tlb shoot performed unconditionally,,
560,b5c56244f1394940fbb871616e6a80041fa1b038,imon Shields <simon.shields@data61.csiro.au>, 2019-10-08 12:16:41 +1100, , create device untypeds boot arch currently x86 device untypeds generated passing entire address space minus part reserved kernel real memory e.g kernel image physical ram arm risc device untypeds generated compile time device tree patch move arm risc use approach x86 move code x86 common location shared three architecture authored anna lyon anna gh.st,,
561,28c1ff4b4b5d941f3abfc2ce0df95d9c0e943592,imon Shields <simon.shields@data61.csiro.au>, 2019-09-05 16:35:35 +1000, , kernel set maximum user paddr build system expose maximum physical address given userspace use hardware_gen.py,,
562,75ee55a8fde1cbe9cb38c2c5f3efd7c5fb782129,imon Shields <simon.shields@data61.csiro.au>, 2019-09-16 16:17:11 +1000, , hardware expose rpi3 intc region userspace intc region contains timer userspace kernel,,
563,cc655275f495ca34c6e3ff6bee5fc06c06d3e8e7,imon Shields <simon.shields@data61.csiro.au>, 2019-09-04 16:42:37 +1000, , spike remove unneeded empty sel4 kernel device hardware_gen assumes prop empty specified,,
564,294b592bb144bbd599df731d4b250d2365eb3ac5,imon Shields <simon.shields@data61.csiro.au>, 2019-09-04 16:20:33 +1000, , trivial hardware.yml clean indentation,,
565,82084ad92b6a080daebb213688a0e88cbd887a41,imon Shields <simon.shields@data61.csiro.au>, 2019-09-04 16:19:05 +1000, , hardware_schema simplify clarify schema two interrupt related macro rather confusingly different explain rename simplify interrupt specification ,,
566,cdb6a093d46f5593c640103a829b5785a44f6c99,imon Shields <simon.shields@data61.csiro.au>, 2019-08-29 16:04:37 +1000, , hardware remove executenever implicitly true mmio region always executenever,,
567,7a26d271c30de719e1aba43456e9d18356b5ab00,imon Shields <simon.shields@data61.csiro.au>, 2019-08-29 16:01:31 +1000, , hardware change region logic hardware yaml going switch mapping whole address space excluding part used kernel userspace trust root server anyway giving extra possibly invalid mmio space simplifies stuff kernel end drop hacky true false null user flag favour saner true false one remove support default region default pas unused region userspace,,
568,75f2c54b42c2dbea56ca91ae6b029c3d3ad8eed4,imon Shields <simon.shields@data61.csiro.au>, 2019-08-13 14:26:22 +1000, , tool rewrite hardware_gen.py almost complete rewrite old hardware_gen.py separate parse stage generate output device strictly hopefully easier understand easier extend also longer generate device list yaml dev_p_regs array kernel implicitly expose non ram untypeds device,,
569,6e3606d056a3e24dcfc48ae0f1b7644e9010f6d0,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-11-05 12:15:31 +1100, , riscv add support ariane soc support ariane soc platform running genesys fpga board,,
570,e460b934b15e72a49b73f4b48a3092f539e827d5,immy Brush <code@jimmah.com>, 2019-10-29 23:54:24 -0400, , trivial fix typo manual,,
571,7889580a7dce3bc21758c39da64d461e5dad8ba4,orey Lewis <corey.lewis@nicta.com.au>, 2019-10-22 12:17:26 +1100, , refactor reply_push remove unnecessary asssert simplifies proof,,
572,b5a39a92a996c7e3356b7f8ee6f382063834d708,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-10-25 13:53:21 +1100, , trivial update licence,,
573,9abe8a4f0b5785674a00183eed3b2012b41d0cf7,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-07-16 13:07:36 +1000, , add support rockpro64 kernel support bit rockpro board dts taken linux kernel,,
574,5c700c15a23c9fb3c0469a5a9eb20c2817ec8d13,xel Heider <axelheider@gmx.de>, 2019-10-23 04:29:44 +0200, , output use line break,,
575,5e7f50e835c38e1a61059743fae3dedd98509584,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-10-08 12:57:45 +1100, , config.cmake fix typo discovered ieee secdev 2019 someone asked binary verification optimisation level,,
576,a5148a195702667aaa69adaf7de895695c67ee58,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-23 14:22:46 +1100, , exynos move mct function specific header exynos5 platform arm generic timer available used mct.h still used mct device need configured implement arm generic timer mct.h common header register definition exynos4412 mct.h used implementing timer function exynos4 mct support arm generic timer also remove misplaced declaration,,
577,cd956d57696adc420883b40e1636664a68325a25,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-10-22 13:38:14 +1100, , bbone add add functionality bboneblack platform,,
578,8fd26bd7593302dd4dad1e081b46fdc709b31f7c,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-10-22 13:31:53 +1100, , bbone kernel switch dmtimer4 kernel originally using dmtimer0 fixed clock speed fast enough ,,
579,4efbd4365e34cefba49d0c71d4d8a86ac45f2fca,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-10-10 16:55:45 +1100, , updated change file updated change file add virt support,,
580,5ffb2a1bc1ae66834b63716dfb13b1e272656123,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-10-04 14:44:23 +1000, , added new virt platform virt qemu virtual platform support arm cpu,,
581,7dc6b23ef9cf015902f81570bcc377f9706e8605,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-10-08 18:30:53 +1100, , exynos4 timer add required functionality,,
582,1cb5887abe3fd6d14ee280ff9d401ad290bc8a5b,anyan Shen <Yanyan.Shen@data61.csiro.au>, 2019-10-10 15:04:26 +1100, , trivial update change,,
583,834dda675603a582f262eacb9a9c4b04ab68a5e3,anyan Shen <Yanyan.Shen@data61.csiro.au>, 2019-10-10 14:50:51 +1100, , trivial remove unused code,,
584,2719999046f72a35546d88df2ab4d5233fbaa3fe,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 15:17:53 +1000, , trivial fix style,,
585,17b6f2a26519723805a19266eee72b23c29a868b,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 14:41:59 +1000, , trivial replace asm fence_rw_rw,,
586,db3c4ff44fcd4bafc982c3c4e3775a784cbe4cda,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 14:39:49 +1000, , riscv guard smp inlines macro guard added smp inline function,,
587,0a6df5fc8753c29797fe5cfab10d4adaa41ef7f9,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 14:20:06 +1000, , riscv remove ipi function smp remove ipi_get_irq ipi_clear_irq smp enabled,,
588,e7957006e597096ae32977d9e9cedec3472bbae9,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 14:19:20 +1000, , trivial correct year,,
589,fbc70aa02f2be3db2b6c45ee4855cb372121dc7d,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 14:18:19 +1000, , riscv use inline function replace inline asm use inline function replace inline assembly,,
590,b32c0b8dcbe8e48b33a3dd083808e5f8a93a1707,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-19 14:17:28 +1000, , riscv add fence_r_rw fence_w_r add memory fence,,
591,860ab65d010a04c48e75aa4d3dba320a6c38c560,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-07 10:54:04 +1000, , trivial fix compile error debug,,
592,a45f389704c0945b9d74fa61fd344c1b139533bf,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-07 10:50:18 +1000, , trivial fix style,,
593,582e6e2646dd6a3a6e7a3b0aef12b12f70dbc34b,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:47:54 +1000, , riscv smp option allow enable smp option riscv,,
594,a269298c715ee6986c6496d1e1d2a2a976cd1755,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:44:44 +1000, , riscv flush pipeline instruction cache flush instruction cache pipeline handling reschedule ipi,,
595,4741fb64927e1ab66c7894fdfd04d345c98cb3b8,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:43:56 +1000, , riscv smpify booting code add smp support booting code,,
596,fb7dee9a2b1847cdf9000081283a9562e62b2412,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:42:40 +1000, , riscv add arch_migratetcb function smp add empty function pas compilation moment,,
597,fa696b8585903278730c9bab1f39403a24745d84,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:41:49 +1000, , riscv get lock first handling interrupt get lock handling interrupt,,
598,79e0613c7695b9a70210664bbe47ff72864b4192,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:38:35 +1000, , riscv add ipi support smpify irq related code add ipi support smpify irq related code,,
599,b848e58d5ae2bc49316f6b8228523e011ec6c2aa,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:38:02 +1000, , riscv add ipi call handler add ipi call function handler function,,
600,c83a771000b2cf6f64883ea861ba389ab73f2128,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 19:35:44 +1000, , riscv print sip spurious interrupt add bit information spurious interrupt,,
601,633412dbf133c91fe0ea4975fd5eaa40ef6b1166,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 17:12:41 +1000, , riscv generalise smpify plic code add smp support plic code,,
602,d1a0de41ff1b978a70a6575f9f1a897e1e32c124,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 17:10:35 +1000, , riscv split irq init platform local split irq init code platform code per hart code,,
603,e1c529caa58728d324c4965d221fdf2a043d4fd4,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 17:05:51 +1000, , riscv add smp code ifence sfence hwasidflush smp enabled sfence ifence hwasidflush also ipi core,,
604,07a5a3f5d9f97e95ce985edf883ef3fc4348fd39,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 17:04:36 +1000, , riscv add memory fence local ifence sfence add memory fence add local ifence sfence work calling core,,
605,8f7b168a53eed37f548168934319cbe8f9296ea3,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:58:06 +1000, , riscv add smp data add data converting logical core hart vice verse,,
606,5a0d349845e515c3426ec039437d60f946141846,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:56:15 +1000, , riscv include header smp macro include header smp macro,,
607,99e9092b23a07deb4e9191a6a8fe17ff080aa7f9,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:52:44 +1000, , riscv set idle thread per core stack use per core stack idle thread stack,,
608,1c53fea9d35436a19d1cd1e5b75a539c887b04b5,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:51:00 +1000, , riscv add cache line size memory barrier add cache line size based hifive unleashed,,
609,934080b7f57239eba015d04ff5436fc8b43734ea,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:47:27 +1000, , riscv add ipi type arch_pause function add reschedule call ipi type add arch_pause function,,
610,3505909fbe4047b0f2abc8dc30a904db0951242c,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:45:12 +1000, , riscv add interrupt_ipi_0 interrupt_ipi_1 define constant ipis,,
611,e92b4e68b553f4985e830c095b4352c1cc931e7b,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:39:53 +1000, , riscv add smp function add smp function riscv,,
612,a6c9dcf8a7433074915e31091ad6695fdee1c753,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-08-06 16:28:29 +1000, , riscv use sscratch per core kernel stack smp enabled sscratch register used contain per core kernel stack instead current running thread get current running thread top kernel stack,,
613,a4d6bf850c97c11ab7585dc656110452d8cf908f,mrzar <Amirreza.Zarrabi@data61.csiro.au>, 2016-02-29 17:04:18 +1100, , selfour 161 merge page_remap page_map remove remap function sel4 api arm x86 riscv respective invocation implementation update map replacement remap update manual allows change right frame mapped already mapped given vaddr map page different address unmap first authored hesham almatary hesham.almatary data61.csiro.au authored anna lyon anna.lyons data61.csiro.au authored victor phan victor.phan data61.csiro.au authored kent mcleod kent.mcleod data61.csiro.au,,
614,0f1f56d4adddcc9d83f06a0d181645cbabcc0e03,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-10-08 11:17:02 +1100, , ia32 boot create device frame unused ram ia32 kernel supposed pas type memory outside kernel window device untyped previous refactor memory stopped getting created untypeds behaviour fixed pre clamping memory given free region list,,
615,d09914aaa20797ce5e10cc45f36e0b3d04497a32,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-07-05 12:15:45 +1000, , kernel attempt direct switch set prio prior commit kernel would always trigger full reschedule setpriority change allows kernel attempt direct switch avoiding invoking scheduler move location setpriority call cap deletion make proof easier setpriority change required choosenewthread cap delete function update attempt direct switch set prio,,
616,3e83f89990e356b02b227cd883d32ccafa283127,imon Shields <simon.shields@data61.csiro.au>, 2019-09-17 11:54:22 +1000, , x86 avoid waddress packed member safe take address member since first thing cacheline aligned struct,,
617,c25e5445fbc0c7532f36ceb3241e81f025b42970,urtis Millar <curtis.millar@data61.csiro.au>, 2019-08-23 12:11:10 +1000, , rollback time rescheduling allows kscurtime monotonically increasing making proof much easier construct,,
618,8748d8ea5eb59a0695c806e441c8488b237757c5,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-19 17:26:35 +1000, , add force kernelsel4arch without force added set kernelsel4arch set command seem persist variable must already initialised case part script processing platform already selected setting sel4 arch using force seems appropriate anyway,,
619,8234026c1fb827abee75731b2575ddb741687eff,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-17 08:27:12 +1000, , aarch64 move tpidrro_el0 vcpu tcb context register visible software executing el0 writeable storing vcpu context required custom save restore handling explicitly handled switching vcpu thread non vcpu thread become channel possible update register via software executing el0 also fix potential bug vcpu thread switched non vcpu thread switched different vcpu thread original vcpu thread copy register get set,,
620,ef8b01390dbddc3f4a000be963fad53d79390411,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-18 19:34:00 +1000, , change reserved irq reporting reserved irq reporting would print every received reserved irq feature supposed report spurious interrupt yet case reserved irqs spurious change printing print reserved irq unhandled intention allow app configuration leave feature enabled development build,,
621,b0f974c4a2160a875fe85eff3b555d268fdf3523,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-18 16:49:16 +1000, , pc99 cmake move configs x86 dir configs also used x86 file fix configuration race condition project try set kerneliommu platform setting configured kerneliommu result correct value,,
622,e93e45a123c1ce16d0a017ab8588a22b8d40c2ae,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-15 14:04:20 +1000, , cmake mark config option advanced remove appearing cmake configuration cache confusing,,
623,af9a0460313256b7b41e24bc9a4bec4fdc6b2aa7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-14 17:05:47 +1000, , cmake add platform arch support kernel hardware debug api advertise setting ,,
624,ed87dc35f274ae2b944dabb5e13c104f42b1cc09,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-14 16:55:58 +1000, , gcc.cmake configure ccache toolchain file reasonable default option,,
625,123a0d844be72fafdd6239341c61b6cb2a21472e,amon Lee <Damon.Lee@data61.csiro.au>, 2019-09-17 16:45:55 +1000, , armv8 cmake split generic timer counter access instead exporting generic timer counter access userland one commit split two different operation require two different build flag turned timer expose storage channel allow thread corrupt register also move config option better location depend suitable config flag,,
626,f02e59c59bc9ac40e2a708d4794d100c6548c9e9,nna Lyons <anna@gh.st>, 2019-07-13 08:40:51 +1000, , armv8 expand generic timer user level access allow compare register set user level virtual physical timer allow generic timer exported el1 well running sel4 hypervisor,,
627,58b6f3503ea7e48d5891b43fcae13911928bb50b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-13 12:21:19 +1000, , cmake add findsel4.cmake module add support importing project via find_package sel4 project exists add kernel project current build directory add libsel4 current build directory import configures kernel configuration toolchain setting target platform,,
628,d6bef3c533435744264ae319c2af41b449c2c4d9,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-09 20:43:06 +1000, , cmake include cmake file selected arch prevents accidental declaration property configuration incorrect architecture selected previously required variable kernelwordsize kernelarch defined arch specific cmake.config file defined advance possible exclude import,,
629,b785b59930c702d3f5ca1ff993f70705d1d57cd9,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-09 20:34:20 +1000, , cmake add variable directory scoped varible used config_option config_choice config_string set created cmake cache variable advanced advanced variable hidden default cmake configuration editor setting cause variable advanced show cache project set limit amount option presented config editor cache variable overridden calling clear config_name,,
630,297d2b63da39ea26b3c437a15247fcc6508d8598,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-05 11:45:04 +1000, , cmake invoke configuration file build kernel leverage usr bin env cmake invoke cmake configuration file script configures build kernel current directory configuration invoked quick way producing kernel.elf kernel_all_pp.c input file verification particular config,,
631,d258af82ab9e6b00e53b008542be4aa8ca1059c3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-05 10:20:01 +1000, , cmake error toolchain file change toolchain file given cmake required immutable first build configuration cmake cache certain build flag based assumption throw error platform configuration change way change toolchain file,,
632,7d9297326bc6527645700c4d8318b0c7a12ddb32,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-09-05 09:59:41 +1000, , cmake possibly set toolchain file automatically unset generate one selects correct toolchain based configured kernel arch setting mean initialising build cmake gcc.cmake daarch32 ninja configs  cmake ninja configs gcc.cmake modified used input configure_file kernelarch argument replaced configuration setting file still work passed directly cmake via gcc.cmake without templated,,
633,7798b4767dcb7bcd3699f191f685435cfa645518,nna Lyons <anna@gh.st>, 2019-09-06 16:07:26 +1000, , aarch64 allow access memory physbase aarch64 physbase constant point bottom physical memory ram prior change kernel window mapped directly physbase usually paddr consequence kernel could access memory physbase change fix issue mapping start kernel window physical address space add new constant paddr_load location kernel image physical address space add new constant paddr_base start physical address space  add new constant kernel_elf_base location kernel image kernel virtual memory consequence change aarch64 kernelbase constant point start kernel window virtual memory start kernel image different,,
634,3e685da663333323e02896910404146f2061fec1,nna Lyons <anna@gh.st>, 2019-09-10 12:03:55 +1000, , aarch64 update armv8.2 prior commit check would fail armv8.2 greater bit set version doe imply fpu simd supported armv8.2 value advsimd bit id_aa64pfr0_el1 follows 0b1111 mean fpu simd supported 0b0000 mean fpu simd supported except half precision floating point arithmetic 0b0001 mean fpu simd supported including half precision floating point arithmetic,,
635,2b5c8d3f8481d0f685e1706b4b17a80b38d2d893,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-30 15:54:55 +1000, , setup.py depend pyyaml pyaml pip namespace pyaml pretty yaml yaml generator yaml parser pyyaml accessed import yaml a.k.a pyyaml yaml serialiser reader actually use bump minor version number per semantic versioning rule one could argue removing pyaml pretty yaml interface therefore major version bump required _actually_ using module would argue introduction pyyaml visible change thanks japheth lim identifying issue,,
636,fc251b5067aa6737409d326b0e7c68e24f286ab7,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-28 15:31:42 +1000, , setup.py add python dependency libarchive shoehorn tool tool sel4 sel4_tools repository requires  bump minor version number per semantic versioning rule interface extension 0.3.1 instead 0.3.0 0.3.0 saw light day incorrect dependency libarchive instead libarchive,,
637,568f509b5055d0294c9e960744688f5b89d382e0,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-28 15:28:29 +1000, , revert setup.py add python dep libarchive reverts commit least namespaces relevant python module name debian package name pypi module name name module used actual python language import one brain could handle wanted libarchive setup.py instead libarchive,,
638,9cd7958dbee8c290f583a0ac4d2c7dd6a6a75e10,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-30 10:00:55 +1000, , hifive real time clock operates 1mhz sifive fu540 c000 run mtime rtcclk operates 1mhz external oscillator,,
639,2f00d10f0e16c6ee54e72fd2f326a87a186da0ae,urtis Millar <curtis.millar@data61.csiro.au>, 2019-08-22 11:39:45 +1000, , enable riscv allows kernel built risc platform,,
640,ccfd672039b6dfc49959149417710f619c615a4e,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-18 15:20:22 +1000, , boot risc scheduling control context make sure kernel boot scheduling control cap created initial thread idle thread scheduled using correct systemt time,,
641,18219bbedf067cdcfb757019040961e88610bcbf,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-18 15:03:09 +1000, , risc bit addressing stuctures.bf risc bit virtual addressing rather bit high bit pointer fewer bit riscv rather ,,
642,af34037edb4a1124f7b83447ed4a00e3c24d56df,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-18 15:01:40 +1000, , trivial spelling word canonical,,
643,97782dcfb0077542bcc81319a6c8ed6552c3f2fb,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 16:59:44 +1000, , update size constant risc update notification size constant larger notification add constant size reply object,,
644,7adf81f6d7e13012f8b841046fd54143bf9c95b8,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 16:33:56 +1000, , reply argument risc add reply argument call risc,,
645,d869b3adb7920fc2498d03b96d5a4464821f2142,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 16:33:07 +1000, , timeout fault reply risc add fault reply timeout fault risc,,
646,f100d73f9cd92e266b07d75475bda79b542db150,urtis Millar <curtis.millar@data61.csiro.au>, 2019-08-22 13:35:47 +1000, , add capability variant riscv building risc capability include schedcontrol schedcontext capability,,
647,c45f2f0169347509f1a0f320ad876709770ffbb9,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 15:47:30 +1000, , libsel4 risc aarch64 code basis implementing full set new updated libsel4 function risc,,
648,449dcd5038803172528e507c56b3bf2eb1e07918,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 15:45:25 +1000, , select additional register risc requires additional register performing system call pas information regarding reply capability destination nbsend recv,,
649,210eb59d9d3a48c6401fa4ea8f79d9e47bff4bf1,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 14:53:13 +1000, , implement timer function risc introduce function needed read time set timer risc,,
650,e19fddbb5651f6947858b5be77570093b71639d4,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 14:52:25 +1000, , remove timer init reset risc timer init reset needed initialise clock risc,,
651,1c4b6424d814cca87ad42580ae54d20e804b99fd,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 11:25:50 +1000, , riscv fix rollover reading time bit time read bit mode read two operation time change time cause low bit roll high bit increment reading low high bit incorrect time returned check added ensure accurate time returned,,
652,557f8d4fb855f91124a039e74251f838207f2834,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-17 11:18:14 +1000, , riscv relocate read time header move riscv function read current time header file inlined,,
653,a14264336c9e10328236c06fdd3b5197a3cc7698,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-26 14:31:18 +1000, , setup.py add python dependency libarchive shoehorn tool tool sel4 sel4_tools repository require future commit bump minor version number per semantic versioning rule interface extension,,
654,d09cdc8329610c663920c0e3e81b053571ac7948,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-26 14:29:29 +1000, , trivial add trailing comma list element python syntax allows comma last element list one help avoid surprise event line list rearranged,,
655,3b12f529d71de7615eadf30245ec58234e4728ab,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-22 13:29:34 +1000, , libsel4 expose constant non file use __assembler__ macro suppress definition appearing non file preprocessor used libsel4 constants.h file use strategy avoid duplicating definition sel4 object size changed based kernel configuration,,
656,258d9d0b6458d3a9f371916a263127fccef66411,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-22 13:24:52 +1000, , libsel4 correct call x64_sys_recv requires additional argument used ignored mainline,,
657,1387bfeb5106452bfc164e85b396b36c012fd894,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-22 10:46:59 +1000, , update change file add merged change file detailed release note included next release version,,
658,acdf0be5e5934dc66d1b6656748366b0fb3d7a05,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-09 16:10:22 +1000, , fix potential crash preemption preemption triggered due revoke operation may deleted one current thread current scheduling context manipulate current thread longer valid charge iff valid thread discovered verification,,
659,b33d4680f29cbcf14a39d4e404188d2e46c22356,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-09 16:06:06 +1000, , avoid charging invalid scheduling context chargebudget called preemption preemption may deleted scheduling context charge scheduling context deleted check screfillmax,,
660,86e50d0703dcf1ba41d4a541888891671a77f214,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-09 16:04:32 +1000, , avoid missing timer tick preemption via timer interrupt case need update timestamp reprogram timer next timeout guarantee future otherwise end setting timeout past,,
661,b358a1c59cd7507ed38c8da240ea5a5674899de5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-09 16:02:11 +1000, , trivial move isschedulable header,,
662,bf56d30d47ec87415f670d0df7b0920548f60f3c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-07 14:02:02 +1000, , trivial remove redundant condition remove redundant condition discovered verification,,
663,9dffbd0167fa6b2ff40200f5fe348b24c9048e9a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-01 15:39:29 +1000, , avoid adding thread without budget scheduler prior change calling yieldto thread scheduler insufficient unready head replenishment would added incorrectly scheduler thread scheduler use ensure release queue insufficient unready head replenishment thus prevent thread added scheduler,,
664,3a1218b3470ee8241cc0bdcb80e668293a8af2c6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-29 10:59:41 +1000, , fix move isschedulable modify parameter unless know release queue,,
665,257a62c73f87ebf01f27c601e851767b9ce94206,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 14:21:58 +1100, , explicitly use kscursc refill_ budget split _check simplifies code proof,,
666,52dd8f092ac4bad581151649237403569e584994,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-01 14:25:29 +1000, , avoid removing current thread scheduling context changed currently running thread cause issue operation trigger preemption change make proof easier also make sense api user wishing suspend current thread use suspend,,
667,12be2495144875ea866f0a08fdab060e5a8abf96,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-26 16:51:10 +1100, , cancelipc clear tcbfault fault message ipc thread faulted inactive blocked send blocked reply always clear tcbfault cancelling ipc make sure restarted thread fault state,,
668,ef4ba6b69a086f406617ea94da2d42c2588a66b5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-22 14:43:00 +1100, , introduce firstphase flag invocation invocation contain two phase certain operation allowed run first phase could effect currently running thread result invalid system state second phase change filter invocation preventing used first phase two phase blocking system call,,
669,225d74f6ae716f78f7c8e811a36ae08717a80e64,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-22 14:33:01 +1100, , set thread inactive reasoning cancelallipc,,
670,5d1db7c94c8f96ed955a3e783e08a01fdebeed44,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-02-21 09:24:26 +1100, , set thread inactive reply present scenario do_call fault set reply calling faulting thread need set inactive prevent reentering scheduler bad state reply set calling faulting thread set blocked reply correctly,,
671,395df93969717baa3ff292564792ebe2ad175fe2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-02-19 12:24:49 +1100, , set thread inactive cancelallipc thread fault endpoint deleted cancelallipc called endpoint set thread state inactive prevents thread fault entering run queue make behaviour consistent thread faulting without fault handler set came verification need invariant thread runqueue faulted invariant required previously behaviour broken thread would refault made inactive point,,
672,9ccdc857e77ec0e654e66646375e1a38e368aaaa,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-02-13 11:31:37 +1100, , use currently called threadcontrol manipulates capability turn result deleted mean use function stop gap fix verification long term fix split setting scheduling parameter threadcontrol return direct switch also direct switch thread scheduler setting like priority,,
673,f1113460b41a038e3309acc62449e2a26517b439,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-02-06 14:22:16 +1100, , fix setpriority setting thread priority need check scheduler putting back scheduler otherwise know enough scheduling context know thread active,,
674,61b886664d2aaf4c15f033d8a2ee333a402f21ca,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-01-08 14:17:40 +1100, , fix notification donation semantics update thread state donate donate ensures scheduling invariant run queue held,,
675,82601b883bc33a0c850d1f5093bb3d94e1c6d38c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-01-31 08:45:17 +1100, , donate fault faulter fix bug found corey verification,,
676,6195ea6651fed76cc1c4387b9814b84b72a760af,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-10-04 12:16:14 +1000, , break call chain rather preserving chain break completely change semantics reply removed middle call chain donated scheduling context return original caller,,
677,6611cff6c07b075384b1bf17ad2061401e4260f4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-10-05 15:52:01 +1000, , fix behaviour yieldingto prio thread prio thread run first current thread due change master scheduler code became outdated current thread would rescheduled immediately desired behaviour thread yieldedto head scheduler queue priority current thread ,,
678,58725c4920bc285d464f7d28a023837fa35246c3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-10-05 15:46:40 +1000, , preserve value scconsumed yield use chargebudget logic kernel sel4_yield free budget available head refill however update scconsumed given simulated charge thread yielding budget actually using incorrect,,
679,ba78e3b298275b1b7e27e94a62908eb4ba3250bb,erwin Klein <gerwin.klein@data61.csiro.au>, 2018-09-20 13:23:46 +1000, , allow unbound tcb setschedparams remove special casing proof,,
680,9412c98e33946f02a6fdbe37b01fc322d3e6fb67,erwin Klein <gerwin.klein@data61.csiro.au>, 2018-09-19 13:34:35 +1000, , trivial sync comment code,,
681,754baa8fad9a714a563c6810acc4e049e4a93aa2,erwin Klein <gerwin.klein@data61.csiro.au>, 2018-09-19 13:30:15 +1000, , swap tcb cap install order threadcontrol installing endpoint cap cspace vspace root easier verification deleting endpoint cap always well behaved cnode cap deletion complex,,
682,cfd8924a9fa4c9d2fb97bd94528b1b36f562855b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-31 14:29:18 +1000, , smp always migratetcb guarantee fpu context,,
683,3d56973743f1b1bfa2d4ca8f25a0fab23c3a2d55,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-31 14:27:32 +1000, , smp remove excess code always migrate tcb fpu context could anywhere need call migratetcb handled calling path,,
684,8cb01f32ec122a9610b449f23e99179e4cc57f4d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-31 14:26:55 +1000, , smp remove excess remote call stall unbindtcb required code path function already stalled tcb,,
685,26205f61e1136cd09e3fb989fb2e386fbb88d268,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-31 14:26:04 +1000, , smp remove excess code bindtcb know tcb doe point may need migrate fpu context still core,,
686,f4c41f3936b8236d8ddd649524c9ec5a7774054a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-31 14:24:12 +1000, , x86 smp remove check arch_migratetcb check required aligns code back master,,
687,483f0ae22f0e662c989b3e1740ff37fd137dfcf2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-08 09:16:26 +1000, , charge correct core previously code would incorrectly call chargebudget twice intended charging specific core,,
688,4f00022f7d980c0d5fade126e13c8709f82e4dca,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-29 11:59:36 +1000, , use cancelipc instead reply_clear reply_clear doe half job remove reply_clear longer used,,
689,52beb5f3f14aad1429c9f2d07724e6c3d5f36cf7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-25 10:35:48 +1000, , reply_pop call donate null handle specific case thread donated call bound another reply executed edge case donated remains callee,,
690,7286a3f0a0c506a2481220be8b888eaa5f274170,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-03-01 15:43:31 +1100, , trivial add correct section doc,,
691,f103ac223db6a53759bb63b511d06a7f10019ad9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-12-01 14:45:46 +1100, , refactor reply solve revoke problem change set replyobject thread state recv back pointer stray pointer would left thread state reply object completed new semantics clearer fix problem following tcb tcbreply removed thread state field always used unneccessary duplication previously thread state value set reply object thread blockedonreply blockedonrecv reply contains back pointer replytcb point thread thread reply removed must set  deletion easy blockedonrecv case unlink reply tcb deletion complicated blockedonreply deleing tcb remove actual reply object call chain broken deleting reply maintain call chain moving tcb next reply refactor reply object interface solve reply_clear remove reply connection tcb reply_unlink unlinks tcb reply set thread state inactive reply_remove remove reply call chain remove exact reply tcb bound removing tcb break call chain,,
692,7c3b80d3ed1e97456e9d2b8c612202392841f323,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-09-08 11:09:00 +1000, , check budget sufficient preemptionpoint enter kernel know least getkernelwcetus budget preemption point need maintain invariant check ,,
693,d4f9a705c7c7109fb0c1313ac39ca9715901e0c9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-09-08 11:08:12 +1000, , tk1 increase wcet tk1 tk1 running 700mhz need slower,,
694,4768465027ae3f6adb7be732a2f14145cc14a540,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-23 16:48:31 +1000, , allow kernel wcet estimate scaled configuration option allows building image destined simulator may simulate fast hardware still used,,
695,2329cd81dcd7f5d8530d59f0ace5d212a5b6ddb5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-03-15 14:53:35 +1100, , add implement allows user manipulate scheduling queue mcp used user level scheduling,,
696,a38e62f2f9423fce7351c9b029f7337dc5b7c0fe,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-03-01 14:38:13 +1100, , timeout exception add implement timeout exception,,
697,c405ef53d28e5800e4273e4746b74312ac4c87d4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-03-01 14:18:47 +1100, , install fault endpoint tcb cnode longer take fault endpoint take cap caller cspace fault endpoint target tcbs also take fault endpoint change installs fault endpoint cap tcb cnode first validating mean either function set return error cap either null cap endpoint send grant right significantly cap passed function caller cspace target tcbs,,
698,efdf2939847c3afd0dd4763c6c1c13da16152a16,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-07-11 16:45:27 +1000, , make sure blocked thread spare refill otherwise wake back sleep immediately,,
699,177ef114a51c4bfdec4203c9978428bff5cd1c63,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-07-11 16:44:30 +1000, , charge extra budget exists attempt charge budget,,
700,106b893ee02f4088c809f9e63b3481cf07843ebe,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-24 11:38:11 +1000, , configurable scheduling context size allows user define custom amount refill without increasing scheduling context size system wide also add libsel4 function refill size,,
701,b3fca26ba8a20001e16c6d3e4af10332fda39fca,nna Lyons <anna@gh.st>, 2019-08-11 11:52:00 +1000, , trivial fix error tag sel4.xml,,
702,abcd5affb1059b26a1452f866bf103f05f049088,nna Lyons <anna@gh.st>, 2019-08-11 11:51:31 +1000, , update manual major manual update detail configuration option kernel,,
703,96798066f6dc9cf41441177cc8af9af17a132616,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-18 12:17:26 +1000, , avoid rolling back time acted upon otherwise strange thing happen thread future,,
704,9253704d2c2f256aaebbc1ec8ec2865934c02d53,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-04-27 15:40:12 +1000, , update refill based spec list fix came working verification spec change trigger timer tick unable split refill due refill list full make refill_ordered useful pull thread scheduler updating simplify refill logic verification request add unused refill_sum consumed empty sched_control fix double increment bug sched control charge reconfiguring kscursc charge round robin thread differently sporadic server refill rule behave correctly round robin thread instead change logic round robin thread refill current next,,
705,798fb76ded6e38af5075d64d3538f87624df7b6c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-18 12:02:31 +1000, , call updatetimestamp committime change refactors simplifies interaction scheduler irq path call committime path call redundant call scheduler need move call checkbudget updatetimestamp avoid modifying scheduler unlocked ipi path,,
706,e04dbb959494c51e1bbff2b3dd0f208653c715f0,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-03-23 11:43:04 +1100, , verification spec clzll required proof,,
707,a22cb3d102cdecc3d85c6123ffb0acf282186f4e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-24 10:08:26 +1100, , associate scheduling context ntfn commit allows scheduling context bound notification object passive server receives notification receive scheduling context notification server block scheduling context returned,,
708,e04cba098cb9aadeb44b0f6750dac986d60cdcd5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-23 14:34:06 +1100, , update build smp commit smp build,,
709,554f812da363f87f9a6849290dd395ed9f08f30f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-09 16:39:49 +1100, , scheduling context donation ipc commit thread blocked endpoint recieve scheduling context thread wake blocked thread,,
710,7b25653de7a0cf9c8c78e68a0044462d5108a609,nna Lyons <anna@gh.st>, 2019-08-11 13:16:41 +1000, , manual parse doxygen xml refdict previously manual would parse doxygen single xml file meant reference symbol file would break parse doxygen file constructing ref dict fix,,
711,5fe1890a83ba9d6297981c81c43ea91ab0d68ab4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-07 14:50:15 +1100, , order ntfn queue previously ipc signal queue fifo change ordered priority fifo prio thread,,
712,34c1f920b13b0e9b992145887429862a688b6f73,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-04 15:03:12 +1100, , add periodic scheduling commit add periodic scheduling sporadic server,,
713,debdaa7d9ae1a62e049e3fa6699acb3e487c7244,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-15 18:09:30 +1000, , add error unsupported arm platform tickle timer driver yet implemented allwinner apq8064 am335x exynos4 zynqmp imx8mm imx8mq,,
714,4db4a3b882d6f08525f11316cffb82446845e66d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-12-14 16:59:15 +1100, , kzm implement timer driver use gpt overflow compare interrupt time epit allows compare set gpt use ipg_highfreq timer standard ipg low break timer calculation,,
715,ea07ad0414c55d6e8a82039bb1334d9355d3d8a7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-21 14:47:54 +1100, , omap3 implement tickle timer driver update existing omap driver implement new tickle api,,
716,bdc56112bd6a9c4cf2c29813726ab0818181b892,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-21 14:44:50 +1100, , arm tickle generic timer implementation update generic timer implement kernel tickle timer driver api update platform use arm generic timer bcm2837 exynos5 hikey imx7 odroidc2 tk1 tx1 tx2 zynq7000 also move generic timer constant machine.h avoid circular dependency,,
717,a7fb6b56b7415fb677cbdd7e43e1b13258322057,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-21 14:39:31 +1100, , cortex tickle global timer driver use sabre imx6 zynq7000 two platform using private timer,,
718,742cabf15bf0ade06f26735f73082f39cacbb816,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-23 14:22:20 +1000, , provide tickle api arm timer doe implement timer platform provides generic arm arch aarch32 aarch64 infrastructure tickle timer driver,,
719,fad8781c812fb4aad49b7f2e0e493cab95602005,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-01 16:45:03 +1100, , add reciprocal.py used calculating constant reciprocal division,,
720,acfc3c52577484d3790acb4050d8eed315024e04,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-01 16:40:17 +1100, , tickle driver x86 add tickle timer driver x86 driver default using tsc_deadline mode fall back apic feature available,,
721,712444993632cd32ef6379c95b25e2dd8c192249,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-01 16:37:20 +1100, , tickle scheduler implementation change budget remaining field scheduling context contain timer tick number abstract sel4ticks take microsecond tick commit plat independant platform arch specific timer code follows later commits,,
722,952134d1b80f142fc9573809f7e67b7211771e51,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-10-28 14:58:54 +1100, , add scheduling context object first part sel4 commit add scheduling context object thread without scheduling context object scheduled replaces tcbtimeslice scheduling context object add cap core add allows user configure amount tick scheduling context set core scheduling context add unbind unbindobject allows tcb bound scheduling context,,
723,caad010a092a7cd44e36576bc6976bbe4c6295b7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-01 18:26:52 +1000, , cmake add kernelismcs option switch master configuration also add build system variable used error platform support due unimplemented functionality,,
724,940b43b767b1239c440d9addd631067630133b4e,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-20 12:04:27 +1000, , setup add versioned dependency pyaml commit trivial disable yaml loading warning assumption made version pyaml present 5.1 later see http msg.pyyaml.org load version dependency,,
725,69fa94e7f4b6444b0ed3adef8ea7693952ccbce3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-26 09:10:11 +1000, , align vaddr currently doe check alignment user provided vaddr aligned corresponding cap end junk bit ptmappedaddress field,,
726,6a8336ee3df61390911ab8adb8fe924d10577b64,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-14 14:45:12 +1000, , tk1 add smmu hardware device overlay used added automatically need explicitly listed,,
727,c8b81c28ba988401053b0536a18dd8147f26d375,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-01 16:34:40 +1000, , libsel4 use userdata storing ipc buffer userdata longer needed hold reference ipc buffer ipc buffer available thread local variable,,
728,289018899441314e8f168aa205f7ef0ca86b6fc4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 10:27:58 +1000, , hardware_gen correctly set default kernel_size kernel_size default value 0x1000 according ,,
729,d764d5f183843447c0e0e6f05f18a44a44c3d7d0,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 09:39:22 +1000, , hardware_gen refactor script recent change remove add_build_rules replace shorter inline impl remove nested looping config.get_irqs .split_regions already know rule exists reference via kernel device allow multiple rule single compatibility string currently multiple rule single string without motivating example unclear whether supported,,
730,cf997974a85e6bee6be19895cce43670e0256102,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 09:25:17 +1000, , hardware_gen always specify kernel device kernel device irqs frame mapping generated script come node specified sel4 kernel device property chosen node previously device inferred script led false matching support easily overriding device match different configuration across different platform explicitly specifying device device tree used kernel make easier check device kernel actually using make easier change per platform per configuration basis,,
731,44fce7ddf1878b436f7ff71cb4ef8588d5e11726,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 08:44:13 +1000, , hardware_gen refactor calculating device region device.regions calculates memory region without splitting user kernel group call device.regions performs splitting device kernel device otherwise return original region used context dealing kernel device otherwise device.regions called return informatioin extracted device tree,,
732,1bd86aabc61faf069ec70993ec6ffdc2eae773a8,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 08:26:06 +1000, , hardware_gen refactor calculating kernel irqs directly return irqs previously irqs mutated config.get_irqs based driver definition hardware.yml inverting order make get_interrupts general config.get_irqs device get passed call get_interrupts need extract interrupt device use config.get_irqs building kernel irq list instead calling due new inversion,,
733,ad45ffc1e4cd8b19f67a9bb6861dd8d570a1a496,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 08:14:49 +1000, , hardware_gen remove unused method is_compatible used unlikely needed near future,,
734,51f55342ca27ffad74e06cc515d824550016e8ea,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-13 08:07:11 +1000, , hardware_gen device extract get_affinities method return array interrupt affinity corresponding array interrupt device,,
735,929dead3c370a05a9b799327b8db659e687a79a4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-12 15:31:13 +1000, , cmake fvp fix typo fvp cmake config use correct timer header file use correct name fvp target,,
736,a603c7f8111ed4cbb1a2ed6ef01b80563b1ec8f4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-08-12 15:30:08 +1000, , cmake correct allwinnera20 platform name name case sensitive,,
737,3576377b08b5e6cf2f08be739b26f15f9ddf2bb4,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-07-31 14:51:17 +1000, , cmake use unambiguous python executable name use specific executable name python2 distinguish python distribution install python python,,
738,cfc544ab495a9efb3173194c6074d066ac4db0b1,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-07-31 14:44:40 +1000, , bitfields specify iteration order dicts python dict value iterators deterministic run cause definition output order l4v proof sensitive order use sorted key guarantee order iterating value,,
739,bc61a7f3bd862e318efa2f7e811f30a46eb33c67,nna Lyons <anna@gh.st>, 2019-06-25 14:08:28 +1000, , python2 python3 update script build system call python3 given python2 upcoming doom use sys.maxsize instead sys.maxint one script maxint doe exist python3,,
740,9dc013a0340dd072033ea58a4db4f038ce65565d,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-08-07 16:51:53 +1000, , exynos5 tweak cmake greppability introduce variable hold long expression prevent code styler line wrapping statement want keep one line griddle tool human easily grep list supported platform 2019 platform one requiring workaround,,
741,4e06b4982f9f3da4268f46285f3e777f1b264d30,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-07-25 17:33:42 +1000, , add enabled verified kernel config allows non version kernel l4v build process,,
742,158ab9a3eba1358e999218b19ea671146801fcc3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-31 09:43:00 +1000, , python deps add pyelftools sel4 deps package dep required elfloader loading arm risc platform,,
743,d12481652b3bb587908ffcbe5156b8d1b1ec5b6a,nna Lyons <anna@gh.st>, 2019-07-30 12:01:24 +1000, , trivial style fix,,
744,cafda66dd611b5a2883bce4fd7bc2a34d5fad221,nna Lyons <anna@gh.st>, 2019-07-30 10:23:17 +1000, , imx8m add num_ppi allows smp support imx8m,,
745,6746428a9dc311c2f6ac19289930f2d36281321c,nna Lyons <anna@gh.st>, 2019-07-05 16:16:12 +1000, , arm gicv3 implement setirqtarget allows spis routed different core,,
746,e4562cc2e9f946892517d80840ec4055237210db,nna Lyons <anna@gh.st>, 2019-07-05 16:15:12 +1000, , arm gicv3 implement ipi_send_target function enables ipis sent core authored yanyan shen yanyan.shen data61.csiro.au,,
747,0f139e7f6e79e9f20670a4ace5dabe0a48dbff61,nna Lyons <anna@gh.st>, 2019-07-26 14:38:13 +1000, , arm gicv3 update use virtual ppi irqs commit update gic_v3 driver translate virtual irqs hardware irq number enables ppi support smp,,
748,794aad98f19afa99cdb525b6b1d21ca5f0d3bae6,nna Lyons <anna@gh.st>, 2019-07-26 14:02:53 +1000, , arm gicv3 consisent sgi ppi check commit brings gic_v3 is_sgi is_ppi check line gicv2 making code consistent also remove unneccessary conditionals check is_sgi always called is_ppi lower bound check required,,
749,0d3692ede946f52ae2697ca058ccb304a183c941,nna Lyons <anna@gh.st>, 2019-07-26 13:59:45 +1000, , arm gicv3 use spi_start remove redundant constant use one gic_common header,,
750,32952cc39068bf2c563b483f80b7f21ffff34a4a,nna Lyons <anna@gh.st>, 2019-07-26 13:49:57 +1000, , arm gic move gic helper gic_common order support gic_v3 smp move helper gic_v2.h gic_common.h,,
751,0b9aa61a56ffeb163b248d07e11fc6304f9e2cfb,nna Lyons <anna@gh.st>, 2019-07-24 11:49:23 +1000, , arm gic refactor constant gic_common.h move common definition gic_v2.h gic_v3.h gic_common.h,,
752,21888e6a954d5f6853514cf4710f2115a773afb0,nna Lyons <anna@gh.st>, 2019-07-03 15:09:29 +1000, , aarch64 add missing dsb authored yanyan shen yanyan.shen data61.csiro.au,,
753,7d55e2174c31102c710478971ce5ac010aa710af,nna Lyons <anna@gh.st>, 2019-07-01 15:39:06 +1000, , arm cmake move definition cmake set according arm processor family remove duplication hardware.h header file make adding new processor family require line changed,,
754,7bc76e8275b31417e82d54ed7c45608e80a27d3b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-29 12:57:22 +1000, , gicv2 translate irqinvalid array index also add check translating core irq result index irqinvalid,,
755,51ee24fd59e33291301e4c0660c29869a105943f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-29 12:47:01 +1000, , trivial gic_v2 use,,
756,77b838dd4c0c267b0bd316b2e429c5d50a7ee1cf,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-29 11:06:17 +1000, , arm smp correctly transform irq index smp configuration getactiveirq directly return irq encoding core due existance per core interrupt fix remaining location result still interpreted irq,,
757,aee7d51682f9df2c4f33aadfda6f94e268d0ecdb,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-25 16:56:50 +1000, , arm smp setirqstate core timer setting irqstate irqtimer per core timer prevents interrupt getting masked first time received,,
758,f38f5b386d3a2b6a37697e46cff3c67794845645,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-25 12:23:36 +1000, , cmake fix setting need explicitly set either rather simply setting,,
759,4a37703c034e7e3b0ec9fff913d88fe19abbb89a,hris Guikema <chris.guikema@dornerworks.com>, 2019-03-28 09:47:08 -0400, , cortex enable virtualization extension possible kernel support bit,,
760,b1788e02d574f85c0115853ae438c33ac72c88c5,nna Lyons <anna@gh.st>, 2019-07-09 10:16:51 +1000, , aarch64 add support bit commit add support using bit physical address aarch64 hyp mode bit support implemented using stage translation bit page upper directory vspace root used configuration use bit platform set authored yanyan shen yanyan.shen data61.csiro.au authored chris guikema chris.guikema dornerworks.com,,
761,d1153fbed809738d9228aec70ebe3569e139aa4c,nna Lyons <anna@gh.st>, 2019-07-17 13:08:13 +1000, , aarch64 abstract vspace libsel4 depending physical address range top level translation table may page upper directory page global directory rename libsel4 invocation top level structure sel4_arm_vspace rather,,
762,8af1aa77f665b7db7dd8d1113baa47b4415e2027,nna Lyons <anna@gh.st>, 2019-07-17 11:14:22 +1000, , aarch64 abstract vspace_root vspace code aarch64 hyp virtual address translation structure differ depending physical address range commit prepares support single physical address range removing assumption top level structure vspace pgd replacing concept vspace_root specifically add use macro refer vtable bitfield generator function use existing vspace_root_t type rather pgde_t pull header add use vspace_ptr rather pgde_ptr rename refer vspace update comment error message rename variable,,
763,e0887c9629fcdb6906752469118c9e264243b509,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-25 09:25:22 +1000, , cmake set based arm cpu physical address range supported aarch64 platform defined arm cpu therefore configure based cpu selected,,
764,dfd8641c854e32f68a291c345d244d01d9ac613c,nna Lyons <anna@gh.st>, 2019-07-18 11:29:05 +1000, , aarch64 hyp check granule size check configured physical address range supported processor granule size 4kib supported,,
765,86a22fd3431ba57958fdc9d3f719754bea932d9e,hris Guikema <chris.guikema@dornerworks.com>, 2019-03-28 10:12:55 -0400, , trivial properly mask vtcr macro,,
766,decd4f87bbc884d69239b5a9e800ea2e2937c28f,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-07-18 17:21:36 +1000, , trivial required style change,,
767,121943c3c7f1ba61be7807d08bd7f15f08e9cfbd,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-07-19 14:14:24 +1000, , smp added ppi support gic_v2 correctly defined macro translate virtual hardware irqs ppis properly handled gic_v2 possible create per core handler ppis platform using gic,,
768,a6157d5d8ea7fd0fb4263dff300a46e20fd8fef1,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-07-19 14:08:36 +1000, , smp abstracted irq indexing handle ppis irq_t virtual interrupt type encapsulates information core case private interrupt couple macro need defined interrupt controller level translate virtual hardware irqs,,
769,1deb1d26962ba7e2c9cf802cf08e82bba52d74ca,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-07-19 13:59:26 +1000, , smp new ipi call unmask remote irq added new ipi arm unmask remote private interrupt,,
770,49d3f2202d58efd75fced845c6a2d4c19c50528b,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-06-26 15:27:11 +1000, , smp debug new syscall send arbitrary sgis created new syscall arm send arbitrary sgis software generated interrupt arbitrary core sgis specifically ppis private interrupt syscall effectively allows trigger ppis arbitrary core debug testing purpose,,
771,9b1877de21fa6856cdaf596bc9daa7dcec845445,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-02 20:57:33 +1000, , add initial i.mx8m mini evk bit support add support bit i.mx8m mini evaluation kit currently aarch64 el1 supported,,
772,a368e6423453ec75b8fc9afb347ab51cbb99f9d4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-10 05:29:12 +1000, , imx8mq evk initial support aarch32,,
773,dd6b8cb6653a5309f70bb652ee87c4fd2f167626,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-10 05:28:38 +1000, , gic_v3 support aarch32,,
774,3c896239172a9619e9d082db57c4723e6dff7d9f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-12 16:55:17 +1000, , trivial fix cmake style,,
775,fc8f886aa69c3dbd2596bacaf8114ac5312b5fe3,urtis Millar <curtis.millar@data61.csiro.au>, 2019-07-01 16:52:40 +1000, , reset segment changed ia32 force reset segment reload gdt segment selector changed user level,,
776,5455856dc6c749d14af1430d86293273725504ca,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-10 10:46:51 +1000, , riscv correct arch_checkirq function return error irq number outside acceptable range previously always succeeded due bad conditional,,
777,7900b6dccd3cf5f78379448f74637f0d72e89948,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-18 10:20:51 +1100, , aarch64 add initial arm fvp platform config platform assumes cluster a57 processor described tool dts fvp.dts configuration running fvp simulator,,
778,d6d3aa4c32c7b9e24d28938385dfc740f67839c2,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-15 15:58:57 +1100, , trivial dts change dts fvp,,
779,7ee63f9eb7fc249f09af4417415e60de6835df2d,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-06-28 13:42:18 +1000, , arm boot add mode_reserved account asid hole splitting main memory region,,
780,dbb390241d9b2cb9f4ed6d193397741c330547ff,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-07-05 10:17:34 +1000, , exynos4 exynos5 add dts overlay comment explains dts overlay intentionally throw away part kernel memory window,,
781,0a5499bdfa92019968156a06dee5c418a5597888,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-06-28 13:10:33 +1000, , exynos4 exynos5 sabrelite clamp memory fit kernel window hack allows user space tool like capdl static allocator work otherwise allocator currently unaware kernel window would think bit untyped pptr 0xf0000000 would generate untyped derivation available runtime note clamp 0xff000000 exynos4 exynos5 0xfff00000 pptr_top avoid asid hole 0xff000000 0xff200000 affected platform arm platform image often larger 13mib would overlap asid hole loaded pptr_top init_freemem fails overlap exists,,
782,daa2f231119976855fd79abcdad6a0c45d00cb35,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-31 15:42:31 +1000, , tool store kerneldtbsize internal cache var kerneldtbsize consumed tool,,
783,d5ded0c4f5b61243d9a78bbeef6ffc9649460ddd,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-07 15:00:24 +1000, , cmake process platform file config allow project use kernel subproject configure kernel script cmake support providing script via upon first initialisation build directory script expected populate configuration cache rest build depend standalone kernel build currently configured however buildsystems add kernel subproject application modify configuration property kernel imported lead circular dependency property changed module later build invalidated property set based first property original value lead running cmake multiple time order setting reach stable state assume shared system configuration occurs initial setting evaluation configuration module kernel export allows configuration script set kernel platform architecture setting way introduce circular dependency sel4config imported configuration file make easier full system configuration script query configure kernel configuration value without introducing circular dependency configuration property,,
784,55ad2c4dca540bc948f37ac6790aac3decafcdce,imon Shields <simon.shields@data61.csiro.au>, 2019-07-02 16:03:30 +1000, , gicv2 map vcpu region execute never match gic region,,
785,051d32beab6753eb9cc3f61b91467bd612b72408,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-27 10:57:00 +1100, , add initial i.mx8m quad evk bit support add support bit i.mx8m quad evaluation kit currently aarch64 el1 supported,,
786,0d60f6f298cd366beb55c004614f9c19a675b7f0,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-27 14:05:46 +1100, , arm rename gic_pl390 gic_v2 reflect driver provides support feature newer gic_pl390 virtualisation,,
787,60e64bd53a3fdfbae674a6b046be5e558ee37eaa,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-07-01 23:30:19 +1000, , trivial update change gicv3,,
788,466455f37b94cf785db7a3512992ae86a1f834a8,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-21 11:12:28 +1100, , gic move common gic definition shared header share definition gic_pl390.h gic_v3.h,,
789,b6184ef106e2bd2e9505c377038ff7aba63d7828,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 21:35:09 +1100, , gic_v3 check rwp register value time checking value register write pending bit reading generic timer optimisation,,
790,759a8c7654c6c9a0432b238a83a48375bdb90c6c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 21:20:30 +1100, , gic_v3 add setirqtrigger enables invocation change trigger mode irq,,
791,53f080620e152f028d8038fb6402bacec1a57c6c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-25 21:44:22 +1100, , gic_v3 change eoi mode drop deactivation todo decide eoi mode want,,
792,ca01c8d9b8e120f08b00bd7f19c4e03849bf7942,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 20:38:02 +1100, , gic_v3 rename driver gic_500 driver compatible gic implementation,,
793,969c8b9307c0684be0329ab4f7867f07f1c632fb,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 20:36:21 +1100, , gic_500 use gic register definition preparation providing driver generic gic driver,,
794,c33d5e5a8e1c1587e7b5c5d9d80f5ffb0a793719,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 19:15:06 +1100, , gic_500 move redist init code function separate system register initialisation redistributor register initialisation,,
795,d03f8c1948f22e4252922a26a9d55de32c60f6e7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 18:15:15 +1100, , gic_500 make redistributor init code smp aware use array storing per core mapping redistributor register mapping locate base address mapping based iterating full device mapping looking matchin mpidr value accessing redistributor register index array based current logical core single core configuration array one element,,
796,11a83deae47c0b5ed40c8358abb37c5bb9d6a96e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-20 14:12:29 +1100, , gic_500 add mpidr_map mpidr_map used store lookup sel4 logical core mpidr value core correctly transforms mpidr value stored mpidr_map appropriate gicd_irouter register value,,
797,e4926cccc1b3e2f84ced38e4d1738da73a2c369f,esse Millwood <jesse.millwood@dornerworks.com>, 2018-03-22 16:08:17 -0400, , support arm gic 500 armv8 core gic backwards compatibility add arm gic 500 gicv3 gicv4 support sel4 also noted much distributor redistributor register previous version platform implementor need gic500 take care set kernel device properly change,,
798,eab4529ffee45a149bb300c86995e2b4290f264a,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-14 13:00:10 +1100, , aarch64 change kernel device window mib required arm device register require larger memory mapping,,
799,a06690fbe95a91a4b5ee5f91970cba48c07ad5b3,urtis Millar <curtis.millar@data61.csiro.au>, 2019-04-05 10:11:06 +1100, , update change reflect rfc change,,
800,150916640e7aaedecf60e424a73229d5fbf54d40,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 15:58:27 +1100, , add syscall setting current register platform configuration allow user code change value register used architecture syscall used allow kernel update register behalf doe immediately update value user context many configuration value stored user context context switch,,
801,5646f774632be6a956284851157552d0dca1cb6e,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 14:46:57 +1100, , rfc update user context arm thread switched appropriate naming convention using aarch64 switched aarch64 name tipdrurw tpidr_el0 tpidruro tpidrro_el0 tpidrprw tpidr_el1 switch register aarch32 tpiduro tpidrro_el0 tpidr_ro written user land thread register tpidr_el0 added user context aarch32 aarch64 thread writeable el0 saved tcb saved restored context switch thread changed within read thread exception level thread exception level stored vcpu saved stored part enable disable thread changed vms separated hypervisor code,,
802,fd83c0a3eb242029ab4744aa30a5f2d545afd0c6,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 14:31:25 +1100, , replace globals frame longer serf original purpose informing thread ipc buffer address instead virtual implementation thread register,,
803,3207abeeb72f2bc01c9b4eed2b7e04e2c1eed0ed,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 15:54:17 +1100, , rfc update context x86 use tls_base virtual register replaced fs_base gs_base virtual register fs_base gs_base virtual register moved end context need considered kernel exit entry implementation removed tracking segment selector kernel entry exit clobbered kernel entry rpl selector dpl linear data segment clobbered exit rpl selector dpl segment fs_base base done exit reload value gdt clobbered exit rpl selector dpl segment gs_base base done exit reload value gdt kernel entry exit code refactored simplified improved light change x64 update verified config use fsgsbase instr verification platform x64 relies fsgsbase instruction,,
804,09d5e2454c23c2d02f5adcde768373c54f50ae7f,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 14:20:46 +1100, , fix risc register reflect calling convention,,
805,b6417f2150a61465324ad8b3e4fbbc39d3659ff8,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 14:16:31 +1100, , remove platform ipc buffer register remove assumption platform sotres ipc buffer address platform specific register ipc buffer address instead stored thread local variable libsel4 must initialised runtime,,
806,4ede700fe73f677d5dcbd9f1078a39c78476685d,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-07 11:09:45 +1000, , cmake invert plat config.cmake processing order instead processing platform cmake file arch config.cmake file process platform cmake file first primarily motivated wanting move platform configuration config file processed via argument initial build initialisation command platform config responsible setting kernel architecture platform arch specific config setting previously platform chosen arch specific way via either setting  platform set kernelplatform case platform may parameterise configuration free choose config option query platform support multiple sel4 architecture use kernelsel4arch query platform provide sub platform exynos5 subplatforms exynos5250 exynos5410 exynos5422 selected specifying kernelplatform exynos5 exynos5410 example,,
807,affebe295ad26641bbc2dc9f724f49f94df64aa5,immy Brush <code@jimmah.com>, 2019-06-27 14:04:53 -0400, , manual correct cnode slot size byte byte bit system byte bit system,,
808,82f2d1fc9c1a14cd9cf2531055b4da5eb898b89c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-06-27 18:16:09 +1000,19015, helpers.cmake add force internal set internal implies force version cmake config option passed via option internal set override value see http cmake cmake issue 19015 internal doe imply force cache,,
809,8fd3cc12c49cf3d79b907422ef00bd709685707a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-07 10:45:21 +1000, , cmake unset arm platform cache setting option get unset based selected platform allowed public config cache,,
810,4beafe9ad9141c32a4ba72acb2f7c54a1a49a467,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-07 10:35:27 +1000, , cmake kernelhavefpu valid aarch64 instead setting option platform support aarch64 set aarch64 platform expected every valid aarch64 platform fpu correctly context switched kernel,,
811,56eaa9ee384f04d344c72033dc8002b7a3ee9f1f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-12 08:01:28 +1000, , arm use config_set option value specified platform user configurable,,
812,841fc260cc6900e3c12f2615bf4bb95bcb1bf8db,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-06-27 12:14:32 +1000, , spike config.cmake use variable defined stage processed kernel32 defined yet,,
813,90656268e6ecc8eb37d3e0b118d3679c75ae9cab,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-06-27 09:02:23 +1000, , risc fixup paddr_load constant definition ul_const macro leading macro definition bracket around addition using constant negative arithmetic operation leading incorrect result,,
814,8b4ed9941aba01c209e37f597db21dd6c34a49a3,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-06-24 15:48:18 +1000, , riscv add hifive unleashed platform change add support hifive unleashed board also remove outdated hifive suport spike platform,,
815,efda335b8cb55eeeb91e9d456078e781473a84f2,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-06-06 17:56:18 +1000, , riscv add dts 32bit spike platform different dts file 32bit spike platform,,
816,375a98c8b36cea2dc3a9c8e94545a582f5c23548,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-06-20 15:27:08 +1000, , cmake generate device header dts spike dts compilation arm platform moving top level config file making available riscv platform generated file almost identical minor difference new argument arch added hardware_gen.py difference,,
817,7c8938bdbee2fe9f152f527d6b93b7eb1489f777,ames Ye <james.ye@data61.csiro.au>, 2019-06-24 10:35:30 +1000, , trivial change document am335x update,,
818,ff418649c179b12d38c1bfddae314340869cc14e,ames Ye <james.ye@data61.csiro.au>, 2019-06-14 16:51:10 +1000, , am335x add beaglebone blue support beaglebone blue beaglebone variant aimed robotics application device tree generated linux 4.20.17,,
819,4e965162c3e9ce0eceee545401051d530ed4f3ae,ames Ye <james.ye@data61.csiro.au>, 2019-06-14 16:50:36 +1000, , am335x use correct boneblack memory size overlay incorrect memory size device tree enlarge kernel window appropriately beaglebone black 512mib memory,,
820,b7950aa332db752b2dda080a14fe9702a29ae279,ames Ye <james.ye@data61.csiro.au>, 2019-06-14 15:27:00 +1000, , tool dts use correct dts am335x boneblack device tree generated linux 4.20.17,,
821,33fd7b04234ade4fa49b3d6d41964b435bc1abde,ames Ye <james.ye@data61.csiro.au>, 2019-06-14 15:21:13 +1000, , rename am335x am335x boneblack am335x board require different platform configuration beaglebone blue,,
822,ce6d05e9a6db418b38cb8d0047d952e181573122,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-20 14:34:55 +1000, , arm tk1 make smmu memory static tk1 smmu implementation doe need dynamically allocate memory managed user level convert static,,
823,c93c1c89df468dca3f64d7c7b7d4021eb10290ae,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-20 14:20:30 +1000, , exynos4 clamp memory fit kernel window add device tree overlay memory exynos4 fit kernel window unknown memory past 0x50000000 valid elf loader attempt write hang,,
824,20ef72559d70006e7b834f12162073b652b55c7a,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2019-06-19 11:10:57 +1000, , arm boot avoid variable constant array access workaround part binary verification currently handle mode array access,,
825,d4c106bf1a1b8f1b371dedb3593b966027f9f085,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-18 15:05:40 +1000, , boot handle arm user image kernel window place user image end memory user image beyond kernel window handle comparing paddr pptrs,,
826,cb7cbd84dc1f2dd42fa7abd469f67db479e1802f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-31 15:43:03 +1000, , boot allocate rootserver object last change allows know kernel dtb user level untyped object start allocated allocate rootserver object last available freemem region move call init_freemem,,
827,6db7bf9b5c9689d579662a6f2c6cda1f7202b9f7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-18 13:47:38 +1000, , arm handle user image end memory user image could either side fix assuming checking user image either side,,
828,4a3685df33470396c3468f9b77360f2c97cae730,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-06-04 19:50:09 +1000, , arm boot abort freemem slot fails early build process failed calculate suitable ,,
829,e42700a444af2577e36fcba6d19a3f9ff37b6dba,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-06-04 19:42:22 +1000, , arm boot new allocator previously boot allocator would dynamic calculation minimise fragmentation throw away smallest region new boot allocator reasonably predict fragmentation create one extra region commit add one freemem slot arm,,
830,5f8e361522c38d14c3fd1a8b987f48bb71681bd0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-18 10:03:25 +1000, , trivial vspacebits vspacebits riscv32,,
831,8586b7f2b8ec3959dff139eb37df18bacf9b1404,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-08 12:30:30 +1000, , boot refactor allocation rootserver object prior change boot process would dynamically allocate memory root server object based order initialisation allocation best fit algorithm change preallocates memory root server object aligned untyped user image allocating object order size allocation greatly simplified ability reproduce allocation offline based kernel user image size increased,,
832,90c49746a36a8d8e225a52976f99fe8551bb0ab0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-20 11:39:41 +1000, , x86 ept return correct prior change would retrun failed ept mapping operation change fix return correct amount unresolved bit address,,
833,2e79f2ed8f98c55d1898bb0eef29950a7d5b3917,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-06-19 17:09:01 +1000, , src arch arm config.cmake cache platform_yaml cache platform_yaml reference elfloader tool cmake logic,,
834,81316c5be31ca10095307795e4280700fa7bf77a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-19 10:44:53 +1000, , cortex fix read first updating cortex specifically omap3 would result kernel aborting read dbgdscr_ext cortex read dbgdscr_int implemented armv7.1 armv7 also cause kernel abort,,
835,664ac2288c371791f6f1e78248b019feaf46510a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-06-18 15:32:12 +1000, , python sel4 deps pin version style tool tool sometimes style differently across different version,,
836,f3d0eb20f62ffbdfeeed49cbcd0189860e39371d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-12-08 11:25:20 +1100, , update sel4_faulttype increased fault various configuration hyp need bit identify fault,,
837,1f84a0486d59502b12d540ca97bf904415e150ac,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-29 08:34:01 +1000, , risc plic mask unmask claimed irq masking unmasking irqs seems work irq source irq source masking irq claim cause irqs raised irq unmasked change explicitly follows claim acknowledgement procedure plic expects,,
838,4ce8f0a9f5fa195ec8754843e4e585c9c4cfc00b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-23 13:16:11 +1000, , add risc irq invocation add support platform support setting trigger return error platform plic driver irqs requested also authored siwei zhuang siwei.zhuang data61.csiro.au,,
839,9a552d84b6f4f77ccf2b5e0e73d14b91ee7ed3d2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-23 13:03:08 +1000, , risc refactor irq handling use plic previously handled irqs generated bbl running machine mode via change supervisor interrupt pending sip bit need support shared global interrupt plic need modify way interrupt processed additionally remove many dont_translate annotation function cparser able parse also authored siwei zhuang siwei.zhuang data61.csiro.au,,
840,c73d5178d9b58ee679f46fb7b37d0cef95336c79,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-23 12:40:45 +1000, , risc add plic interface hifive driver assume plic currently global interrupt controller risc platform going use platform may different programmer model interracting hardware controller provide common interface plic driver implement kernel use manage irqs also authored siwei zhuang siwei.zhuang data61.csiro.au,,
841,4b24006678ab6563419f7423fc89472b59618195,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-05-22 20:56:52 +1000, , risc add kernel device functionalty create device untypeds platform device passed user space create kernel device mapping device required kernel note current kernel device mapping simply 1gib page physical memory contains device risc platform currently supported,,
842,2865d6b61b2f6fa941924a1a4ef0dec9d05a60bf,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-22 20:41:50 +1000, , spike refactor clearer subplatforms keep risc platform spike kernel platform name splitting different platform definition different header file help maintainability add different device layout kernel device driver,,
843,8dc90b559f49359774cafbf3d46125335c0414dd,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-22 19:41:37 +1000, , risc correct pptr_user_top definition pptr_user_top represents first inaccessible user address usually 0x1000 sv39 corresponds first address last page lower half top level page table,,
844,4957c5e8a5ead5418d700364b14052ad11de38c8,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-22 19:35:36 +1000, , risc comment bit sv39 kernel address space add comment diagram explaining current structure sv39 kernel address space top half virtual address space reserved kernel consists kernel window accessible physical memory kernel elf mapping kernel device mapping region,,
845,10655ce634228c7b362dddb6d56b9866420b6aab,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-22 19:33:31 +1000, , risc add pptr_kdev kernel device mapping 1gib region reserved top kernel virtual address space map device used kernel start range referred pptr_kdev also represents end kernel elf window mapping,,
846,6a16d532e62cf6bd3c0a1d9c008cebf7a44b5788,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-04-10 16:25:08 +1000, , riscv introduce kernel_elf_base verification verification requires kernel_base 1gb aligned start kernel elf window also location kernel elf mapped include sbi memory kernel elf window kernel_elf_base introduced real kernel elf mapping keeping kernel_base unchanged,,
847,23d451947f73c4a7f1803eff9218505c23499b30,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-08 12:32:03 +1000, , boot fix dtb region size calculation arm include padding round page boundary,,
848,cd53e363cb131bca9d7b13d21e7d48d3a2cc94fc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-30 10:24:09 +1000, , trivial remove unneccessary void cast,,
849,5fac9e81989c23d679ce33c8f345b1c794288b56,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-30 10:00:09 +1000, , config make root cnode size minimum previous minimum actually small fit capability would allow kernel boot minimum mean bit size minimum 256 slot bit 128 slot addition practical minimum also allows simplification boot code future commits,,
850,f3fbf855449d0df90bd05461620d7bdb083699db,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-30 09:56:22 +1000, , libsel4 add sel4_vspacebits constant represents size root page table,,
851,aab92637d1b1deac844d99a46c276a414df92f8c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-18 12:16:15 +1000, , x86 move boot_state definition boot_sys.h future work need access rmrr_list globally,,
852,f16b8e222a8375eb78390493fa1099c1cc234458,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-17 16:20:08 +1000, , armv7 enable readdscrcp order enable user level access pmu required benchmark,,
853,f4f375ff59026091cfdef502472f68663b95b58c,amon Lee <Damon.Lee@data61.csiro.au>, 2019-06-17 15:03:54 +1000, , trivial add,,
854,9dcb4706311b2805d3b981ea15cbc5152cf7da1a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-17 10:42:30 +1000, , arm remove plat machine timer.h plat machine timer.h unused arm remove fix includes,,
855,e3a3bbc1af00ddd44b463ccc0b1f8557a69dbb20,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-14 14:19:33 +1000, , trivial update invalid comment,,
856,f5b820e9b928cf85234f4f2e7c868472182013f0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 17:19:27 +1000, , benchmark remove unused function remove,,
857,18eefea9809349d37bed13b963182113f06f5fb1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 16:00:05 +1000, , trivial use uint32_max,,
858,46c552dd04a446f91327d6561f99e6d3ade4ea2f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 14:22:36 +1000, , armv8 add missing constant user_access.c code compile ...,,
859,3e0bbe824589c541eff717509eff20e4dc375e1d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 13:54:41 +1000, , arm clean consolidate pmu management code consolidate armv_init_ccnt arm_init_ccnt general move definition benchmark.h need extra header clean definition,,
860,8eed62235bbe2d9bf41b736e23e60cc96ffa44ae,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 13:47:46 +1000, , trivial remove double include,,
861,65529552dc968922214ad6107f8eed5ab8855dd3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 13:47:25 +1000, , trivial add missing config include,,
862,dca09ea3b87aa4f84f54a901ab7d08f4aea2863f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 13:57:58 +1000, , arm remove duplicate pmu access code configured pmu armv7 armv8 accessible different code use code,,
863,c090b058a50f56fcac2fd3d1dcc977456d508a3c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 13:31:56 +1000, , arm consolidate move identical definition armv6 armv7 common arm code remove excessive ifdef guard let compiler throw away used,,
864,a7728128cdc5cc81296308c87d51530a5ad1f05a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 14:10:15 +1000, , arm move benchmark.h consolidate reduce include complexity make benchmarking feature easier find comprehend,,
865,d4868012f89fd723d140f9802abc83e65479f16e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 15:37:41 +1000, , arm always handle overflow irqs always handle overflow irqs cycle counter overflow irqs enabled updating log otherwise logging enabled counter overflow kernel stuck interrupt handling loop,,
866,e2a7c49de6c89600f4ae5bb89b3668e749b0d747,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-06-13 15:36:42 +1000, , arm use node_state code compile prior change,,
867,4d87d8e9cf1f37b1e96fec5581434a4900ee910f,immy Brush <code@jimmah.com>, 2019-05-30 18:00:05 -0400, , manual clarify meaning size_bits discussion variable sized kernel object cover pas value size_bits resulting kernel object size byte,,
868,24131333acdb38ab0f9a2d35beec4930739f808b,vluca <z5155740@unsw.edu.au>, 2019-06-03 22:11:06 +1000, , trivial disable yaml loading warning use pyyaml yaml.load function without specifying loader ... parameter deprecated,,
869,7c1a705336ef13dfafa12307827ab512dd3dce38,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-01 16:41:41 +1100, , selfour 1198 correct restart fix case thread running inactive restart use restart date date restart occurs thread transitioned running blocked state never scheduled execute trap code update restart correct fix would update restart thread first transitioned running result lot unnecessary update frequently immediately schedule thread transitioned running making update restart completely redundant get immediately overwritten rarely suspend thread making update high cost fixing infrequent operation result solution lazily fix restart enter state might need correct restart currently kernel running inactive happen suspend,,
870,210c5c21575cc47f2fe88615dfafffd085eca96f,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-05-29 12:06:05 +1000, , boot revert binary verification workaround init_freemem toolchain tweaked accept original code workaround longer required reverts commit,,
871,01b73622f5ff0c8befc5f27252d50213d5120baf,urtis Millar <curtis.millar@data61.csiro.au>, 2019-05-28 14:23:18 +1000, , consistent naming faultip nextip kernel always refer virtual register store address fault faultip register store return fault nextip,,
872,eac5bd8049a2ec527e7efda7c530cf0b9919a4f2,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-05-17 12:18:54 +1000, , aarch64 eret tx2 serrors ignore system error reported tx2 moment,,
873,4e4572f2469e239ef9638d7b7a04ecb6d8426aca,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-05-17 14:35:24 +1000, , check valid target add check return proper error target node higher ,,
874,d2eeace9ed4d3c6ec7a0d8ebc4556076728b1f85,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-05-13 13:17:29 +1000, , benchmark specify core irq delivered add core field log entry log core interrupt delivered,,
875,0ab7f00188494f1b9ecb19c1330cb34a74ca3b33,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-05-13 13:16:44 +1000, , preliminary fix fix benchmark code missing include stdint.h packed macro sel4_packed,,
876,84e6d4cdb1098e80ee62ecdf1c350276dbb8a5d1,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-05-13 13:03:53 +1000, , added irq routing specific core arm add new syscall get irqhandler specific target core trigger method available smp mode,,
877,a0ae9f76a11eebb505967e032c74c1d446d6b682,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-05-14 14:38:40 +1000, , armv8 save restore tpidrro_el0 vcpus tpidrro_el0 used ipc buffer sel4 native thread register saved restored vcpus,,
878,f612028b180633dc4e404aaceee656da953f877d,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-16 09:42:36 +1000, , riscv correct unmappagetable change introduced check prevent unmapping top level pagetable risc added check pagetable mapped incorrect boolean check thread correctly set restart state,,
879,d0d97779cbf0bbf54bab26b2274ae435908d5ab6,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2019-05-14 10:44:03 +1000, , boot avoid array access init_freemem work around issue binary correctness proof condition become assumption proving refinement branch currently simplification step slow assumption contain certain mode array access slowdown apparently becomes dramatically worse multiple assumption present final else branch hopefully limitation addressed future work,,
880,0c4da6fb5d6988f961bf8e5d49f2352c794fc2e9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-10 10:17:10 +1000, , boot use static array rather stack array binary verification parse instruction produced stack array likely none existing kernel code declares array stack given boot code data unmapped wiped made available user boot moving array static data problem,,
881,c030cafad2663c112f7732779ce52f646d79b3c3,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2019-05-08 22:36:08 +1000, , x86 boot pas mem_p_regs pointer avoids taking address local variable supported isabelle parser,,
882,d967aa0d919e556526050eeaae361fd41ed7c244,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-12 15:37:31 +1000, , boot pas parser use constant array size stack cast array pointer match function return type,,
883,8a6180f4b3573214bedf61e939fce5cb388d587c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-30 10:50:21 +1000, , arm make mode reserved region constant replace unneccessary function call constant simplifies increase maintainability,,
884,661e8efebbb46eecd684c5397c644670bce1b868,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-11 14:15:28 +1000, , arm merge redundant hardware.c hardware.c defined bit arm kernel however difference file register used setnextpc add register define registerset.h move hardware.c common bit arm,,
885,da3074357905ff2ad0381fb0e6c8ceb5b6119c88,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-11 14:08:23 +1000, , boot x86 remove redundant mem_p_reg update handled init_freemem,,
886,e3a83035f8e33842c82d4c3016eea6416737db87,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-11 14:04:25 +1000, , boot consolidate init_freemem init_freemem set available region memory hardware sel4 booting previously function duplicated across architecture minor duplication change provides top level init_freemem suitable architecture arm riscv change get_avail_p_reg return whole p_reg array update architecture use new init_freemem wrap init_freemem call arch set available reserved region memory passed init_freemem,,
887,67f2de94a186d0178ec74368b9202dcd71b2bb77,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-11 14:25:38 +1000, , trivial riscv remove unused function prototype,,
888,41780b0602767762e0ee29ce8ab20212e7eaa224,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-11 13:46:51 +1000, , x64 add missing constant pptr_top pptr_top represents top made available user untyped,,
889,4a62e72f9f5ea47565029bb48120ee9e0291b255,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-01 15:32:37 +1000, , produce platform description yaml file arm kernel tool hardware_gen.py support generation yaml file describing kernel device memory region produce file build committed branden robinson data61.csiro.au,,
890,28c3dfe187974668b66375f10909d4f77208603e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-05-01 14:44:56 +1000, , hardware_gen.py add yaml output support need tool able gather information kernel memory reservation area device memory region add mandatory parameter yaml specifying name output file receive information write committed branden robinson data61.csiro.au,,
891,d3446bc534b8600cd66f8c16ec55c6862640a4c5,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-05-01 14:01:59 +1000, , hardware_gen.py list required paramaters first usage message identify required parameter optional one,,
892,2ee6496af3d93f02358bb1795d0911db3e63a8a7,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-05-01 13:59:12 +1000, , hardware_gen.py defer module import attempt move module import absolutely required function instead top level spew diagnostic message scenario like help usage error,,
893,8d0950ff4f097a3794aca98bdb95259054f6c307,. Branden Robinson <Branden.Robinson@data61.csiro.au>, 2019-05-01 13:40:10 +1000, , hardware_gen.py give tool description nothing said tool actually _does_,,
894,134eb53e314572565ec7db6e2ec23c19e29fe8a9,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-05-14 13:15:50 +1000, , aarch64 correct tpidrro_el0,,
895,4d0f02c029560cae0e8d93727eb17d58bcecc2ac,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-08 15:01:32 +1000, , riscv prevent pagetableunmap top level valid call page table top level page table deactivating top level pagetable done revoking untyped created invalidate asid mapping hierarchy consistent architecture,,
896,69339d42036cd1d4f369764c368769b89174b5fa,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-04-09 16:29:59 +1000, , boot code statically allocate idle thread idle thread managed user level instead statically allocated simplifies boot code increment towards easier formally verify,,
897,3707f65c6f08e6789094bf0405de1722fd6a47ee,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-06 12:40:18 +1000, , cmake refactor dts compilation step cmake minimise call expensive using built cmake file operation update also save list file check stale check config change list file output file still stale even input list file older,,
898,9db06db0889162af5fa3ead174ad565d0ee3c018,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-06 12:38:19 +1000, , cmake remove unused cmake module import functionality helpers.cmake based module actually used,,
899,c3766ccd16f9a954f9f5b7343a21f193f50f2b5c,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-03-14 11:33:52 +1100, , arm hyp cp14 debug deliver cp14 access userspace fault persuant fact userspace save restore debug coprocessor point delivering fault message userspace cp14 accessed debug coprocessor must entirely handled kernel new hardware accessor manipulation capability must designed implemented,,
900,0bb3cc15da48a653b1e8b2c676872616a8ec896c,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-03-14 11:33:16 +1100, , tx2 add physical region guest,,
901,a0cf155758e5223f6161087be4da646cc731fb55,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 19:59:18 +1000, , cmake use kernel_all.c executable kernel_all.i used input kernel.elf cmake would add gcc flag generating output dependency file however gcc run preprocessor file already preprocessed would lead expected dependency file created ninja would cope ignoring missing file printing error debug flag however ccache parsing flag missing dependency file caused cache lookup failure resulting persistent cache miss every compilation rerun using kernel_all.c input mean preprocess file twice however regular build need create kernel_all_pp.c creating kernel_all_pp.c verification care speed much run preprocessor twice,,
902,452e82bc456bb0e63639a379f69731bed02d1219,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 19:56:22 +1000, , cmake add option kernel compilation valid optimisation level result faster compilation noticably slower kernel execution running application sel4 test,,
903,1c6c06dc3e8a0354d178a934add35bce141272d8,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2019-04-23 17:14:04 +1000, , boot implement intstateirqnode array turn verifying easier intstateirqnode pointer statically initialised point another array,,
904,bbbd7a14e53eaec657c53a2edbd61b6ac55682da,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2019-04-23 17:12:47 +1000, , trivial tighten assertion irq cnode size,,
905,a6b4cf739df1d337f0d4b08b53073a2e1167d6d5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 17:38:58 +1000, , boot allocate irq cnode statically memory used irq cnode never available user result memory allocated statically simplifying bootcode remove allocation irq cnode add static init generate irq cnode size cmake arm add static constant riscv x86 variability moment,,
906,6a31a57ef8677b2781e89bb3c3cd76a93720216c,imon Shields <simon.shields@data61.csiro.au>, 2018-11-26 16:53:33 +1100, , arm optionally pas bootloader dtb userspace support receiving dtb elf loader passing userspace extra bootinfo still support booting without dtb though device tree address set zero boot code extra bootinfo region provided,,
907,d8c9069c0a1f802b0bd379a70d5f385b263fcabb,imon Shields <simon.shields@data61.csiro.au>, 2018-11-26 16:52:21 +1100, , add fdt extended bootinfo type fdt platform specific used risc arm bootinfo type either,,
908,b7c053f93f69d7013d7d8bdd878995e32aa4b7eb,imon Shields <simon.shields@data61.csiro.au>, 2018-11-26 10:31:44 +1100, , add support extra bootinfo larger page current code may always allocate enough change logic allocate memory rather allocate,,
909,1337595bd0dc442eeaffb415b858f5750a5b214c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-05-01 06:13:26 +1000, , trivial fix type risc boot code,,
910,d250dc03c7db979a70a79d704f660b8947dada6b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 22:22:27 +1000, , spike use sip csr isirqpending instruction pending stip seip bit set sip csr,,
911,cbded75fb6ff48b77c886b722da722f5250650d3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 22:19:17 +1000, , spike add cmake variable first hart used elfloader detect primary hart,,
912,5f9b9c15624065822325c0216162b0c3875ec985,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 21:50:18 +1000, , spike remove invalid sip write supervisor mode write access csr sbi call reset timer cause sbi reset sip timer flag way clear pending external interrupt without correct interrupt controller driver,,
913,f7ba572fcab1feb54aecf296e42c6b259ac99dc8,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 20:09:08 +1000, , risc use correct sstatus value idle thread incorrectly enabling interrupt current context instead return context causing hart preempted sret call could performed switching idle thread,,
914,4159cb4159fe06dbb6e09ed47bff48badfef578e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 20:08:31 +1000, , trivial fix typo config_debug option,,
915,578c0a680e3f6d910808fb36179e52363d8e5476,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-28 20:05:50 +1000, , risc use usererror fault type using address valid field get stored bitfield definition word width fails assert value get masked send arm however bitfield definition could changed allow reporting info future,,
916,1194fff06e5654e7eab4acf4a5e26e6d76b81891,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-24 15:24:54 +1000, , smmu irq handler support call platform smmu requires platform header file import via platform_gen.h declare way likely interrupt handling function declared static inlined,,
917,a8e0dcffed6f4e3888987a5bb05f2f50a20b94ec,amon Lee <Damon.Lee@data61.csiro.au>, 2019-04-26 14:52:31 +1000, , tx2 add missing device untype block dts kernel missing block device untypes capdl loader timer tx2 commit add missing untypes,,
918,c75a270f5602d6015745dd6c87f2d7d84ce1380c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-23 08:51:13 +1000, , hardware_gen.py memoize performs lot repeated recursive call immutable input memoizing cache previous call lead noticible reduction execution time,,
919,a16cc57e213bba18d85c86d3d5ff114bda392b67,ames Ye <james.ye@data61.csiro.au>, 2019-03-29 11:58:34 +1100, , add odroid support add support hardkernel odroid board authored anna lyon anna.lyons data61.csiro.au,,
920,1f6e43cac755f0ac2bcbbace98db2a19841fc6eb,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-15 18:23:52 +1000, , riscv make consistent pagetable ismapped check page table cap least following entry capptmappedasid capptismapped  used implement type option asid mappedaddress capptismapped used reflect whether value capptmappedasid valid frame cap ismapped equivalent instead check capfmappedasid pagetable unmapped capptismapped cleared capptmappedasid left unchanged frame unmapped capfmappedasid set appears risc port often cap asidinvalid check whether page table cap mapped lead incorrect behavior page table mapped unmapped asid left valid asid change changed instead consistently check capptismapped addition required pagetable becomes reachable either vspace_root another entry tree capptismapped set,,
921,fe88c45bf62d1d81e86f943e41e25787e158cd55,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-15 15:40:03 +1000, , trivial astyle changed file,,
922,4a3e4e188c9cd59cf52dcd49da79c09a0e274917,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-11 15:53:01 +1000, , riscv vspace check capptismapped mappt path previously checked asid invalid check page table already mapped yet unmapping page table clear capptismapped flag remapping page table kernel would claim already mapped,,
923,776f5b36a62403b2bbfd7f132fca29aa291a369b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-11 15:51:13 +1000, , riscv vspace use correct size clearmemory page table page size riscv still use correct constant definition,,
924,d4ce4daadfc7a8e03d7b6248fe855cab0d8331eb,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-11 15:48:11 +1000, , riscv vspace unmappagetable clear correct entry unmapping page table function search page table structure find slot containing page table wish delete previously slot containing page table correctly cleared slot pointer updated slot page table supposed deleted led behavior unmapping page table would leave table still mapped,,
925,8c17f0f0c9ffa2426da786777d85b534d300abc4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-11 10:20:08 +1000, , libsel4 riscv hide enums non preprocessing sel4 sel4_arch constants.h get used provide constant linker file want avoid generation enum definition,,
926,f7c43820d2ba931a5831a6a8e4bac3a98a671268,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-15 08:47:32 +1000, , trivial fix ifdef am335x,,
927,2c05d13c40d7de3e19e328f7cc395be3377eed22,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 13:57:29 +1000, , trivial arm_hyp fix build,,
928,82d04859118f7c54176cfc39b34ca697f978d154,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 11:28:51 +1000, , arm priv_timer include driver timer arm_priv update configs use,,
929,391b717d1dbcbfa21293f510ed76a868f300dfe3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 11:14:15 +1000, , arm generic_timer driver timer arm_generic move generic_timer.h driver timer arm_generic.h update configs use,,
930,cb9499069d0be57bebb01270c23a1491f806b0cd,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 10:49:37 +1000, , zynqmp use remove unused header file replaced,,
931,66df769f8c7a89263e12ca0e97ac7b436d3a008e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 10:45:39 +1000, , zynq7000 use remove unused header file replaced,,
932,26a3b55521517d9a74beed3aa11d1f24caceabde,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 10:37:35 +1000, , omap3 use remove unused header file replaced move timer.h driver timer omap3430.h move interrupt.h driver irq omap3.h,,
933,df4d19ae5f186c47fa28b3cb40584b7d9fa8b3c6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 10:31:10 +1000, , imx7 use remove unused header file replaced,,
934,e4f567e19efa6a69dffaa9f5e6e074dd7dcd57e3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 10:20:43 +1000, , imx6 use remove unused header file replaced,,
935,7bf513b75e234f90eaebbf5e86c920731eabe4ee,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 10:03:43 +1000, , imx31 use remove unused header file replaced move interrupt.h driver irq imx31.h move hardware.bf driver timer imx31 epit.bf move timer.h driver timer imx31 epit.h move definition hardware.h plat imx31 machine hardware.c,,
936,209563d4ca1090e9949aac788fdd150c01b44836,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 09:37:17 +1000, , hikey use remove unused header file replaced,,
937,e1a36c2601f782d8ef32698f1703382ad9632677,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-09 08:11:57 +1000, , exynos use remove unused header file replaced move timer.h driver timer exynos5422 mct.h move mct.h driver timer mct.h,,
938,474a7da5c0d708ad640bbdb08586e9f0f149edc2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-08 17:59:27 +1000, , bcm2837 use remove unused header file replaced move machine.h driver irq bcm2836 armctrl ic.h,,
939,2d77062df462b2b2162987551418b61764b7c302,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-08 17:48:51 +1000, , apq8064 use remove unused header file replaced,,
940,a69c3f0f9cba6c96289a34592a1f7427b2b096df,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-08 17:43:16 +1000, , am335x use move timer.h include driver timer am335x.h move interrupt.h include driver irq am335x.h remove unused header file replaced,,
941,0a4ffd0a9a64f3a503a61939ab5f9e3e2560800f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-08 17:14:04 +1000, , allwinnera20 use move timer.h include driver timer allwinner.h remove unused header file replaced,,
942,51142e4b16c69f8c754c726cd0fd3c24603d0e78,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-08 16:54:56 +1000, , cmake use kwargs  use kwargs make function robust sensitive argument ordering add formatting hint .cmake format.yaml,,
943,78c8ac9fae50298e3d086d07d12ffa5c0b7bdeb4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-12 14:12:36 +1000, , tx2 use remove unused header file replaced,,
944,e86190839e996c069c28454657e8056ffaa8b8db,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-12 14:11:58 +1000, , tx1 use remove unused header file replaced,,
945,04aabf92ce83333ec8d2d156f0b40826d56b99a5,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-12 14:11:33 +1000, , tk1 use remove unused header file replaced,,
946,d703eab23d332f96fbc7b6a8f1580dd841a9c95e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-21 15:32:04 +1100, , cmake add allows arm header generated arm platform include plat default specifies following maxirq timer_clock_hz timer header use interrupt controller header use,,
947,b2239d0dbea736d4a237eaca7cca8c4c46e059e1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-08 10:33:33 +1000, , boot reduce duplicate code reduce duplicated code moving value different across configs attribute conditionals rather entire call alters arm,,
948,f99f6790abe9c0d8b27a0aee0b6b29a0dc73c211,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-29 13:28:19 +1100, , use robust check tcb size complex condition aarch32 tcb size updated better reflect circumstance tcb particular size,,
949,4b7ac35ebdd9c911b44d200312342d4287bd93eb,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-21 15:47:19 +1100, , clarify array reference semantics ia32 make easier understand particular access tcb occuring via stack,,
950,01c7e62cce6c5acc93485e617aefd97881d7ab41,urtis Millar <curtis.millar@data61.csiro.au>, 2019-03-29 13:28:02 +1100, , update size comment reflect size better change comment regarding size tcb generally accurate help manually determine size tcb different configuration,,
951,49d2a96dbd89006afc1f9a8b8cff2bdef12aa870,urtis Millar <curtis.millar@data61.csiro.au>, 2019-04-05 14:42:24 +1100, , add message register macro armv6,,
952,56de1ad74bfb382dacd255ca97606aa32462e1ad,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-03 16:40:02 +1100, , aarch64 adjustment pas parser commit update aarch64 build pas parser replace constant decimal remove empty array definition replace __uint128_t uint64_t double array size remove variable shadowing verification guarantee provided aarch64 code,,
953,0cdd0514cf80b6006ab8614cd2977bb7dabbd972,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-04-03 15:57:39 +1100, , ia32 adjustment pas parser commit update ia32 build pas parser replaces use void function parameter add missing typecast remove void cast unused variable doe provide verification guarantee ia32 code,,
954,50b1b0a749eab9c0001733fd4be4128ff11d2146,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-25 19:33:32 +1100, , arm move system_ _word macro armv header file needed avoid circular include dependency result header file trying use macro,,
955,897aaf5b13f39ba2b9ca8ade3a58d1350eb42ad7,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-04-02 15:36:33 +1100, , riscv change bit kernel window mapping avoid pmp exception sbi memory mapped outside kernel window would trigger instruction access fault hardware bootloader set pmp protect sbi memory instead protecting particular memory region pmp lock entire page table entry cover region paddr_load kernel base adjusted sbi memory included kernel window sbi memory mapped part kernel image separate page table entry also avoids kernel allocate untyped memory sbi region,,
956,cde3934f0984e2efa20a93d9891027d61ad0727f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-04-02 08:56:46 +1100, , fix typo config_arm_smmu one many,,
957,8c27637d4ae00377ba99bc7457bba98940658ae5,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-03-27 13:16:30 +1100, , fixed riscv64 asid constant avoid asid pool overflow,,
958,76bf1d2bcd5a9fabb85d18636a92e9108b078140,esse Millwood <jesse.millwood@dornerworks.com>, 2018-03-22 13:06:11 -0400, , changed padding capirq irq_hander_cap structure new gic code change,,
959,fa60ebabc6d778e57e35edca44d86b89e5263373,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-27 10:50:26 +1100, , tool add autopep8 dependency,,
960,cf57914c7fe7a88aa4ff34b3dbf27b8dff169975,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-27 10:26:39 +1100, , style run autopep8 python file,,
961,305b5f9c3d5614b3a86b79d7de0698daaa25a51d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-25 16:02:51 +1100, , tool add guardonce python dependency,,
962,142bf9b127e2bc66c871ad9cb324286e0ae9367c,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-03-22 10:41:00 +1100, , standard constant name moved asid constant arch generic file,,
963,715e5951933c570e8d575934bab3f2363bf4a70f,uke Mondy <luke.mondy@data61.csiro.au>, 2019-03-22 14:38:04 +1100, , fix cmake format dep name,,
964,f54e0ea541b4b231b51c6fb80b356a36785966be,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-22 13:40:02 +1100, , arm hyp pas esr,,
965,ffa9fda8f0a5039902ca845f563e6b3d5fdb2a14,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-21 17:26:55 +1100, , style use consistent styling cmake file add .cmake format.yaml defines custom function kwargs style nicely,,
966,86ed25b8c0810bdd6f34a7a4518dc460acdcd886,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-21 17:25:17 +1100, , cmake use snake_case registerdriver cppfile upcoming cmake styling tool requires custom function want styled nicely lower case need style two nicely kwargs would like aligned,,
967,dad3b8ba565d0fa734a550873d0671f50c1c5ab2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-21 16:56:59 +1100, , python deps add cmake style,,
968,5a2ca7fe8211cc71f77d06a8a7dd0814eeb4e7ed,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-21 14:46:53 +1100, , allwinnera20 match correct timer device tree platform use arm generic timer device tree specifies one exists commit move timer driver driver folder prevents generic timer selected device tree,,
969,c2fd4b810b18111156c8f3273d24f2ab84a06284,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-21 13:07:20 +1100, , common_arm.lds use libsel4 constants.h symlinked file header removed,,
970,f6e5e218dcf1f8a14dacaed900b4b255cb70a0dd,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-21 11:15:35 +1100, , remove symlinked libsel4 file include dir file included normally using libsel4 include path remove situation file available different include path due symlinking different directory structure,,
971,f85774e36fe81821016fe1b8b3492eb4964c688c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-21 11:11:27 +1100, , rename shared_types .bf file consistent bitfield definition generated source file kernel libsel4 also result include path sel4,,
972,16f55f8e4bf6b27c45d9246bffd95d8350bda3a2,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-03-20 10:36:32 +1100, , device generation add __assembler__ guard,,
973,4895368ac5a0d7751354f53abf91df5ab58ca5bd,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-03-20 10:36:06 +1100, , arm linker script use new devices_gen.h header,,
974,a61ed43af9546a7dd41557d92d06ae39fe172ee0,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-25 09:59:16 +1100, , aarch64 modify kernel higher half mapping increase 510 512 gib previous 510gib mapping chosen make easier eyeball address debugging trivial determine physical address virtual address pertained kernel mapping longer considered necessary benefit changed,,
975,63632cb370f6797a09bd1ca9bf438aa710970ccb,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-24 09:53:14 +1100, , cmake update use new common preprocessed ldscripts,,
976,0c0a8deb9fff1b7b410ff69f068ee613a68c393b,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-22 17:30:38 +1100, , pc99 reuse paddr_base paddr_load,,
977,2352855213fbbb198a908baac1579d879a8a799d,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-22 17:20:12 +1100, , pc99 use kernelbase linker script,,
978,1b2dd997b851ce867a2ff21ac001bba00cf63b7b,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-22 17:19:32 +1100, , pc99 isolate variable common bit,,
979,f6b89ef49868ae134a58246a1edee2f956f09809,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-22 17:30:10 +1100, , pc99 add __assembler__ linker script,,
980,879925da9345b21539681a271e6dddf24231b6a9,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-22 17:02:09 +1100, , pc99 rename symbol clash preprocessor token kernel symbol name previously used linker script also used kernel header preprocessor symbol clash,,
981,ba554d34751aa06dd86ed593a99f90d0404f637b,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-03-20 14:27:54 +1100, , arm add common linker script,,
982,156b9398f7590ff8613c4883d31aec1216a56f9a,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-24 16:12:38 +1100, , arm remove ldscript partial arm plat subdirs longer necessary merging arm linker script common_arm.lds platform affected bcm2837 am335x exynos4 exynos5 hikey imx31 imx6 imx7 omap3 tk1 tx1 tx2 zynq7000 zynqmp,,
983,bc620a707de9e7fb1d238cd7f09085968d6ba159,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-24 16:12:10 +1100, , aarch32 add __assembler__ preprocessor guard kernelbase,,
984,45f16b8e2e14444583329967053277e8c5049c8a,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-22 15:38:17 +1100, , aarch64 remove llu suffix kernelbase linker understand type unsigned long long suffix simply cause fail parsing error,,
985,1ca215cfeae3cfea0d53563886a4b01debc8c8a2,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-03-14 13:38:56 +1100, , riscv make sure uniform type parser produce abbreviation local variable depend variable type order appear source signature get_avail_p_reg riscv different type every function cause issue hardware.h included early kernel_all.c_pp changing type word_t avoids issue,,
986,9e7379fc1c2258e0b1b8b7f381e9c8b193358550,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2019-03-14 12:07:18 +1100, , riscv avoid unsized array parser fail process array variable eventually given size trap_entry symbol asm function explicitly call anyway need symbol contain relevant pointer value,,
987,ea365a8553d1ac3ee8454baa30dd80215987013c,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-03-05 11:46:48 +1100, , capdl dump tcbdebug list multicore support add tcb command use debuglist runqueues filter idle root thread refactor sendepqueue add multicore support added tcb_command kernel doe translation depending configured,,
988,222b7448c11fbd3b1eb0dfaaad28a0b8f799b45b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-15 15:57:32 +1100, , aarch64 return esr part user level fault,,
989,7fc45c4ef1fee4b803a1cdadc4ce3fda9a9835c9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 13:47:42 +1100, , style set code width 120,,
990,306453e3479cd078d78fe113e9dce4dab9b61bf3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 13:47:05 +1100, , style set min conditional indent given use brace time conditional indent make code cleaner,,
991,8f454e151a245311cf569e666fe80fb30f4f89df,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 13:46:33 +1100, , style remove stray tab,,
992,d0930f67decb31f73c02ba461224f3d041861816,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 13:46:10 +1100, , style consistently attach return type add attach return type astyle,,
993,761006e03b29e7fe0d9ede6d71dcd3bab6a01b5a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 13:45:14 +1100, , style consistently align pointer name run astyle align pointer name,,
994,3d10ef0c4ded45001cf8ab1ff249a5952a934238,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-19 13:44:00 +1100, , style correct parenthesis padding use astyle unpad paren unpad parenthesis included pad header pad oper pad comma,,
995,76267c410ee5a713e61d83e14fa2f1852fad9146,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-15 15:44:43 +1100, , remove instead style.sh sel4_tools used,,
996,3914931b32e19c38efc169ae18a2961453bad243,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-03-19 11:40:45 +1100, , riscv remove hartid dtb parsing boot code,,
997,fa017b6d453a58e3f110e2bdd5e7b6de85d88d4a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-18 15:46:04 +1100, , upgrade astyle 3.1 produce minor change,,
998,c274850baa34518c1c4804a896d7602ba30815e1,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-03-12 17:34:25 +1100, , updated change clang support,,
999,cf113c619b14d1c44b4350e0ba45ba30ac6497e0,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-03-12 17:14:47 +1100, , x86_64 use sys ret exit instead rex prefix clang doe support rex.w instruction prefix instead requires sys ret exit mnemonic,,
1000,895726d410a8adf7c0295d3af5693008f8ad6d83,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-03-12 16:05:21 +1100, , add initial llvm toolchain support,,
1001,7262cb87e619ec3ff6827eb862a5000f6f0e6eeb,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-03-12 15:59:35 +1100, , treat optimize attribute gcc specific clang provide support __attribute__ optimize ... alternative provide functionality due rarely kernel compiled without optimisation added demand,,
1002,d52341df3c803d50300337b81b7a979135a332b1,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-03-13 12:14:28 +1100, , cmake update riscv build work gcc 8.2.0,,
1003,c666820ea5cee819d042e92990f04cfc96beff81,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-15 08:47:50 +1100, , trivial fix style,,
1004,a39c9b6a76d279364e28d3415d750d7287fefd67,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-14 09:44:52 +1100, , risc handle fault change alters risc fault handling pas non fault user exception guarantee hardware send scause register must handle possible value also make fault handling consistent architecture c_traps.c,,
1005,63ed19c9b7d972eb4af73c666484e277b0d4cf83,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-03-13 16:08:40 +1100, , implemented arch level except pc99,,
1006,330cbfbdad5da9e18ce8914f24999d263d53bbab,ylvain Gauthier <sylvain.gauthier@data61.csiro.au>, 2019-03-08 14:02:55 +1100, , made declaration optional refactored consequently,,
1007,7b019e3def88548457cb58c517295c2ae91a9c00,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-03-14 09:49:36 +1100, , serial remove putconsolechar putconsolechar needle indirection around putdebugchar remove ,,
1008,4235cb9f4b72722de8b4c2cc696a815bd0700718,iwei Zhuang <siwei.zhuang@data61.csiro.au>, 2019-03-13 16:16:05 +1100, , riscv remove unnecessary nextpc write fault hander,,
1009,2f56877881e63a8a9f5a969f38d2efd422b63067,u Hou <hy1995@gmail.com>, 2019-03-05 16:59:46 +1100, , x86 bootcode remove redundant checking redundant since region_size returned find_load_paddr guaranteed greater user image size,,
1010,445e09150c42fd2ed089c68026899350b3dee65e,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-03-08 14:10:56 +1100, , aarch32 rework access fpu control register gcc accepts mcr mrc instruction modify fpu control register clang doe vmsr vmrs instruction arm specification suggests use accessing fpu control register,,
1011,c5643419d14041ff76c2d521f2459639e56ab9a7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:53:56 +1100, , cmake store kerneldtbpath cache allow module use input without rebuilding,,
1012,70ac3b7a3f856958854473eed57f1a1469a5f7ff,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:49:57 +1100, , hardware_gen.py rerun cmake automatically add input file dependency source directory cause cmake rerun ninja modified,,
1013,1264e6f044c012c7a1d188186663c824329a417b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:49:04 +1100, , hardware_gen.py rerun process necessary check output header file older input rerunning execute_process step sometimes long running,,
1014,62fa36bca29c2562ac7c03b86446999a47c230b4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:44:17 +1100, , hardware_gen.py rebuild dts input stale configure_file update target file source file changed detect change due changing target platform check dtb newer dts otherwise rebuild,,
1015,0cc4997a1611a78f7d8128c6a361dfc7b1802899,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:40:49 +1100, , cmake add macro check file older file cmake configure phase prevent unnecessary long running execute_process call,,
1016,d79360ea13b960906dcccecbb3f22df6bbff2007,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:30:04 +1100, , hardware_gen.py fail execute_process error fail error script return error additionally hook stdio execute process allow easier use python debugging tool required,,
1017,b7550ca830eb44b06da544125a416ef5a0518b85,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-12 08:21:51 +1100, , hardware_gen.py write compat string file reduces chance part script printing stdout allows compatibility string file inspected manually changed debugging purpose,,
1018,e3c7e391c166cc456aa7e06f10a0669477fd50da,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2019-03-08 16:11:39 +1100, , hardware_gen use logging.warning import error updated yaml validation error message use logging.warning forwarding output stderr would otherwise end cmake dts compatibility string,,
1019,2fbdf188dcc5ca78af83c075cb2f09ce7c0aaf16,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-03-07 16:44:55 +1100, , timer refactor move kernel timer rename change move arm platform timer driver timer renames compatibility string specified dts correct timer included build time based dts follows pattern serial refactor moved arm generic_timer priv_timer timer folder updated cmake configs appropriately,,
1020,96c63a4b55744eced7a89b118528f7bfc0fc249c,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-03-07 16:32:20 +1100, , serial refactor fixed circular includes modify hardware_gen script include chosen serial path added newlines serial driver fix concat issue compiling move cmake macro registerdriver level support timer refactor modify arm cmake reflect ,,
1021,2943f042a7613446519d9f57fbc96ae6acccec75,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-03-07 16:11:31 +1100, , hardware_gen remove build path output file causing error reproducible build check binary verification toolchains,,
1022,de4e7bb40bfde97af4b289dd3790ca9c01316392,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-03-01 15:38:06 +1100, , aarch64 use larger operand size gpt_cntfrq done gcc infer correct size operand inline assembly clang using operand constraint providing doe work simplest solution use word_t instead,,
1023,7639f1138724b226a9f273e8ba0aa11faf131b55,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-02-26 17:07:37 +1100, , armv8 remove unused function,,
1024,a3c133d369f9ebc28611b47b41a856ace9039dfe,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-02-26 14:44:46 +1100, , armv7 remove unused function,,
1025,bc5c7883ed5a971c0b7d13c58e111c937eb701fb,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-20 13:40:09 +1100, , arm make arm vcpu state per node,,
1026,973c1ac503f6e35285a71f867bd9f9a0c4f87895,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-10-05 23:57:01 +1000, , arm hyp trap smc call,,
1027,5eccf2bf2ecdd7ccb1b72af1b6453e3c33fb81e5,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-22 12:25:34 +1100, , serial input refactor serial driver use bit macro,,
1028,ae73c8bdd6eba2b8665912b31275538191f5511f,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-22 12:22:40 +1100, , serial input reduced duplicate imx driver one file moved imx6q uart.c imx31 uart.c imx.c updated config.cmake appropriately,,
1029,b2b3ad7794b40e1ecfff3c3d27a6d28d5bcf26b2,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-22 12:20:37 +1100, , serial input remove whitespace,,
1030,c207655a55a373622ce059ed2dfe9fbec50e2ebe,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-22 12:14:57 +1100, , serial input move uart_reg macro place every file,,
1031,e82a5a074946a00e01b6006f85321772cd457a6f,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-20 12:50:37 +1100, , serial input add input kernel serial driver added getdebugchar basic functionality platform,,
1032,7bf089c5e49b9c9cc8478b9c84e3d52ea4e4a309,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-21 16:33:17 +1100, , serial refactor update config.cmake rename driver updated config.cmake driver serial use marco properly added license renamed serial driver conform style moved include configuration script tool used kernel,,
1033,34ce52e283aaee8f56c352a00eeb546b8307aa71,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-19 13:30:59 +1100, , serial refactor refactor kernel serial driver added driver serial folder kernel serial driver kept point dts parsed generate cmake include right uart.c file prefixed compatibility removed io.c plat includes plat config.cmake updated change file,,
1034,282d6a902c4191ccb42e1d4a0ef7e6ebf611d54a,liver Scott <Oliver.Scott@data61.csiro.au>, 2019-02-19 13:16:58 +1100, , serial refactor move kerneldtslist arm currently dts support arm make sense move arm config.cmake eventually add risc dts list,,
1035,51aec8221fd4c6700b87e7b16a27c209cf541c3a,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-19 13:59:36 +1100, , gicv2 adjust ipi target tx2,,
1036,a3253623940491275ae8d22e6ddcd7462d25c0e7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-02-19 16:10:13 +1100, , x86 check vcpu set sel4_vmenter prio change kernel would crash thread vcpu attempted sel4_vmenter commit unknown syscall exception raised kernel crash,,
1037,7314c9e3df8ad4113191c35a3ac3e4beff96ca06,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-20 10:14:16 +1100, , arm add node_lock_sys vcpu fault entry,,
1038,a8879f01593bd6ac8febddac90d19747233fc145,apheth Lim <Japheth.Lim@data61.csiro.au>, 2019-02-18 16:31:05 +1100, , manual document badge range bit platform,,
1039,7c6e906e0d5ce9dbe80985f09a49063f6136209b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-19 11:51:12 +1100, , generic_timer fix style,,
1040,b88d770112807fa9e82344c14e9a271f56b162fd,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-13 17:25:09 +1100, , arm rename rename indicate cache maintenance operation,,
1041,ca53350a71858c7b363e5536227753d5cb485d50,imon Shields <simon.shields@data61.csiro.au>, 2019-02-14 15:42:13 +1100, , hardware_gen add support reserved memory node parse reserved memory node per linux spec ignore region marked map keep region use ram http git.kernel.org pub scm linux kernel git torvalds linux.git tree documentation devicetree binding reserved memory reserved memory.txt v5.0 rc6,,
1042,5cd3b7e317350dccf402bd69b27972fd54200812,imon Shields <simon.shields@data61.csiro.au>, 2019-02-14 15:56:42 +1100, , zynqmp remove devices.h value autogenerated,,
1043,16d98d852f5ac3fad13965d25cccd7165beda902,imon Shields <simon.shields@data61.csiro.au>, 2019-02-14 15:41:41 +1100, , hardware_gen use full node path dictionary guaranteed node name globally unique use full path node instead,,
1044,cbe6e4c651ddf591436c8926b87dd8b74d6964f9,imon Shields <simon.shields@data61.csiro.au>, 2019-02-08 14:53:07 +1100, , hardware_gen include linker.h generated header needed boot_rodata attribute,,
1045,89dd2603b6c8f7652a552aee3c6286169d3d34a6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-13 17:19:20 +1100, , arm remove empty level2 cache code,,
1046,efbdd9c43cb48994f91efbd9395242967df106f2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-13 17:03:06 +1100, , arm define platform driver place,,
1047,5df854e4c3964d8b65a36c70ac6c89ab5e3b2f32,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-13 16:22:57 +1100, , arm generic timer remove wrapper function exynos5 platform initialise custom hardware initialising generic timer forcing every platform call wrapper function instead define inittimer exynos5 override,,
1048,9b6464621fd627e2800e11682aa7d1909190b6fe,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-02-14 10:44:38 +1100, , libsel4 consistent definition sel4_pgdbits previously sel4_pgdbits calculated inconstent rest composite constant libsel4 make size constant harder parse commit make sel4_pgdbits consistant definition making definition integer checking compile time assert,,
1049,01be26a779b03a3fd6be418ec96d889352ab7456,immy Brush <code@jimmah.com>, 2019-02-12 10:56:14 -0500, , manual ipc clarify sending cap copy,,
1050,5fb6f8b38cbc6a84851aaec8bd4b4bbbd4593fb5,immy Brush <code@jimmah.com>, 2019-02-12 13:25:51 -0500, , manual document error,,
1051,f7749ed54cffdc08b1a6ac7ce9ed57808f23d1f2,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-13 15:56:07 +1100, , dts add arm fvp device tree file file based foundation gicv3.dts,,
1052,8f433d7dbc34bf7ea22532d9c50c363454f47ed8,anyan Shen <yanyan.shen@data61.csiro.au>, 2019-02-13 15:52:26 +1100, , hardware_gen add gicv3 support,,
1053,7f34e19a43ea6629fdb880311886e824e3158616,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-13 14:21:04 +1100, , remove empty hardware.bf definition effect definition,,
1054,e9fc74b5a2330ad1e1e33a4b5e0a2c94ef3b0c9f,imon Shields <simon.shields@data61.csiro.au>, 2019-02-06 15:07:15 +1100, , hardware_gen support specifying size kernel device allows mapping consecutive page single device kernel,,
1055,a5da502b132b104d111689a2f801b030c67966db,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-03 20:20:28 +1100, , riscv rv64 correct cannonical address currently support sv39 rv64 sv39 cannonical address range mean bit must equal bit sign extend bit based value bit 38. also mean bit addressable space limit max untype size,,
1056,c1b1d07579adedd7af635e1345d208c693f0fbac,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-03 20:18:35 +1100, , bitfields split definition cannonical address shared object different definition based cannonical address virtual memory system,,
1057,960a9927bd727b81a9a71018ee6d992b4518bc58,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-03 19:22:37 +1100, , riscv rv32 structures.bf remove sign extension base implies base mask sign extension required sv32,,
1058,3cd581ddd55706cfebe8959948f91d658b398724,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-03 19:19:24 +1100, , riscv rv32 structures.bf add newline bitfields conventionally newline used signify system word boundary supposed improve readability,,
1059,41e336cd09ee3d0b235519a62989c114c0f3e3b4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2019-02-04 10:51:42 +1100, , arm assert device region overlap assert assumption region also ordered ascending order,,
1060,39f56387ed351e947ff3f8f3d6cd086fce33da66,imon Shields <simon.shields@data61.csiro.au>, 2019-02-06 14:33:14 +1100, , tk1 remove stray devices.h reference,,
1061,0df0ee289f4d7690faf79b95fb6953b7219c11ca,imon Shields <simon.shields@data61.csiro.au>, 2019-01-30 11:42:11 +1100, , hikey choose correct uart,,
1062,a61755f6a6191d1bb53abc07b99faeb8af252ed3,imon Shields <simon.shields@data61.csiro.au>, 2019-01-29 15:26:46 +1100, , kzm use correct serial console config_printing,,
1063,21993d8bbcb997abb8fc955ce171d16352190705,imon Shields <simon.shields@data61.csiro.au>, 2019-01-29 14:55:40 +1100, , hardware_gen generate kernel_devices change fix support instance multiple kernel device page kernel device page aligned address also use sel4_usertop pick right address start putting kernel device page,,
1064,0fac956e9f5fc336959aba0cb470f71a9a1226c5,imon Shields <simon.shields@data61.csiro.au>, 2019-01-29 14:53:29 +1100, , arm platform use auto generated kernel_devices note auto generated kernel_devices differ slightly one present kernel device register page aligned always set appropriate pptr start address device previously pptr sometimes page aligned specifically change pptrs affect bcm2837 intc bcm2837 uart allwinnera20 timer,,
1065,7a93479e63d972540f063808fa71c93cae62263e,imon Shields <simon.shields@data61.csiro.au>, 2019-01-30 11:40:26 +1100, , arm add kdev_base aarch32 aarch64 kdev_base first address used mapping device used hardware_gen auto generate kernel_devices table,,
1066,eb857ec71f1ca998f0feafb0567c4a7aacc4d601,imon Shields <simon.shields@data61.csiro.au>, 2019-01-29 14:58:10 +1100, , arm stop using plat machine devices.h header going away contains nothing substance remove,,
1067,3989d95473036f0cd320ea03c196c500f2963a86,imon Shields <simon.shields@data61.csiro.au>, 2019-01-16 13:47:33 +1100, , arm use uart_pptr uarts,,
1068,b45de785460e393b057b2e4cd182745c8b84c9ed,imon Shields <simon.shields@data61.csiro.au>, 2019-02-05 11:08:22 +1100, , hardware_gen use range property cpu addressable bus remove need bus array hardware yaml,,
1069,2193ee4e01435e8faae53e43e37931a3a9146be1,imon Shields <simon.shields@data61.csiro.au>, 2019-02-01 14:30:41 +1100, , exynos5 keep first 1gib ram vms move kernel back 0x60000000 header autogenerated behaviour depended user level project,,
1070,d0b5600db0e5869fb9a67ebe00d1d42599425eaa,imon Shields <simon.shields@data61.csiro.au>, 2019-02-01 14:29:48 +1100, , exynos5410 add spi node device tree camkes want definition incomplete enough kernel pas appropriate memory region userspace,,
1071,d9b399ff270c861372ca6211adbb2e312cbf9d74,imon Shields <simon.shields@data61.csiro.au>, 2019-02-01 16:45:04 +1100, , hardware_gen improve region merging logic merge overlapping region ensure expose paddr,,
1072,09e6fbb1c4a4431931f9581e58b78bde5b962859,imon Shields <simon.shields@data61.csiro.au>, 2019-02-01 11:21:36 +1100, , hardware_gen merge region conditional one region conditional another merge fix problem region exposed userspace merged conditional region would cause userspace apps fail unexpected way,,
1073,4269c708002fbddbe27dee9bd61500b7acbe0eba,imon Shields <simon.shields@data61.csiro.au>, 2019-01-31 11:42:14 +1100, , hardware_gen simplify file handling logic argparse support file argument use file,,
1074,4700696846c98c6b4860149c86514f2fffd7e745,imon Shields <simon.shields@data61.csiro.au>, 2019-01-31 11:41:13 +1100, , hardware_gen fix python3 support commit stop using fdtnodes dict key hashable python3 also open dtb binary mode prevent decoding error python3,,
1075,31733b6bf2a40b9165842bae4cc196a8e97a798e,hris Guikema <chris.guikema@dornerworks.com>, 2019-01-25 11:38:49 -0500, , fixed ipi bound notification bug doremoteop1arg data1 cpu argument switched triggered conditional statement preventing exiting handling bound notification change,,
1076,fe67d88c57bb37bc405f034c8c4af61e957fdff7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-01-29 16:45:02 +1100, , update pydeps version due new dependency pyfdt,,
1077,c37d1377056490ee4030b53f2383fdb3beac284c,imon Shields <simon.shields@data61.csiro.au>, 2019-01-29 12:30:52 +1100, , python deps add pyfdt,,
1078,dcc8f7ec397a59661f4018b9b45d8217c057d156,imon Shields <simon.shields@data61.csiro.au>, 2019-01-10 12:50:33 +1100, , arm use auto generated interrupt number remove big table interrupt number platform,,
1079,8440f0339a4b9921615f4bdc31fbeff6d9d6b910,imon Shields <simon.shields@data61.csiro.au>, 2019-01-10 11:39:36 +1100, , hardware_gen pull interrupt dts add support extracting interrupt number dts hardware header file generator majority per platform interrupt listing removed,,
1080,fc4447708ac6f1bcdd5726057bf21d181d91160e,imon Shields <simon.shields@data61.csiro.au>, 2019-01-10 11:38:06 +1100, , arm use dts generate memory region list change arm platform using device tree found kernel generate memory region information,,
1081,0ac079233924ed20fab6c394127db19f3b72c3d3,imon Shields <simon.shields@data61.csiro.au>, 2018-12-10 16:08:14 +1100, , arm generate memory region table dts change add infrastructure automatically generate physbase macro avail_p_regs array dev_p_regs array based device tree platform opt using adding dts file kerneldtslist variable python script hardware.yml file determine device device tree interest kernel hidden userspace instead mapped kernel note currently kernel mapping yet generated however infrastructure needed make happen present,,
1082,463c1cc21132f41d6c14f419de865e1e7fd43e3e,imon Shields <simon.shields@data61.csiro.au>, 2019-01-10 14:35:29 +1100, , python deps add jsonschema used validate kernel hardware configuration file schema,,
1083,4d2bd90c849f233743b691a9e1ee5c0e05fa50e5,imon Shields <simon.shields@data61.csiro.au>, 2019-01-03 17:08:14 +1100, , tx2 adjust phys_base match generated one move phys_base 16mib ram match memreserve dts,,
1084,86da489f6b914633e48dc0a88af578f1bde2d9d4,imon Shields <simon.shields@data61.csiro.au>, 2019-01-03 15:06:22 +1100, , exynos5 adjust phys_base match generated one adjust phys_base start ram match dts,,
1085,df2d32cb4566dbf26c589c8949c55180f14d489c,imon Shields <simon.shields@data61.csiro.au>, 2019-01-11 11:38:42 +1100, , dts add sel4 overlay contain various fix linux dts need generate usable output sel4,,
1086,328a0216868b527c7b7e8842cd4b922bfd7e371d,imon Shields <simon.shields@data61.csiro.au>, 2019-01-11 11:36:39 +1100, , move dts kernel move dts kernel preparation using autogenerate hardware header includes dts previously extracted linux kernel everything except tx2 come linux v4.20 extracted following command checkout http github.com torvalds linux.git v4.20 update dts.sh path linux checkout tx2 dts identical one found sel4_tools,,
1087,3dc0cb0a8d14daa31261b1a609d6093e47a08770,imon Shields <simon.shields@data61.csiro.au>, 2019-01-07 15:24:28 +1100, , ensure always enough freemem region arm,,
1088,d6b1dcf962d933e3b4409afdcc650f1c53ea3bc1,imon Shields <simon.shields@data61.csiro.au>, 2019-01-10 12:52:54 +1100, , allwinnera20 remove irqnumbers enum,,
1089,748362b959578632093464950f16edc1af69a03b,imon Shields <simon.shields@data61.csiro.au>, 2019-01-10 12:51:37 +1100, , arm hook allwinnera20 back build system,,
1090,3cd3d67bfaef418edf9b6f6226194394e5649589,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-15 10:20:05 +1100, , aarch64 benchmark log buffer astyle formatting,,
1091,edc26ffccb9ab703100f87ddf3983ccd3064a182,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-01 21:42:33 +1100, , aarch64 benchmarking add log frame setter,,
1092,3fc9ab0f0b54f7d085b809d684eaf54be508cee4,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-01 21:40:32 +1100, , armv7 fix cache invalidation bug benchmark log setter use cleanbyva_pou since cleaning single word iteration loop take virtual address physical address,,
1093,91969a90381ee10f4943d35af9b520f04ab8a950,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2019-01-01 21:38:34 +1100, , aarch64 benchmark log add convenience pointer entry also document reason particular address ks_log_pptr chosen patch add pointer entry set benchmark log frame,,
1094,14fb1bc433df82adb795af178c2fb2c0c74172a3,asper Lowell <jasper.lowell@data61.csiro.au>, 2019-01-14 16:41:25 +1100, , trivial add clarifying comment,,
1095,c08b8543ae9911232c8b32f43db78ddf68ef9541,nna Lyons <Anna.Lyons@data61.csiro.au>, 2019-01-14 13:19:33 +1100, , manual remove incorrect paragraph,,
1096,468d1c55059a7b5950e4718c2620f663776bd908,imon Shields <simon.shields@data61.csiro.au>, 2019-01-03 11:16:06 +1100, , am335x use timer irq number,,
1097,73874a75df77562f03a9c6c39ce6ebc3f969e102,imon Shields <simon.shields@data61.csiro.au>, 2019-01-02 16:16:31 +1100, , omap3 use timer irq number,,
1098,da3b02865006919214a0b6761e2455715609f4d5,urtis Millar <curtis.millar@data61.csiro.au>, 2019-01-03 12:38:56 +1100, , add system timer device untyped bcm2837 rpi3,,
1099,2fd77252e354d5f383805b85b787f7f94a3a4472,urtis Millar <curtis.millar@data61.csiro.au>, 2019-01-02 17:37:47 +1100, , reflow style physical device frame list,,
1100,d56175ec3ec1c104d8d17d437c312ef1567fca35,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-20 14:01:45 +1100, , aarch64 add missing include fastpath.h vcpu_switch get preprocessed away non hyp configuration arch object vcpu.h need included,,
1101,5fe6d0bcef3c7475a7bc4e4d7b786b2df8be2dc6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-13 10:18:35 +1100, , riscv spike fix sel4_usertop riscv use correct value document,,
1102,e7bc274833b3f7093ff8af840d29142908d928c3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-12 11:27:07 +1100, , update change detail aarch64 hyp,,
1103,cd26d7d00c43a62ce6a25326f048d169764fc384,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-12-18 01:16:09 +1100, , aarch64 hyp fastpath call vcpu_switch switching guest native thread previously kernel call vcpu_switch fastpath since fastpath avoids calling setvmroot sending ipc message guest thread native thread ipc small enough fastpath kernel would fail disable hyp trap would treat native thread like guest thread,,
1104,5d9bbf719789bbe18f2b9218f1521ee6a2f30396,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-14 12:13:01 +1100, , aarch64 hyp define default result correct default defined cache,,
1105,c51a2cf306bf2b6944679e22d8e536026945b75c,ames Ye <james.ye@data61.csiro.au>, 2018-12-13 15:27:55 +1100, , manual use latin modern font latin modern vectorised version default computer modern,,
1106,6357957eece512bcb072453b6642b066b5175d53,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-13 17:29:57 +1100, , aarch64 hyp fix tlb invalidation behavior deleting asid hwasid would deleted used invalidate tlb entry rearranging order correctly invalide entry,,
1107,0348468c87276142cbb4c94570fe5cd5112eb279,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-12-13 17:26:16 +1100, , aarch64 add pgde enum tracking hyp hw_asids aarch64 hyp mode support bit hardware asids use strategy used aarch32 hardware asids maintain pool hwasids sel4 asids allocated allocation stored last entry top level paging structure commit encapsulates bitfield specification way aarch32,,
1108,4bc6b76f5f9674ba431a5c02aca12cded74e7076,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-10 14:33:46 +1100, , remove empty plat_mode machine header file,,
1109,2a0d682ff2156e5de581665926cccee56f2db47e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-10 14:30:19 +1100, , remove max_irq max_irq used several platform remote layer indirection add value,,
1110,403f5dace799cfe348a81d2f7aaa45d0b15a7ea7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-10 14:29:03 +1100, , remove n_interrupts constant n_interrupts constant never used maxirq track value,,
1111,e5bb6745944819bd7fce2ece455542aa0d0cbad8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-10 14:26:42 +1100, , calculate irq_cnode_bits maxirq irq_cnode_bits determined maxirq platform calculate value maxirq instead hardcoding platform,,
1112,76faadc9231714585b176bd9b775a4a9a62be5f4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-07 17:14:05 +1100, , add sel4_usertop move kernelbase arch level sel4_usertop new constant represents top virtual memory available user level commit also rationalises several constant user_top kernelbase move arch level port need define sel4_usertop,,
1113,2f43788b824c9760a64b68c25452dc1ec0426a1f,hibaut Prami <thibaut.perami@ens.fr>, 2018-09-10 16:33:37 +0200, , libsel4 add,,
1114,3df00ea4d70e7df9187e81e2778ac24ebb39a673,hibaut Perami <thibaut.perami@data61.csiro.au>, 2018-04-23 15:21:08 +1000, , selfour add grantreply right system grantreply new access right added endpoint capability allows sel4_call used capability specifically allows reply cap granted across endpoint prior addition grantreply endpoint capability required grant access right allowed arbitrary capabilitiy transferred endpoint using grantreply system constructed thread using sel4_call endpoint need security subsystem,,
1115,fbec286d97185011770b9343d8ac8e2f7a99455b,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-12-05 12:44:47 +1100, , aarch64 comment hyp el1 vaddrspace layout also document specific address tx1 tx2,,
1116,e46445c5579b7f29ea0f6df5aa6a5b1f1c7c98c5,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-12-04 12:48:34 +1100, , tx2 aarch64 hyp use correct conditional timer irq,,
1117,479cd82dbe6f685f0c0a9fd9ac61c341e4cd1ba4,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-11-30 16:22:07 +1100, , tx2 aarch64 hyp add gich controller paddr,,
1118,0b933ea7a363eb5a6911b3db7c1d2ba6d133b26b,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-12-05 12:44:17 +1100, , tx2 aarch64 hyp set el2 mode address,,
1119,1659dea81ad23313be8a871d110de91f89141982,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-12-05 15:20:36 +1100, , armv8 select bit tx2,,
1120,35be11fb5e4103a451708189abe2b68069b2ff1d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-12-05 14:16:19 +1100, , armv8 select bit tx1,,
1121,4cbfd940021120f4a053b35fb00ce5aa68615f78,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-12-05 12:19:53 +1100, , armv8 add bit bit option,,
1122,e76fe26160ff22f169a7aa4815163d5a04506bfe,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-12-04 16:33:23 +1100, , armv8 honour execute never bit el2,,
1123,3ef95c91198821d891de738b4bd7aa60c30639e5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-29 16:47:06 +1000, , aarch64 hyp turn cpu cp14 save restore make depend aarch32 hyp,,
1124,afb8ddbde4ac33ebdbaaa5324eed3c7368f75ca7,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-08-15 16:53:18 +1000, , armv8 hyp enable a57,,
1125,60b15e104717d3d2db23e5fcd804d5f54f706958,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-08-15 16:59:35 +1000, , armv8 hyp remove duplicated function,,
1126,9bba386aa35a76777d0671df8277aa6cdb9ef9d3,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-08-15 16:56:45 +1000, , armv8 add readtipdruro aarch64,,
1127,2e17a211a62ae24c2937223cb8f5e0300e3beffa,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-08-15 16:55:57 +1000, , arm hyp guard armv7 fpu access function,,
1128,eceefa883d3a57affc4381e8d1ba8d1b22388ba4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-10 15:15:51 +1100, , cmake add kernel platform helper add tool helpers.cmake concatenates platform string together newline separated string return list kernel platform,,
1129,3751da4efb84c21177ef845c95fa315f384fce0a,asper Lowell <jasper.lowell@data61.csiro.au>, 2018-12-07 15:31:41 +1100, , x86_64 update boot code documentation,,
1130,96479f853983e6b9c4f586efbd04b648c1a06aa5,asper Lowell <jasper.lowell@data61.csiro.au>, 2018-12-07 15:27:17 +1100, , x86_64 add modular error handling asm adding function hang system necessary system condition met,,
1131,3caffbb19078d7104cb525af274f3b6163899224,asper Lowell <jasper.lowell@data61.csiro.au>, 2018-12-07 15:16:20 +1100, , x86_64 reduce scope preprocessor condition fsgsbase_enable function completely removed configured,,
1132,c06f9dbafe6e9ee91492ae675e0eefdb5f66a5c9,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-06 15:32:26 +1100, , riscv make register size equal word size riscv32 register bit wide,,
1133,b9522d87b676ca58b8c12fb29ae17472d1cd9681,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-12-06 14:56:46 +1100, , riscv fix incorrect register index ,,
1134,2ac5bd639c1b02e46b09fc796b1ec06324e0e69e,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-06 09:30:29 +1100, , cmake make pde_c optional top level type riscv model page table distinguished directory level,,
1135,8bf7c55de462e8670f47c065867776c545a9b5bb,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-06 09:26:36 +1100, , dedup user_data definition reasonably expected exist every platform umm type generator also identical definition consolidate,,
1136,4ea62e5158ab7fe06b43e6620379852be89c97ee,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 12:18:02 +1100, , riscv add remaining register user context register missing also add frameregisters gpregisters used implement tcb invocation reading writing register zero length array valid expression type iso keep parser happy need either remove gpregisters provide content past frameregisters gpregisters distinguished register preserved across syscall allows caller choose set copy since preserve non return register distinction relevant anymore easy way justify member frameregisters gpregisters arbitrarily choose put last register gpregisters consistency register list registerset.h order register restored,,
1137,8700b24c0dfe6e88c8e9d7b2790e9f35ef3df976,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 12:12:34 +1100, , riscv translate halt remove spurious warning parser ignoring previous modifies spec,,
1138,2d075c2760f72f6223467e7d4707ebc991f75b8d,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 12:04:13 +1100, , riscv remove spurious modifies spec function non empty definition parser spit warning ignoring modifies spec,,
1139,a0a7fc906c3067a10118cdcafc673a5a7faf4bbc,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 11:42:50 +1100, , riscv remove va_list translated code type introduced stdarg.h translator handle used boot.c anyway,,
1140,2e7dfe52f865d18ca7c903bef3d8639e8de02b3c,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 11:22:16 +1100, , riscv fix prefix postfix operator prefix unsupported parser suffix unsupported composite expression consider  unspecified whether see first argument zero one increment,,
1141,d0fb2543a7873f4ef503f0f28673d5d5bc9557b4,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 11:20:59 +1100, , riscv remove trailing empty asm argument list parser handle trailing colon token redundant anyway,,
1142,3e6c4038798445257bb99f97bfce8470fbabc774,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 11:18:32 +1100, , riscv use keywords instead internal name parser expects volatile keyword __volatile__ also change __asm__ asm consistency,,
1143,b59038b10f3b4618eb0dcb527dbd96df0a18262f,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 11:03:34 +1100, , riscv replace braced group function braced group expression like int  supported parser iso replace sbi_call macro equivalent function,,
1144,9d0db528b305f9b046b1ab6cadac9cd1c2ccf5c1,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-12-05 10:48:40 +1100, , riscv remove invalid void const normally warning promoted werror attribute,,
1145,bfc95b7739ce1625a909b3b7e540078858e5f2a8,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-11-26 15:57:50 +1100, , cmake enable arm hyp build exynos5422 extended exynos5422 config choice condition allows build exynos5422 target arm hyp enabled,,
1146,aac0863766a65dd94bd93d5d00914240530f5447,asper Lowell <jasper.lowell@data61.csiro.au>, 2018-12-04 11:07:49 +1100, , x86_64 rework boot code always use small page previously check whether huge page supported processor proceeding set temporary boot page table structure corresponding page size unnecessary page table structure destroyed redefined entering user space check retained used determining size boot page table structure instead small page always used always supported architecture beneficial change reduces size complexity untrusted assembly boot code change consequence encouraging tlb miss boot process considering size kernel lack running user space process negligible,,
1147,fb854a7b140cd531c86d7ac0df4cc8678b4bb9e9,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-11-09 16:22:26 +1100, , strongly type interface argument,,
1148,1f5182f8f5836aa9110b6e089722056aa0274e52,asper Lowell <jasper.lowell@data61.csiro.au>, 2018-12-04 15:17:13 +1100, , trivial fix typo injenction,,
1149,4008fd6bd975cad9d79928464d484b9b59d3865a,asper Lowell <jasper.lowell@data61.csiro.au>, 2018-12-03 14:07:22 +1100, , x86_64 fix incorrect assembly annotation,,
1150,15895f8184a9d9705c20deb5edab273efa279ed0,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-11-27 09:29:49 +1100, , fix typo vulernable file,,
1151,71a2c5384e82b3542f9aafd40e9bc4957c7fe059,immy Brush <code@jimmah.com>, 2018-10-20 07:30:18 -0400, , libsel4 fix building correct exported function still defined static inline use controlled  important language want bind libsel4 static library instead using inline function,,
1152,cfcf95c7768e57f6bf673ebccd2e15b8d174f19e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-11-10 08:38:57 +1100, , x86 vtx call timer tick thread x86 virtualisation add extra runnable state requires timer tick executed prior change thread running vms x86 would preempted round robin scheduler,,
1153,099ae909080310b0fbab508b8f14d80832a87708,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2018-11-12 05:17:02 +1100, , update version file 10.1.1 dev,,
1154,57e5417ce24ad6a37912dda47495f02b8c7eb60f,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2018-11-12 05:17:02 +1100, , release 10.1.1 update version update change,,
1155,d12bb374ab47d2b13f438969d2eb5dde1021af84,afal Kolanski <rafal.kolanski@nicta.com.au>, 2018-11-08 15:46:59 +1100, , remove theoretical uninitialised variable use semantics used binary correctness mechanism understand uninitialised variable non deterministic assignment translation simplified form suitable analysis occurs per function basis doe support non determinism mean uninitialised local variable must used decision making function target initialised loop executed nirqs uninitialised target examined address initialising target overall code still safe called dist_init nirqs,,
1156,7d16e3dcaea1089181a4314396d747126a110166,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2018-11-07 14:47:15 +1100, , update version file 10.1.0 dev,,
1157,a3c341adc4ee61cdfe68d64245c71ca9b171dd15,amboo <bamboo@bitbucket.ts.data61.csiro.au>, 2018-11-07 14:47:15 +1100, , release 10.1.0 update version update change,,
1158,567c30442bf18e227d4ceb691b36110a96aa1ff4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-11-06 12:20:58 +1100, , change update upcoming release add note change missed development,,
1159,896e864431879f2223c5d402585acad0e936336c,eter Chubb <Peter.Chubb@data61.csiro.au>, 2018-10-16 11:09:08 +1100, , tx2 add initial tx2 support see change http hardware information,,
1160,69b14e80f444794d9382379c0ee81bbbcd243004,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-10-30 12:11:03 +1100, , gic_pl390 infer cpu target instead using cpu target calculated gic reading interrupt target register private interrupt guaranteed return current target,,
1161,a96e0059246c78fb4e23191f6ca2d855e9ed26b6,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-11-06 10:40:17 +1100, , tcb api fix minor discrepancy sel4_cnode used vspace root,,
1162,f1f6f975b66d2ccb79439c32a5379d73761d1494,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-10-30 14:45:47 +1100, , document behaviour bound notification signal specifically happens tcb bound notification notification get signaled tcb middle waiting sel4_call receive phase,,
1163,b203026382cad262d1922cd64c84459621fbf410,urtis Millar <curtis.millar@data61.csiro.au>, 2018-10-19 17:13:06 +1100, , store tls_base globals frame fastpath switch tls_base stored globals frame need refer tls_base current thread must maintained across context switch maintained slow path,,
1164,b3aebb3a4a8ef7b472c0b92b9b2319b1f746d145,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-10-12 18:44:36 +0200, , arm hyp document function update translation base,,
1165,47fd1a6abe5bec4c9334fa97bb9e477a109a1737,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-10-12 18:38:42 +0200, , arm hyp fix bug vmid update vttbr register found coprocessor address p15 p15,,
1166,1283345bfd75dbe230bfe692e6e77ee5523cb7ca,dward Pierzchalski <ed.pierzchalski@data61.csiro.au>, 2018-07-19 12:31:42 +1000, , bitfield_gen merge clarsimp simp generated proof old generated proof would fail simp set change made clarsimp discharge simp simplified,,
1167,8cf34ab395124713d065a7c89ba01cb70d50692b,xel Heider <axelheider@gmx.de>, 2018-09-17 22:31:09 +0200, , add missing include config.h file contain conditional part depends config_plat_xxx set thus must include config.h,,
1168,db3e18b7e45909198b5e4fa7aa56336c92af2207,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-09-19 11:30:36 +1000, , selfour 1491 error set trigger supported far implemented gic platform use error invocation made another platform guard call trigger function supported,,
1169,0c51eabdbeed0e2fb77782ecd2146af0bdef9dac,itchell Buckley <mitchell.buckley@data61.csiro.au>, 2018-09-05 12:03:38 +1000, , selfour 1491 modified return value coming directly,,
1170,f4f6b156e313fb19770d4ec7a740a176616543c0,itchell Buckley <mitchell.buckley@data61.csiro.au>, 2018-09-04 11:28:11 +1000, , selfour 1491 verification update renamed architecture label begin arm changed setirqtrigger take boolean value instead int convert second argument trigger boolean immediately,,
1171,eb0553fa7563af1c5bb2dd2736c5563c49ef057e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-27 17:35:07 +1000, , selfour 1491 add add new invocation allows irq handler capability obtained specific trigger method edge level obtaining capability modifies gic state,,
1172,5539b9e8b3f9b6e72e804992c653a79118b8db21,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-27 16:37:05 +1000, , doc depth depth equivalent wordsize,,
1173,ffbb278305d0ee322f6bea25739c5a4e08b7d807,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-09-18 10:05:26 +1000, , trivial move ms_in_s utils.h,,
1174,63a9e6bac5cac79363182cf3893547ca900308d9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-09-18 10:04:22 +1000, , update ms_in_s llu verification ever see constant proof much nicer type specified,,
1175,be64f7e2dab0f9afeb742ce304055b7a894d7f9a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-09-18 10:03:39 +1000, , trivial ms_per_s ms_in_s consistent time defintions new branch kernel,,
1176,9a3449a42f77cb006f78150fab4eb80884d4a865,hris Guikema <chris.guikema@dornerworks.com>, 2018-09-12 15:54:22 -0400, , riscv move virtual memory fence address space switch risc isa say vmfence write satp may necessary fault occur ordering running rocket chip placing vmfence satp write resolve fault also ordering used risc port linux switching mmu context change,,
1177,2d498cb23d979f0ea66957b2a3c8d33af8fab54a,hris Guikema <chris.guikema@dornerworks.com>, 2018-09-12 10:11:39 -0400, , riscv add spike instance five freedom unleashed board change,,
1178,dfa4a35854c733de3ccae69a57c94ec7ad45ffad,hris Guikema <chris.guikema@dornerworks.com>, 2018-07-27 10:04:41 -0400, , riscv cmake support different spike instance change,,
1179,b63d026b61b21d1ff3d70516ed947c858d7d15be,hris Guikema <chris.guikema@dornerworks.com>, 2018-07-27 10:06:37 -0400, , riscv add cycle count scheduling timer commit add cmake variable clock frequency used rdtime instruction used scheduling tick resettimer inittimer function updated use calculated cycle count based clock frequency timer tick variable change,,
1180,924d1c26390bb4af294308c03353379b295b3646,xel Heider <axelheider@gmx.de>, 2018-09-14 15:49:39 +0200, , zynqmp add ultra96 platform add ultra96 platform based zynqmp soc,,
1181,4e910ebfbba232a0338d948509f59e1cb9cd1371,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-09-14 17:06:32 +1000, , python deps add sel4 tutorial deps,,
1182,5ee9dec227988fb43aac704718d93d8109105ef2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-09-10 13:50:22 +1000, , cmake move apple host check x86 branch clearly record osx host x86 target assumption setting x86_64 unknown linux gnu,,
1183,a5a1efeaf5a693524f3bf3fee94f47e0e843937a,lya Yanok <ilya.yanok@gmail.com>, 2018-09-09 16:32:09 +0200, , use linux cross compiler building x86_64 even building x86_64 still need cross compiler able build elf binary cross compiler installed via brew http github.com sergiobenitez homebrew osxct,,
1184,03a07bef6e97ea912e315cbb71b4068f7d3e598e,lya Yanok <ilya.yanok@gmail.com>, 2018-09-09 16:25:46 +0200, , libsel4 rename sel4_gen custom target sel4_generated sel4 add sel4_gen custom target two target name differ case result strange build problem system case insensitive file system seen assume win affected,,
1185,bc4580c64e085c6317a373bb2fbe0772d75ba383,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-09-04 12:05:06 +1000, , parse_doxygen removed tab markdown doc format removed trailing tab character markdown api doc format string,,
1186,02c9895f66e170ecdf9288074c1588472069a1da,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-09-03 11:11:51 +1000, , cmake add missing dependency cppfile function,,
1187,f33035f0532029c2a3d3f79a71ac671f9aa94ac0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-08-31 10:44:16 +1000, , aarch32 remove obselete code traps.s stack loaded preceding line code tpidrprw regardless smp enabled loading kscurthread previous approach loading kernel stack longer used,,
1188,43b7bca872ebe491b42bafd6c0f478bbdc01fa2d,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-08-21 17:56:46 +1000, , cmake cppfile exact_name creates temp copy modified behaviour exact_input option within cppfile helper function named exact_name option copy input file temporary file name temporary file also passed caller step necessary getting cpp step correctly depend target given caller extra_deps also updated cpp generation kernel_all.i file reflect change,,
1189,2bf255c8a3ed5f8151e554b94ad7de03517425be,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-08-21 17:48:42 +1000, , tool ignore option script added ignore argument script allows caller specify file script ignore par source file rather creating special ignore case kernel_all.c script user par file argument plus others needed updated kernel cmake file reflect change,,
1190,880686dd22248f1625c0ea5084e55d0508bfa4a6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-08-24 10:57:08 +1000, , bitfield_gen improve prune list generation time previously would create big regex parse input source scale well architecture bitfield object,,
1191,e11d930bc4fece34f1e18e3c120f0891837f2512,homas Sewell <Thomas.Sewell@data61.csiro.au>, 2018-07-06 15:47:17 +1000, , move locktlb magic patch move outer chunk locktlbentry rather handwritten assembly outer chunk access global counter doe arithmetic inner chunk writes register must specially aligned generally special change reduces unnecessary handwritten assembly also avoids special case problematic binary verification,,
1192,f6a88c6badb7600bd15c0a51cdf39836cf670bd3,homas Sewell <Thomas.Sewell@data61.csiro.au>, 2018-08-13 15:03:31 +1000, , retire boot_ctzl workaround problem properly fixed f8606c86 however boot_ctzl version somehow persisted,,
1193,fa4568ed2da4fe789e5b7f9821c56a5fafe83818,homas Sewell <Thomas.Sewell@data61.csiro.au>, 2018-08-10 16:09:48 +1000, , drop sel4_packed type used sel4 become clear packed gcc attribute affect memory semantics way verification tool understand bootinfo type used kernel boot code currently verified covered binary verification use attribute source compatible binary compatible change,,
1194,d419b41c7bdfa036361d68c96a05097e0776dd3e,urtis Millar <curtis.millar@data61.csiro.au>, 2018-08-10 12:28:59 +1000, , remove attribute riscv well,,
1195,3f702e5d02edd3715e1e8b1094528ea09db3ad1c,urtis Millar <curtis.millar@data61.csiro.au>, 2018-08-10 11:55:43 +1000, , erroneous const attribute void function raise compile error compiling aarch64 gcc manual http gcc.gnu.org onlinedocs gcc common function attributes.html common function attribute note function pointer argument examines data pointed must _not_ declared const,,
1196,72e675f1daac9e377ab48f1dd69dcbad125bc2bb,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-07-02 15:55:12 +1000, , kbuild removed kbuild removed kbuild kconfig makefiles kernel migrate cmake build system kbuild longer supported,,
1197,4c265f369ea81e6a43a68a723e7e382422b12173,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-08-07 17:54:16 +1000, , kbuild removed autoconf file removed autoconf file various kernel platform since longer support kbuild kernel,,
1198,a9fe71ea8df2db8f025dcc51a75b24d484e2fefd,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-08-09 14:24:17 +1000, , tool added astyle pylint xmllint check added small bash script run astyle pylint xmllint check kernel source style check ported old make build system,,
1199,9bd2b784c176ebc91e0d5e0c46d05c8fec2e3853,dam Felizzi <Adam.Felizzi@data61.csiro.au>, 2018-08-09 10:48:15 +1000, , zynqmp added cmake support added support building zynqmp platform cmake,,
1200,9d218f8ca2bda2011c423fbce7243a0d0259756d,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-08-09 15:27:56 +1000, , intel vtd improve dma fault error helpfulness error split source bus dev func component,,
1201,3eefc3e7c2937c2c475fca12784df799f6efacdc,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-08-09 12:33:20 +1000, , riscv make room device rv32 leaf last entry top level page table free used mapping device future move kernel image second last entry top level page table leaving last entry top level page table also match rv64 design,,
1202,e009e99b569e92b4ddbd0e7544ea87f08d64f573,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-08-08 13:51:37 +1000, , riscv trivial cleanup,,
1203,2112cd6e7dc90f1f99201c17e504b077105e070e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-08-08 13:47:54 +1000, , riscv explicit single level page table single level page table used mapping kernel image simplifies state data allocate single remove date description,,
1204,b14cc44a7af26a9373f2d03b60a7ea4a650bdc65,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-08-08 13:44:30 +1000, , riscv statically determine kernel image window mapping static check determine whether use single gib mapping kernel image area need additional,,
1205,a3fb0fb0b33b31391d82b0c2382ec9cd375490c6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-08-08 13:40:40 +1000, , riscv simplify remove unneeded loop simplifies contained code,,
1206,5365908a4be0e55dec0b02ecfda138546d531d01,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-08-08 13:33:55 +1000, , riscv define kernel image mapping 1gib make explicit extra window kernel_base kernel image 1gib next gib future risc platform device need memory mapped,,
1207,1032ca388d9b83ccfcd607e76d99dd06a43999a8,ofi Doku Atuah <Kofidoku.atuah@data61.csiro.au>, 2018-08-07 11:18:23 +1000, , documentation add comment clarify usecase helper function,,
1208,9f8d07956abfcbc4a84f631319ce49d771b6da68,hris Guikema <chris.guikema@dornerworks.com>, 2018-07-25 10:43:21 -0400, , riscv order read writes writing sptbr instruction required one thread exists different asids system lock first context switch running hardware issue first noticed fixed hesham almatary hesham.almatary cl.cam.ac.uk change,,
1209,c103ae73be8bc556280800a125a7a8cf1ee891ae,esse Millwood <jesse.millwood@dornerworks.com>, 2018-07-23 13:39:21 -0400, , riscv added functionality 2mib kernel page mapping updated function aid mapping kernel memory 2mib page table memory address aligned 1gib boundary needed platform 1gib memory memory region aligned 1gib boundary authored chris guikema chris.guikema dornerworks.com change,,
1210,a7d8e22a247dab0d06cec673b1ea00030d3eb6b1,hris Guikema <chris.guikema@dornerworks.com>, 2018-07-23 13:18:16 -0400, , riscv moved function isptepagetable function moved top vspace source file could used function change,,
1211,b9246b16dc36e698f71523269752368ee7f6e853,esse Millwood <jesse.millwood@dornerworks.com>, 2018-07-19 09:53:20 -0400, , riscv made two level page table kernel mapping one dimensional page table first level two dimensional array second level worst case scenario entire kernel region could mapped using second level table authored chris guikema chris.guikema dornerworks.com change,,
1212,b41b8b2b8fe0c3308ad7f3d6d677ad246c1fd0a3,esse Millwood <jesse.millwood@dornerworks.com>, 2018-07-19 10:39:27 -0400, , riscv added helper function page table entry authored chris guikema chris.guikema dornerworks.com change,,
1213,3db47a881e933a88b2360c58e327f07f0543cf47,esse Millwood <jesse.millwood@dornerworks.com>, 2018-07-10 10:54:05 -0400, , riscv paddr_load changed running rocket chip change required zedboard rocket chip 256mib memory therefore load address need lowered fit available range change also require kernel mapped 2mib granularity everything properly page aligned change,,
1214,af39b598a975d5c9601fe398de6632ac6f076431,hris Guikema <chris.guikema@dornerworks.com>, 2018-07-19 09:05:53 -0400, , riscv added option build rocketchip hardware change,,
1215,122aaeb5d583dc1c8ffcd2b235b5f97a22472af7,homas Sewell <Thomas.Sewell@data61.csiro.au>, 2018-08-06 16:04:56 +1000, , declare priv_timer const pointer structure constant pointer save cycle fix minor issue translation validation,,
1216,639b7fbd37cc9b1dce31e1b7aabe604cf3664b5c,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-07-24 14:27:55 +1000, , cmake add function check call file found,,
1217,723aa0ead332660cc7f692f051a8fd9ca4ffc95c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-05 14:07:40 +1000, , arm use tcb version tpidrur state register part regular tcb state saved restored part normal thread switching conflicting duplicate idea value register especially kept sync version tcb actually loaded hardware,,
1218,128fe5a1851097261f422ee90615e66d7e4001ce,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-05 14:05:51 +1000, , arm always save tpidrurw vcpu thread thread vcpu hence might running supervisor mode probably care ipc buffer would rather register contain value expect,,
1219,8023a39bb603dce342f3d15a504a666571d8bfbe,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-05 11:57:43 +1000, , arm preserve tpidruro switching vcpus register modified supervisor mode thread attached vcpu saving restoring necessity revealed due kernel allowing tpidruro used tls_base causing register overriden switch away vcpu back,,
1220,9328208142b4da12ca742b935b429ca696941782,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-04 16:03:42 +1000, , riscv add unused tag variable unused certain build configuration,,
1221,f40c07971e9fa0f81560fdb4139ae887910cf671,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-04 16:28:08 +1000, , riscv define tls_base defines tls_base register currently register already used place location ipc buffer user thread set value tls_base unless way find ipc buffer,,
1222,a04b5ea95e6a90663f22cdf9ac14081e4b01e882,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-04 16:06:16 +1000, , add unused tag variable end unused debug_build enabled printing,,
1223,7e507434d3e414b7c73bb08e51466bb39434f4c8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-03 15:44:50 +1000, , remove unused variable,,
1224,7baf572808d0f94dd3b782c8cf23a395c5b38cfe,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-03 15:44:34 +1000, , arm remove duplicate function function got duplicated due merge,,
1225,524c8964e98db573a21c111d851aea8bc76f387e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-07-02 13:08:04 +1000, , x86 explicit check pptr_user_top instead mask previous mask approach relied user region power size true ia32 change support arbitrary pptr_user_top,,
1226,e20e8e05ac749125deb9d62faa43f444d398f093,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-08 01:39:32 +1000, , selfour 823 provide tcb invocation setting tls_base provides common invocation architecture setting respective tls_base virtual register frequently want modify tls_base read write register modify register tricky impossible depending register ordered separate invocation,,
1227,7d7f338b2bf6462becde97334dcb8ea485ede7bc,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-08 01:34:13 +1000, , arm provide tls_base virtual register commit provides universal tls_base virtual register arm similar exists x86 depending precise configuration virtual register map different register aarch64 tpidrurw used tls_base already declared saved restored context switch add tls_base alias armv6 hardware register use tls_base virtual register get stored globals frame armv7 tpiduro used tls_base restore path modified load tls_base,,
1228,89297f96e0cd979a1c59ab38a71581e7a9d00cf6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-08 01:33:17 +1000, , arm add missing helper read write tpidruro,,
1229,ca87e45b7c35110a6a2f960a18912c99c56c4e35,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2018-06-20 12:06:08 +1000, , x64 correct indexing port mask array also make verification easier use bit shifting instead division adjust type minimise implicit cast,,
1230,566d24b2c4be01fabcb971ee4d61a92273d0edb0,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-29 14:21:30 +1000, , trivial style,,
1231,b9eff4320d7218d45266b909932d5041918ea109,oel Beeren <joel.beeren@data61.csiro.au>, 2018-06-20 14:06:25 +1000, , x86 extract separate function ease verification,,
1232,1051e550401f49aaef57c7a0ba5958221785792a,oel Beeren <joel.beeren@data61.csiro.au>, 2018-06-19 12:28:52 +1000, , x86 unify page map remap logic existing verified arm behaviour,,
1233,a8d3c549be55f1b0700a53835dc88e27fab77d4c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-13 14:50:01 +1000, , x86 page unmap path perform invocation take current logic decode function unmap decides perform function call considers logic part perform step place wrapping perform function result case call detailed perform function still result calling perform step decode instead nothing,,
1234,dba732902dd8a10e7eae5fe3a45239d58e07877d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-25 16:06:09 +1000, , riscv unmap correct page add check unmappage ensure mapping removed hardware paging structure one expected,,
1235,1b8acbfca791007cfd7b2ee838e5c3624347c55b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-28 16:21:29 +1000, , x86 add missing vmcs field,,
1236,8a413b276a1441de05640b8a8f358b76eff7acba,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-27 15:25:24 +1000, , aarch32 trivial fix typo,,
1237,7fbf3cfda5bc926f8c7ec8f0c7c87a09956b4435,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-27 15:23:58 +1000, , aarch64 fix prior commit kernel would incorrectly save content tpidrurw incorrectly set change fix cmake config allow option aarch32 build,,
1238,bff7189653986a3aac9016897202d489627e5df0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-27 15:24:58 +1000, , arm remove assumption config_ipc_buf_ must set previously arm code assumed either needed set given neither option required aarch64 remove assumption guard code ifdefs required,,
1239,6d3b1f0f36f0721e6bd315d2f8472dccb9e5a000,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-27 11:59:52 +1000, , fix output bug fault debug kernel variable output printf fault message truncated bit,,
1240,a160e23db254f55cfca44d87a76761b2c3e84141,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-06-20 16:18:44 +1000, , arm remove redundant comment,,
1241,2d6fa0d24a9de43ec72e01bbcebfec9a5aad54bb,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-06-20 16:15:48 +1000, , arm use writettbr0ptr mask set bit,,
1242,1dd8015da20735c50c2bab025eefeaecb26d010a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-13 15:27:52 +1000, , tool state jinja2 version provides graceful error jinja2 wrong version,,
1243,d94eda3153b0832ad08b239b5000e02d135713aa,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 13:54:58 +1000, , riscv respect devicememory pass devicememory flag given frame cap instead pretending frame valid kernel object memory,,
1244,5fcb12b6f034afe0cf04775b25682ed4304215bb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-15 12:19:55 +1000, , riscv use kernel asid every location switch kernel global address space change reserved kernel asid change provides consistency,,
1245,0f54fe7ab3df6e671f617b293152400796cec9a2,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-15 12:18:59 +1000, , riscv clarify comment,,
1246,ba11766fb4ad70e7157c7369293d52bd149b1580,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-15 12:11:16 +1000, , riscv return bool isptepagetable function return bool type previous return type simply wrong,,
1247,530e2f71b066052ad2f0d8129c6f11424ca00a71,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-15 12:10:05 +1000, , riscv return lookup fault return missing root lookup fault instead missing capability lookup fault precise consistent fault return,,
1248,cda18f80791931d91dc5df8a9fc720bc42d1ddba,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-06-19 17:28:05 +1000, , riscv fix style,,
1249,693f7cf2bbb729dd371f6fa1228649bb83212556,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-05-31 22:50:05 +1000, , armv7 hyp use break parser doe like void function attempting return parameter even parameter type void,,
1250,7e8bbcc52791e142f1c25328a632916bc7d18958,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-06 16:26:18 +1000, , armv7 hyp move armv7 code armv7 armv vcpu.h,,
1251,997f508fc3295fce4b8d95798b939ad0854b25e8,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-06 16:21:06 +1000, , arm hyp add timer function,,
1252,da4af02863f1ad34facdfa72ff211986657e17f3,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-06 16:19:53 +1000, , arm hyp add setter getters spsr register,,
1253,758a46e2329f1fe28d0fcde2a54e5780f2db99a0,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-06 16:17:19 +1000, , arm hyp uint32 word_t,,
1254,b8673036f51e391c96f0c725cb5390333ac4e2af,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 13:38:53 +1100, , arm hyp fix style,,
1255,a74de99aaea23d81770512bcb525ace125781d64,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 11:47:22 +1100, , arm hyp use vcpu_read write_reg instead,,
1256,d6b3321186a6cb46ef4741096e82e2dc9ad0f360,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 10:57:17 +1100, , arm hyp fix typo ttbrc ttbcr,,
1257,4dc8fda519eb5113d91f72be7327d3feba55855a,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 10:41:25 +1100, , arm hyp write vcpu sctrl inactive,,
1258,b72e814b4bfc1336677f8d3d319f275b7bc956ba,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-21 17:12:00 +1100, , arm hyp fail invalid index null vcpu,,
1259,0337bedbbab62d1b3f19cac595e9f7f67095fc69,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-21 16:57:09 +1100, , arm hyp add inlines cntv_tval cntv_ctl,,
1260,ef13a83a6eb04b00d7e2758786de68b1faaa4bc8,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-21 09:35:46 +1100, , arm change ttbr0 read write function name following function readttbr0 writettbr0 readttbr1 writettbr1 write return raw ttbr0 value function writettbr0ptr added used context swtich function modify input physical address writing ttbr0 place using function also updated,,
1261,822ebd7dea4df92a861c074be625a557804ed605,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-23 12:15:18 +1100, , arm hyp remove cntv_cval,,
1262,6e50e61a9b77b6480073dbda0efa3cbebb95593e,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-22 19:02:07 +1100, , arm hyp remove redundant check,,
1263,16aa071575e81faa555a2cb6cf81e55c1f4e3170,anyan Shen <yanyan.shen@data61.csiro.au>, 2017-11-02 15:04:23 +1100, , arm hyp access_reg vcpu_hw_read write_reg,,
1264,81317fb645a6df36a2b8de4386399cff991aec4b,anyan Shen <yanyan.shen@data61.csiro.au>, 2017-11-01 16:38:19 +1100, , arm hyp refactor vcpu state use array constant replace register name vcpu,,
1265,9a30e405880f69e09f0f91ea7d32bd04d03c348d,anyan Shen <yanyan.shen@data61.csiro.au>, 2017-10-23 16:39:07 +1100, , trivial fix typo,,
1266,60e2acdb56087eabd80d9e35e6961ad7706b24e7,anyan Shen <yanyan.shen@data61.csiro.au>, 2017-10-23 16:35:55 +1100, , arm hyp add support running multiple arm vms commit save restores various control register modified guest kernel sel4 execute multiple arm bit vms multiplexing single physical core config_have_fpu option selected commit allows vms use fpu register enables lazily saving restoring fpu register vms,,
1267,714fc4f55c96af8105a2c8612639cd833869598d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:30:16 +1000, , riscv remove dead code,,
1268,ac44d2809d1895bed042496bd842901b2a96b873,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:27:42 +1000, , riscv correct cap check frame invocation require provided cap mapped cap fail either true instead true trying check simply incorrect cap evaluate second part condition would try perform cap operation wrong,,
1269,752041b7871706698c13ed7d4f865a4638e92bf3,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:25:59 +1000, , riscv add missing sfence map,,
1270,ca9de60b0df77e16b73840ec7efa710ded1fa249,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:22:07 +1000, , riscv zero memory use responsibility createobject extension zero memory required since riscv port originally started responsiblity zering memory moved generic untyped retype handling however change never propogated riscv architecture stand memory zeroing guaranteed zero memory already zeroed performance proof issue want remove,,
1271,b4b7f194ac3aa46f8c00c530208614fc76b44fd4,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:20:56 +1000, , riscv add extra device frame check check redundant provides simplification verification,,
1272,f3f86874b4a92ba863565e1f8a0393c463ae780e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:19:49 +1000, , riscv handle asid cap,,
1273,82ba51507ab3ed3218b45e96894c463c78f73249,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:19:40 +1000, , riscv handle asid cap,,
1274,78dfd2b01780ca3ec2ba94089306107cc56e7a2a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:16:22 +1000, , riscv remove duplicated check,,
1275,f8f5efc7e0228132e726ff58017b820d2f24f05f,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-19 11:13:35 +1000, , riscv mask frame cap right correctly update cap right new cap permission updatecapdata call,,
1276,4cb1d5dfd426a6e4fb8b4493422c89253bf04dc9,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-18 14:01:20 +1000, , riscv define explicit function register replaces read write set clear _csr macro explicit function provides boundary verification reason operation,,
1277,64b7bd9f9c6b1338eb52b545f4b0bb45b639c850,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-14 09:49:46 +1000, , riscv pte_t type asid_pool asids risc point pte_t doe need void type,,
1278,95b324355d56eac15b2f65f45bef749485424639,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-14 13:39:15 +1000, , x86 remove unused register array array use exist longer used array definition syscall_message new norm meaning deleted reduce confusion,,
1279,cc1da1302227ea2e63292551a16b20f770c892eb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-14 13:38:18 +1000, , riscv remove unused register array array use exist longer used array definition syscall_message new norm meaning deleted reduce confusion,,
1280,7b7d8db4958d8b4bfd695339801d9ab5c305a91a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-14 13:54:41 +1000, , use correct verification name,,
1281,f3e57b1e179050c7c4188899056481eb916f37c1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-14 10:01:22 +1000, , riscv configuration setting verification target,,
1282,41a4c424f64bdf1a6f42d4297efd385e028ec887,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-06-13 15:44:12 +1000, , update sel4 deps tempite jinja2,,
1283,e281a47b7ce4f5d0613b90b800250900896232d6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-06-13 15:43:48 +1000, , remove reference unused tempita library,,
1284,9f94a6edc0a5c44deabe4d245c311cfde7dad145,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-06-13 13:56:46 +1000, , x86 consistently order remap invocation error reordering brings invocation inline invocation first check message length capability,,
1285,66149498ff4fe91ea41c1ea0e27db8612ad0cf90,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-06-13 10:43:26 +1000, , tool correct syscall number,,
1286,187445000e1613ae92eec4cf1835f88665f4c760,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-06-13 10:42:35 +1000, , tool fix whitespace difference header gen,,
1287,004891f4109ad9cc710d55776e97aa08e2438db5,ummer Li <Summer.Li@data61.csiro.au>, 2018-06-12 09:55:33 +1000, , libsel4 change tempita jinja2,,
1288,992534d87d5f9bb3a2a4fa01870cb0aaa53ab2f9,ummer Li <Summer.Li@data61.csiro.au>, 2018-06-12 09:43:00 +1000, , libsel4 follow style convention python script commit make constant variable upper case follow style guide,,
1289,4559619fcb85a8101fa8db444a7f74a5788e37a7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-04 16:29:34 +1000, , fix typo cmakelists.txt,,
1290,56a9a110d04dceeebf3f7ceb3a27f097ece065f0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-06-08 11:43:49 +1000, , arm allow virtual timer exported cortex a53,,
1291,986747e764b1a5580cb075231b36f36a440d4330,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-06-08 10:32:46 +1000, , aarch64 vspace implement user stack tracing,,
1292,5f1d63becf4a2478e98fd7b9da1fcea51d414734,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-06-04 13:46:19 +1000, , rpi3 aarch64 update linker script relocate phys_base rpi3 documentation state ram mapped 0x00000000 onwards omit start physical memory caused early boot issue access instead use boot default kernel load address phys_base,,
1293,26b66ba92c991d95eae4566e1d1898909f04640d,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-06-04 13:45:44 +1000, , rpi3 fix paddr_offset nit,,
1294,6033fad28a87118f037f21aeb108238ad1382cee,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-06-04 13:44:08 +1000, , rpi3 aarch64 add aarch64 memory map,,
1295,3dc234cc0cd8d53dcf18ee45c74bd10045460e6c,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-06-04 13:22:04 +1000, , rpi3 aarch64 add cmake target aarch64,,
1296,7bd65cfa89d36d1278c054eefb8534cf5c0dc457,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-06-04 13:20:26 +1000, , rpi3 aarch64 use generic word size interrupt controller,,
1297,c3d0542337e898678a12c09d5cb8f11f723e1d10,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-05-28 13:18:37 +1000, , update version file 10.0.0 dev,,
1298,5c7f7844a6225acd0865d4c063ddac4c1a518963,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-05-28 13:18:37 +1000, , release 10.0.0 update version update change,,
1299,6eb7e2f974c42a6bfd7626c1748ac1c5b72d6d16,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-05-28 16:01:50 +1000, , change add missing word create,,
1300,ed8753a115cbba0678354372838f8aa96a4834bb,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-05-28 13:11:10 +1000, , change add note new build system,,
1301,0128dd108aa4e67d159d11525ae28ed7ac2e5dd0,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-05-28 13:10:51 +1000, , change add riscv support change file,,
1302,6e5b4de4fc7b7bfd7d05ca70a4b0595e54d08005,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-28 15:32:59 +1000, , x86 explicitly mask data port operation,,
1303,d7d8b4889136afe30059cb32b727b7f57511ba2c,oel Beeren <joel.beeren@data61.csiro.au>, 2018-05-25 11:21:24 +1000, , x86 remove redundant empty reply empty reply already generated correctly respecting call flag always generating reply unnecessary incorrect,,
1304,f754da336dd375f4c62daa8c0faca139ad05cbb8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-25 14:00:33 +1000, , x86 document ioportcontrol change,,
1305,b653d414c8c1a03eb6b392cd9b305b78416706c2,oel Beeren <joel.beeren@data61.csiro.au>, 2018-05-24 14:40:30 +1000, , x86 reorder sanity check verification,,
1306,5535ed00743659c322c1515d22b1ec2daefe8f5d,oel Beeren <joel.beeren@data61.csiro.au>, 2018-05-24 05:56:16 +1000, , x86 update declaration use call variable,,
1307,1878db946dc4563f1ba19ab17c3970d563b01f69,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-15 15:48:49 +1000, , x86 ioportin invocation respect call kernel reply invocation unless user call change essentially mirroring existing logic explanation tcb readregisters invocation,,
1308,f5725b0e4999963ad33218d16503096e0570637c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-22 16:20:14 +1000, , x64 check mapped asid correct check asid present passed pml4 object match global asid table check ensures object actually unmapped due operation could update field capability,,
1309,c1c5e2f0359666697922d5b55b2a0892630b1ea5,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-05-22 14:20:51 +1000, , cmake called python updated command calling python allows script called desired version python,,
1310,0f88bce2e8bae5397c923a3f63296f86957daef4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-16 18:29:46 +1000, , git remove invocation.h file .gitignore,,
1311,cf6977688ce723522955e4e8ffc9de71179a1e53,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-05-15 15:19:29 +1000, , riscv update ifdef test compiler variable previous config variable set cmake testing compiler variable consistent check,,
1312,3f15e6cab6c858703f7dd1f85e6f90d0708bb3d9,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-11 15:56:43 +1000, , x64 different perform map remap huge page previously map remap huge 1gib page mode specific x64 would ultimately call perform function would update cap set hardware mapping setting cap setting case remap redundant verified platform implement remap invocation simplicity verification easier change perform update cap case remap,,
1313,f3dc34f42767df43103acd97fb41ff1e27b0b12d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-14 14:31:26 +1000, , manual add missing newline fix missing new line generated markdown,,
1314,28648bc8433441c8c614c4d2e10ce816cac7da16,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-14 14:30:51 +1000, , manual fix stray brace output invocation header stray brace broke markdown output,,
1315,c7cf7e2b1b0139af95c7445110deea2a9838729c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-14 10:58:16 +1000, , merge branch riscv32 http github.com dornerworks sel4 master,,
1316,f17a80ed7fd7702e390d453f2b24b49c5a4b3e33,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-11 14:44:35 +1000, , manual remove duplicated word,,
1317,996cb73d74c386eb4d567f267b2a60684587ff40,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-11 14:43:24 +1000, , manual correct vspace usage arm invocation use vspace top level paging structure page directory specifically page directory,,
1318,17b901d79f15410e28288238d6c720e6d5c0f6ac,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 13:36:46 +1000, , manual clarify vspace top level paging structure change update vspace chapter separate high level concept vspace architectually defined object also update various name vspace parameter vspace,,
1319,804fc5494267f70632102594f77600b37effbbe0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 12:55:14 +1000, , manual update page map documentation remove reference make clear middle level structure need mapping error returned,,
1320,2168e5322d40685260b606725e8be800a05b28f1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 11:35:06 +1000, , manual add author,,
1321,756d246593136a633bee2ba4d9c0d5b40f2be465,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 11:34:11 +1000, , manual refactor vspace chapter instead referring use generic language paging structure link architecture method create table show info archictures,,
1322,ac01547562a2503a05c09c2e23cc57025ab26bae,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-08 15:40:41 +1000, , manual remove hard coded page invocation increase maintainability doc move description method api reference remove hardcoded invocation manual commit remove content completely vspace.tex date need restructuring next commit doe restructuring,,
1323,56abae43fbe9a5dd256639cc6e0fbe5e5af440c8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 11:20:55 +1000, , manual remove hard coded asid invocation move documentation api ref create table pointing api ref object,,
1324,d0f69f8ff557183c32ec4930a22646b33324d2f4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 06:45:32 +1000, , manual remove unused function,,
1325,74f3570fcae5f94b4791cd9b907b60c163413c76,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 16:26:12 +1000, , pc99 explicit error num_ioapics needed otherwise error condition try say requested ioapic outside range uint_max due num_ioapics underflowing,,
1326,5e6622fc4864725281de639ec41d6dfd79940d75,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-28 10:58:05 +1100, , x86 check valid interrupt invocation first verification need ensure invocation valid performing decode step,,
1327,40d1cec7bca8ff0f02c1339177aea0a1d2e81862,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-27 13:35:41 +1100, , x86 dedup isirqactive check,,
1328,cfbb8813241ab27a15310a163a22c47082e7a3c1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-27 13:35:14 +1100, , x86 correct irq vector range error message,,
1329,9e94711490cb94b8465419c71e72eba1d4dae57d,athan Studer <nathan.studer@dornerworks.com>, 2018-05-08 15:55:06 -0400, , remove config setting riscv used anywhere,,
1330,b15d1476d5385f2a4ae3edd78d50815583232eec,athan Studer <nathan.studer@dornerworks.com>, 2018-05-02 15:38:07 -0400, , support paddr base several mapping calculation rollover dealing bit due location memory spike kernel user window address kernel load address adjust kernel window cover typical location memory spike,,
1331,62445b351f053cb4370f519f3d15874d210e5d95,drian Danis <rambobones@gmail.com>, 2018-05-10 14:34:21 +1000, , x86 correct label port operation,,
1332,d9780ec73ef27c3b925c5e1d2b5f0f21acb5ad8e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 06:47:24 +1000, , manual label object group change add label latex generated object group,,
1333,63c5ac6d1998b0b4bde6422c73415cf536784afc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-10 07:03:53 +1000, , manual use level syscalls syscalls part inner group bump level need start,,
1334,deba85b2859d8322ecba2000fd9e561f315f9ba7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-09 16:54:25 +1000, , manual promote sel4_arch api doc level change make sel4_arch api doc level base arch api doc header level became deep latex section type much advantage deep hierarchy,,
1335,b5ee12f00cf62ded370f10310c7124f09d4f42f9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-09 16:52:19 +1000, , manual group generated api method object type change generates doxygen group object type allows create section output document object advantage later label section link main document additionally improves nagivation api doc,,
1336,da1e73fe96d2f72836d92b4d2fa0171db3e70e76,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-09 16:44:04 +1000, , manual use int level level argument previously latex section header either subsection subsubsection change convert argument numerical robust limited specific level change alters level argument int highest level header remove translation latex header markdown add new level_to_header function generator class translates level number header specific output type,,
1337,c2212688ceabfacc879be35907d22806e9b4e90f,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-08 16:41:28 +1000, , x86 ioport invocation proper structure invocation seperate decode invoke stage previous invocation performed stateful operation notional decode phase use separate function invoke stage provides correct structure splitting decode two half one operation one operation defines invoke solution duplication due repeatedly decoding invocation label determine size port operation ultimately simplist solution verify,,
1338,7b8f6106f4b1823632c6479110de595959e68d44,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-09 11:49:37 +1000, , x86 consistently compare pptr_user_top pptr_user_top last valid user address address greater used due page least aligned also correct comparison clearer consistent verification perform,,
1339,1b0a7181fcd1088f42a6ee98487fca8ad8cc5d6e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-08 14:50:36 +1000, , manual polling send non blocking send clearer terminology,,
1340,84b065b06aee3e90de68834f447f80891f5daea0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-05-08 13:59:03 +1000, , manual use fontenc package fix problem underscore searchable pdf manual detail fontenc bit encoding rather bit latter result multiple glyph single character meaning normal search work considered good practice use package,,
1341,757c3ac98246afd0593367f1fa19054316a77495,oel Beeren <joel.beeren@data61.csiro.au>, 2018-05-04 01:22:04 +1000, , x86 move inside condition deleteasid invalidating asid unless know asid actually mapped corresponding vspace,,
1342,77263d98c6459ddc68c68f2270802e2ed95265e7,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-05-03 11:15:13 +1000, , x86 handle ioport control cap finalisecap whilst control cap never deleted user would forever lose ability use port kernel still handle case without crashing,,
1343,65012ae41779c603d7fb92e1e3fd91d23d7d0005,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-05-01 14:00:34 +1000, , manual markdown generation rule makefile added support generate libsel4 api markdown within manual makefile,,
1344,7cf9aff9e9ea52864cd42195da12f3ed9c0d40e6,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-05-01 20:58:23 +1000, , armv8 hyp call vmid based tlb function el2,,
1345,190c44d0d8d3c71ed768d0943162816c689fa2dd,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-05-01 20:55:41 +1000, , armv8 add ipa_vmid,,
1346,604f70f6079d18ea8442373010577ffd7f8eca99,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-05-01 20:47:00 +1000, , armv8 add function,,
1347,0b085a8efbceb264b7d58a25c575bd5d3df26a6f,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-05-01 20:38:41 +1000, , armv8 add,,
1348,c232025629997521ecda6657b9c657fb8931d5ef,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-05-01 16:09:13 +1000, , libsel4 removed use parenthesis xml doc removed use parenthesis sel4.xml around texttt tag deforms markdown generated output,,
1349,e9b43006a33ae982af5ee3766df3f1fbf3ee61f9,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-18 15:18:57 +1000, , manual added command line option markdown added command line option user specify output format i.e markdown latex command option used either create latex markdown class,,
1350,8afce61b4322fa643f1ae36aac25fbbc3d6a88f7,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-24 15:13:07 +1000, , manual updated comment minor comment change script,,
1351,8ab5b3b7d134f5ecac0c42ec705c891cde315482,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-24 13:35:37 +1000, , manual markdown generator implementation added markdown generator implementation child class generator class markdown generator class override specific parsing table element method achieve markdown specific output similar latex generator,,
1352,336b73735fb5e67f2ba469b5ffbf8b1291efa85b,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-27 14:57:25 +1000, , manual updated escape character regex updated text_escape function regex escape character generator escape set case generator special character set collides regex special character set,,
1353,fcff7ee2c414d1100821760202272d0609634851,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-26 10:10:58 +1000, , manual updated read vmcs description doc changed texttt vmread vmread generated doxygen would strip latex command texttt leaving vmread,,
1354,8fd604eb13336209c3fa5567bb487ceeea2f2b97,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-24 13:49:51 +1000, , manual added docref xml tag doxygen introduced new doxygen xml tag docref intention tag indicate section text doxygen xml contain reference another section manual e.g see autoref sec generation format aware chapter section manual docref encapsulation allows omit text output latex generator modified continue parsing docref content,,
1355,33f2fe7d92772a6bf95ebe516fd3f51169ed711a,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-05-01 12:23:48 +1000, , manual added heading field ref_dict updated reference dictionary heading field heading title given api doc section,,
1356,0e6c45f69e93ae62dea9fa0f634a5df6ee772d52,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-18 16:06:33 +1000, , manual added original_name field ref_dict updated reference dictionary non text escaped name field case generator need name field text escaped,,
1357,50bffce06eacd0480434de2039ca35299823df85,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-18 15:38:29 +1000, , manual parameterised escape parse_prototype option escape text parsing prototype specified parse_prototype function markdown doe require special code character escaped,,
1358,5fade8b29f308c01c328f551b15b805744d61914,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-30 15:33:24 +1000, , x86 hide tcbarcheptroot vtx,,
1359,d4fdc3cd5ea64aa201952de14b7c18df359948d0,oel Beeren <joel.beeren@data61.csiro.au>, 2018-04-26 09:47:43 +1000, , x86 check last port ioport cap,,
1360,e607dc461044c4c3e1abe6239a2feebdce319f3e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-26 10:07:58 +1000, , merge branch fix typo http github.com waywardmonkeys sel4 master,,
1361,13f0a4e8d4ec8b1d81bc8eec507dbc79e6b72f01,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-26 10:01:47 +1000, , riscv implement,,
1362,5cd5dac9fc2636b5d42b53f144b53d6b23c91aad,ruce Mitchener <bruce.mitchener@gmail.com>, 2018-04-25 13:46:01 +0700, , fix typo preemptible preemptable,,
1363,df440f4f1801ce86916637a88a2b07d39b6d904d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-13 16:16:48 +1000, , armv8 hyp read write mdcr_el2 debug control,,
1364,a0ce040af88a3547021e96bccd5e8ca30e387a6e,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 15:09:36 +1000, , manual generalised param_string generation moved latex specific param string generation generator class added function generate desired param string format latex class override,,
1365,886e5f59e002768d5b32b9a5a002d0ba5c71f6da,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 15:03:38 +1000, , manual generalised generator class generalised generator class removing latex specific format code generator class return empty plain text used ,,
1366,f636155acffb123e9e897bf0e9090c1c3390df4e,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 14:52:19 +1000, , manual added latexgenerator child class implemented latexgenerator child class extends generator class latex class override method generator latex specific format currently lot duplication generator latex class need generalise generator class,,
1367,b51ca046a405ef533e3cf6f8940ea68ac37f8e01,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 14:46:20 +1000, , manual renamed method generator class renamed select method generic name suggest create latex output,,
1368,561e005774a69169b5f72f776521912be532691a,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-20 16:34:35 +1000, , manual moved location get_parse_table function code tidying moved get_parse_table top class implementation make clear distinct method,,
1369,a8ffb6e54d48493b4ce4c42a90b4b25824fe1973,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 14:38:42 +1000, , manual moved escape regex latex_escape func new generator class expected override escape_patterns variable moving regex object method allows use overriden escape pattern,,
1370,334514a7c866268f98858bc03d2addc83d48da0b,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 14:30:18 +1000, , manual parameterised generator class parameterised generator class method allow caller pas desired generator function,,
1371,d64ebe473f95ab2f115f359ae3918d8b29ca5058,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 14:27:31 +1000, , manual created method moved api doc string format seperate function within generator class allow new generator override function api doc format,,
1372,326c6fbf26f4f396932548d8d0f9be4a961e0c93,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 13:44:29 +1000, , manual moved functionality generator class moved parsing functionality object goal refactor script object model extend override parsing function output doxygen different format additionally updated various method variable access use self inorder work new object oriented paradigm,,
1373,e9611eaa9d4a38568bf101c66e4d6ff8d8122c45,dam Felizzi <a.felizzi@student.unsw.edu.au>, 2018-04-14 14:10:33 +1000, , manual moved parse table function parse table moved function updated use parse_table call function instead,,
1374,fa6e8a8238ee8acf4a4e4e96aece351c58c07193,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-17 11:16:40 +1000, , libsel4 generate build directory corrects arch sel4_arch invocation.h generation place file build directory source directory,,
1375,49d76f2c36cddde4a2ab3727f3c5ba5c5087d1cc,oel Beeren <joel.beeren@data61.csiro.au>, 2018-04-23 05:30:00 +1000, , change shift target 1ul finalisecap literal default type int checking shift overflow verification guarded size check change make possible shift higher radix architecture support,,
1376,c28f18c65773e3229794dae1a46dd71f57b10add,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-24 13:37:19 +1000, , x64 add missing case pdpts mode_derivecap,,
1377,de42f82691aa4637049e1c74efe8b8ef28352764,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-06 15:18:54 +1100, , x86 introduce port control cap change way port work instead minting port cap new port cap smaller range new port range must allocated centrally port control cap mechanism act similar fashion irq handler control capability ensures allocated port overlap disallowing overlapping port necessary ensure cdt remains valid capability deleted,,
1378,8081b9ec803cc8164e0afd674cdfd14be7aacea8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-08 12:20:01 +1100, , x86 efficient verification friendly setioportmask refactors setioportmask efficient never operating individual bit whilst still structure amenable verification,,
1379,ca1b785e58abac5dc772efe044aee62fff455ed6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-06 15:42:11 +1100, , x86 generic setioportmask vcpu code move function manipulating bitmap port vcpu code common port code needed future port control implementation,,
1380,6c7d94a093bfa5323e1cea107d9fdb13ef941946,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-06 15:41:54 +1100, , type wrapper word_t may alias,,
1381,7641e43872f9f0c374d1d6d102357a38e924ddf2,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-07 14:27:53 +1100, , refactor logic cap revocability cteinsert new function arch case revocability cap respect parent general property cap make sense abstracted allows addition arch case without complicating cteinsert function,,
1382,cc1a2820da665bacf4ae69289bc97d7a514daf0d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-20 10:24:01 +1000, , contributing use new docsite url,,
1383,b3ebbcf9bc187eadadd03bfe81cda084ce3ddee6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-20 10:21:44 +1000, , contributing add additional kernel history rule,,
1384,91cf65c8002949a987b31ef274a99c904ca6fc64,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-20 10:20:49 +1000, , contributing use markdown ref url avoids duplicating url,,
1385,b34088c323bf09a879ceab0593f3cbf7253cf62d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-20 20:59:54 +1100, , arm call local tlb function ipi handler,,
1386,9acfe72e3f4e1fdae9a5463c1088a428e22fc849,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-20 13:30:20 +1100, , arm split tlb function local local remote tlb function local postfix execute current calling core function postfix perform local operation ipi remote core perform operation necessary,,
1387,7b4a42c427d12f42b3c35e203c28f9f9ac1271df,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-18 12:04:12 +1000, , armv8 fix error counter exported val,,
1388,8484c24659aaea6104996eb5cc0133bf2addfe8e,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-04-18 10:53:53 +1000, , update version file 9.0.1 dev,,
1389,0dd40b6c43a290173ea7782b97afbbbddfa23b36,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-04-18 10:53:53 +1000, , release 9.0.1 update version update change,,
1390,d3feb06cddc444dc6ba35e5ede5b783bee82fe7d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-18 10:50:34 +1000, , riscv fix license add file elsewhere license ignore d61_bsd data61_bsd,,
1391,d4bb778d50e8ee35c48d72d59de23fc02fec182f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-18 10:49:33 +1000, , revert release 9.0.1 reverts commit,,
1392,86b5ada63a126fe3ae455983dd9fb27af4aeb4bd,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-18 10:49:28 +1000, , revert update version file 9.0.1 dev reverts commit,,
1393,d632e0f8dbf2595fa87c932ba809dcdbca2fad03,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-04-18 08:13:44 +1000, , update version file 9.0.1 dev,,
1394,77e157a98432d564ba173551e8f70032227cd9d9,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-04-18 08:13:44 +1000, , release 9.0.1 update version update change,,
1395,679c0b09ed9421061ceb5c3f18569a78a3416020,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-12 15:07:54 +1000, , remove strlen suitable verification strnlen must used instead,,
1396,93c1801994e2690dc829c1a061d6c75fbff752cb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-12 15:07:47 +1000, , riscv use strnlen strlen strlen currently verification framework shall opt use strnlen sufficiently large maxlen,,
1397,82c997aebe09bbeeb4d69802df3da71d2dea1805,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-12 15:07:26 +1000, , expose string function build useful beyond debug printing build,,
1398,1b68590b3fd8105b6c2bce33925d3e6e3a41e1a5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 17:30:24 +1000, , riscv use one definition page bit,,
1399,06a66cd1ca7e39971863246fa6cbda1584260c54,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-12 10:35:01 +1000, , trivial style,,
1400,43e1705280e8fb58e433d2fb458f6a0ef7280548,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-12 10:34:04 +1000, , remove strcmp function cause difficulty verification strncmp used instead,,
1401,81e821b176cf6c06f5027cfb3b9f4fc085022e98,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-12 10:31:40 +1000, , riscv use strncmp instead strcmp strcmp difficult prove correspondence verification easier replace strncmp moment,,
1402,0b7d80c9540a10275c2b51db5d2958ded7d29e53,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-11 16:30:08 +1000, , riscv document architecture change,,
1403,d3c129880ffb5b39dbcd558c060031a169a48784,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-11 15:10:07 +1000, , riscv remove todos converted jira issue,,
1404,0c0a00610c8894fcb26d0dc351079c242517ed87,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-11 15:09:41 +1000, , riscv place trap text section ensures trap text section boot section allowing kernel memory safely reused,,
1405,ddd1e128bacc9a04ef2e3d591a8e9748a9041dc4,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-11 14:52:43 +1000, , riscv remove date todo,,
1406,2dbe961f0b9930a120dd94a6cbdfdb9ddb06cc04,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 14:16:09 +1000, , riscv document page table structure,,
1407,f5fa2072a554a400d9decb15b46988f01cde88e1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-11 12:01:24 +1000, , riscv guard potentially undefined page size constant page defined size rv32 i.e pt_levels,,
1408,543372e755ff07b8a895486760c7a4b8d3ddffc6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-11 11:54:28 +1000, , riscv provide hidden max_num_nodes variable kernel assumes existance configuration variable riscv provide hidden one user change value,,
1409,76c61025acda38acc1191e9da4059ac38c974572,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 11:28:53 +1000, , riscv remove dev_pregs device currently future discovered statically specified,,
1410,b7d4bc1629bf007933dd1303fbe47b59f38dca4f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 10:02:27 +1000, , riscv remove trailing whitespace line,,
1411,f68779d76e863a40f5f373e740798c019821052c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 10:01:56 +1000, , riscv move load hardware.h mode remove ifdef dir structure instead,,
1412,092170e083897b34b2f5bab160d0d542a892c6f6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-10 17:54:22 +1000, , riscv guard setting max num node smp currently supported riscv prevents user accidentally trying use,,
1413,24c92f979b79a842731f999de74265d5baeedf3b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-10 17:29:56 +1000, , riscv remove broken untested benchmark stub,,
1414,402cc309f1be9c1e666547822a27c50098db8d26,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-10 17:28:24 +1000, , riscv remove bogus cache line size,,
1415,fbe634620cdbb9f152ef7ad626490d6fa322611c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-10 17:26:34 +1000, , riscv remove currently unuspported smp code,,
1416,eccaed9f7028f427aa7bdee3e016a701f75c05ce,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-10 17:12:13 +1000, , riscv remove currently unsupported fpu,,
1417,99d93ebe04018f6358c1564f5c36cf227f9d3cc9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 15:46:08 +1000, , riscv correct typo comment,,
1418,643993282d235ff52923023d4ed53625c51d872b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 15:17:40 +1000, , riscv add missing case,,
1419,08b41bde716b9ee8c59ea1cffbd13cb691573a59,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 15:17:28 +1000, , riscv use fault constant instead magic,,
1420,5cd0dd52be582856066cdfe6d8b03481bc2f0b70,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 15:17:09 +1000, , riscv add missing fault type,,
1421,bdf53e0be93c873a37f01975a31de0b39c495429,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 14:54:47 +1000, , riscv move io.c arch level belongs,,
1422,d50cddde5c238be2cf440292badfa3cf6d06937d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 14:46:55 +1000, , riscv remove cryptic printout,,
1423,f0bd4437dbbc9210cdd2bebe7c1260f428c04212,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 14:43:34 +1000, , riscv check frame type,,
1424,00cf62bb09ad93bf7d688df789584ada46e94974,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 14:42:41 +1000, , riscv remove unneccessary guard required object type avoid sel4 thinking valid object defining size constant doe need guarded,,
1425,c684c9e5434f9db23cc255a38b175a5feaf875de,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 12:07:11 +1000, , riscv populate userimagepaging,,
1426,308e8bf4d27658b6dcf103c03bf12396ebdadb2b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 11:58:11 +1000, , riscv move machine function machine.h add memory barrier,,
1427,497e04ac0627d7b8dd37816dca3de63cd15f180d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-10 08:56:07 +1000, , riscv implement,,
1428,47c8b5a9e579ad63900fe7c0db75d4a564c6dedd,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 15:02:01 +1000, , riscv halt,,
1429,952d30510309cff45bebaa25cf45c669e5faf23f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:58:08 +1000, , riscv remove unused function,,
1430,50365f91a26ef9d64ed37c0c151e83b491a9b37d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:01:16 +1000, , riscv remove completed todo,,
1431,5ac36bcefb6dda98ddf052d8faf6d9d781cec7b1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:01:10 +1000, , riscv move strcmp util,,
1432,c0839197960b93eab2e6b7cc2ed401fa1dfcf786,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 15:59:25 +1000, , riscv move strlen util,,
1433,84481138ef834498da794b87ab201676ad91a1d2,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 15:00:36 +1000, , riscv replace string char array parser doe understand string literal unfortunate necessary,,
1434,6938c98adfa0d9f13e2318397cfd79d6b662a03a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 14:43:20 +1000, , riscv fill physical memory region fdt remove hardcoded physical memory region spike platform fill fdt parsing instead,,
1435,9569ad05cb6d860edd6c2d0fc1ba6907503f8520,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:09:16 +1000, , riscv parse fdt platform initialization,,
1436,ee37eebcae3ee5363517e369a9a839effdd8eb0d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 13:36:32 +1000, , riscv cleanup fdt code rewrite fdt code remove disallowed function pointer attempt perform equivalent functionality query_mem place main parser callback system gone rest unused fdt code deleted make sense,,
1437,a6fb504be9428d8e69ba7e0faf2cfea96ff8bada,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:08:58 +1000, , riscv remove dtb region free memory dtb output preserved kernel bootup ultimately given rootserver make sure include free memory,,
1438,97691ac46935068bd390d822b56cf1edaf793635,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:08:18 +1000, , riscv move init_plat platform initialized till cpu,,
1439,d373b17d4c7e37ad67693c5fcf49840e32fd35f6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:07:50 +1000, , riscv provide dtb region try_init_kernel different kernel window talk physical address dtb read kernel window determine size currently pas region try_init_kernel doe yet anything,,
1440,f37b8a5c87ab991351cafbdc91ccedd67919fa95,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:05:30 +1000, , riscv remove smp boot code smp code incomplete confusing broken code around,,
1441,2b101e0f9c2ac31d2ec8a30bad87c37ec728c2de,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 14:43:33 +1000, , riscv add region linker script without symbol get placed ki_end symbol could result symbol ending memory given user,,
1442,a2a6be95ca981ceac9a51bfc528b1c26d2b39652,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 14:42:43 +1000, , define freemem region architecture except arm freemem region far prohibitive platform fragmented initial memory ultimately arm changed also deferred result trivial verification breakage,,
1443,d205615c53e6e80019d5de98c98ea562ee8c5084,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-09 16:54:37 +1000, , riscv consistent mapping fault architecture claim error way map page table first delete something unifies riscv code also state already lowest level page table mapped instead lookup fault,,
1444,6d8770b9941986873c997b9078f369fe324ab622,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-09 14:18:43 +1000, , risc set kernelptlevels bit cmake,,
1445,869c7d6c18b7b91a52a7d455094aee6eb485cc30,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:29:06 +1000, , riscv pagemap pageremap appropriate,,
1446,12ac7826c6c48e8517986697341e6db115294602,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:28:55 +1000, , riscv add missing unlikelys,,
1447,b1b7026615bbd1e1e10e6c0bb47cfdd0d27bd7b0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:28:41 +1000, , riscv set correct error type,,
1448,b434a12d19693c9ff0c4727770ceebc8738a6336,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:27:55 +1000, , riscv check page table mapped isvalidvtable,,
1449,f2214437ff73d49c561233440ef434084ee27c43,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:26:52 +1000, , riscv remove unused function prototype,,
1450,e17272fe4ea19bd6fed741afdb1e3544bb9e0324,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:26:21 +1000, , riscv remove concept level map function longer required,,
1451,a407e3ffd05378672a4c13164e98b182b1daddc5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 14:18:35 +1000, , riscv rewrite lookupptslot decode bit instead specifying level find leaf page table simplifies lot lookup code,,
1452,22b050c95dc2033eb80a95223cc46810451ac1c8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-06 15:34:39 +1000, , riscv redesign kernel window restructures kernel window instead single contiguous region single offset physical memory two region allows use larger two window window physical memory second smaller window place run kernel image additional window allows link kernel different physical address without needing change virtual address change layout kernel window way achieve one simplest match x86 implement kernel window,,
1453,de8ecbd8485da8ce5f4f11cb28e68e226837ff18,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-06 15:33:49 +1000, , riscv delete unused function,,
1454,0e4eddf60ff40ed9a60a6e7c5c30631bc0db6967,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-06 15:40:04 +1000, , riscv remove incorrect error regardless number level always represents bit level number bit translates doe change,,
1455,d4682d1c3d7b1ad1565fb3e17755b2d87c054034,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 10:44:53 +1000, , riscv fix unmappagetable inline used return exception except invoke stage,,
1456,57d558269b9601999e6eaeaf42adb85ed5fa9d08,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 10:35:22 +1000, , riscv update invalid todo manual makeuserpte passed vmrights entry correct,,
1457,a39ca9f15e023e776319224be30c67a0690c5ffc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 10:24:27 +1000, , riscv remove safe mapping entry concept arm required riscv mapping one page time,,
1458,70c48b869b7728e6ac93114cc1ea2cc7f39d608c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-09 10:15:35 +1000, , riscv remove unneccessary ternary,,
1459,3444870b1a92545d22ee9a89974fb94dc3bc4389,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:37:03 +1000, , riscv use correct macro constant ipc buffer check,,
1460,1ab887dae44e4f9cf6786747fbd6c3f0b0c3a3e4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:36:53 +1000, , riscv check ipc buffer device frame,,
1461,facafa3a1441e17503086d94893c0b012d2a469e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 16:36:25 +1000, , manual remove hardcoded bootinfo register manual need state register already missing aarch64,,
1462,74b220158ae5e464168f1b05991057370f236b2b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 16:36:13 +1000, , trivial fix whitespace,,
1463,aae12426e9894939b8becbb595cebd4c9da53dc1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 16:32:52 +1000, , riscv document api method,,
1464,8ccfef604d95565e7d96a4673c62602b76cd76ae,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:19:52 +1000, , riscv finally remove isvtableroot last usage use context dependent inlined,,
1465,25d5224a97d31e3085c1d2c856877d70432c9d58,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:19:37 +1000, , riscv match arm page table decode structure,,
1466,7f183e75d770faa91e4f9b346f38df1b6e51ce6c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:19:03 +1000, , riscv add trivial missing error message pagetable map,,
1467,5aee347dbd789ba669ea845322f4f4d3087a549c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:18:37 +1000, , riscv add final check page table unmap,,
1468,e3b3b78623e1e2eaa408fa3e1478bb062a713c66,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 15:18:23 +1000, , riscv remove redundant check page table invocation,,
1469,d7e68513564c1015a422b9a90055834bac702293,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 14:12:38 +1000, , riscv remove invalid todo function called non arch level,,
1470,4b555136ec4c934a1887bad19dc4c35609bc4536,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 14:11:12 +1000, , riscv remove incorrect comment frame size,,
1471,df5f8c8060d67b0ec7da84bb8f3fc42dc6e03928,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 13:39:05 +1000, , riscv remove indirection,,
1472,b17be5a3aae4d3ae2ca5769989c87e3f1370df40,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 12:09:52 +1000, , style,,
1473,b1a737b64c3adaf6add2874ad74b650772efabf6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 12:07:34 +1000, , riscv match arm check map remap,,
1474,cf7207fa90f8c131fec26519c6ceb87cb4e7df9a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 12:01:05 +1000, , riscv add missing return,,
1475,0e8dbe11124a60a271914762241e7592a4ab55d2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 12:00:55 +1000, , riscv compress bunch whitespace,,
1476,7acd725e4687f902e1cd1608ebd7587dac2c484a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 11:58:08 +1000, , riscv declare variable inline frame invocation clutter,,
1477,c9644f6ba2e0aa613a100459ee37c1e0f102d233,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-05 17:00:53 +1000, , risc add cmake build file,,
1478,a9085b36895e2f09ee46fe0db4aa4c4bbbaa6cd5,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-05 16:59:35 +1000, , risc guard __riscv_flen compiler definition definition exist software floatingpoint abi currently using,,
1479,42230e271fa4c659d0a5621993c1b85cdbd3e3c4,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-05 11:21:24 +1000, , cmake add risc default toolchains gcc.cmake,,
1480,61df56a7f350651fa5ca0d4c08409ef4d897edaf,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-06 11:45:33 +1000, , riscv remove vmnoaccess mapping type frame mapped without access permission encoding used represent page table mapping,,
1481,1d43202cb286d5b8afa4a3d6125ea5de47256c32,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 11:48:33 +1000, , riscv isptepagetable make sense,,
1482,6c59f3e61830ce34997aca7b86f0b281b05c6adf,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 11:48:14 +1000, , riscv use bitfield accessors,,
1483,00e1e2b0ace5886786fb2de7da1bf51855e1ee80,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 11:32:59 +1000, , riscv use bitfield accessors get pte,,
1484,2b05023ccd4723ef7b12b884c77b5ab8cb53a24d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-06 10:19:56 +1000, , riscv remove redundant check pagemap,,
1485,b5543f7a90b269589d4832501995065fa3c64c81,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 15:21:59 +1000, , x64 remove unused,,
1486,720e9a5c4027f57963ba5b7cfa059f98a2cb12e9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 15:21:48 +1000, , riscv remove unused,,
1487,eb04d84e26faa29a078853519d364fdf61a54e0b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 15:03:01 +1000, , riscv check ipc buffer device cap,,
1488,4f97ff1c9366bab0dbb0e28022206ba7b3028f39,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 14:55:24 +1000, , riscv remove unused benchmark code,,
1489,23d83d6c421e82dcc40a32f509574bc2cdda37ee,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 14:52:03 +1000, , riscv remove capftmaptype used riscv,,
1490,0764d2ac7d4b019e5cd6c5d69efb9e4feef6c1a7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 12:22:40 +1000, , riscv build bit,,
1491,e58d076a583db98c2b71da317283d9e08bcebf9b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 11:39:58 +1000, , riscv make sel4arch.xml follow dtd,,
1492,937d0423953bbf388b42d56b715edcf25ed57db4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 11:39:49 +1000, , riscv fix style,,
1493,00cae0baed2889309f5386ae575694dc7d123ca1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 11:29:55 +1000, , riscv move stringify util.h,,
1494,d76511c7b415a695b20cb51892eb9910762ce30c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-05 11:25:54 +1000, , riscv address rvtodo fastpath.h,,
1495,e6d0aaef17595086a8fb856d9137687d83c9e2d0,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 16:19:07 +1000, , riscv avoid spam lookup fault mapping page without page table done part regular vspace management usererror cause normal code overly spammy,,
1496,fc0740b8f46e6bdd44e6c5ec5ba45ef31812e8e5,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 16:17:56 +1000, , riscv remove extranous lookupg definition definition really make sense way resolution missing,,
1497,b40c91612d2b9352588e1f4e54670d6b9247447d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:32:18 +1000, , riscv remove wno error,,
1498,80303364e8030f940e6b80d27ba9a6368773036a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:31:22 +1000, , riscv move implementation file function implementation belong source file header file,,
1499,69d0e8bfa619322fcc461217d8ecedd0a022e147,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:18:54 +1000, , riscv user register corrects constraint actually usage assigned register instead dangerously moving input register desired register may overwriting another input register,,
1500,ecadb60cc3609020ae08101a1bd5c54d2242137e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:09:33 +1000, , riscv declare extern global scope prevents compiler warning,,
1501,93171fcb87bc374d35e1d5740febf19826382578,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:09:08 +1000, , riscv valid c99 function definition,,
1502,bb302553b0ff911ab2d07d7c88b2dcfa2d6c500d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:05:05 +1000, , riscv correct stack setting idle thread set idle thread stack top instead stack bottom mean longer need custom optimize pragma avoid using stack,,
1503,073bbff83e1e86d32546bda2bba621ff0e2ecbe6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 15:03:26 +1000, , riscv prevent race acking timer interrupt,,
1504,07757b0f54def0a7efaf2c6fd059c9fa03baf308,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:53:23 +1000, , riscv refactor use sensible type,,
1505,7ef03edbe819f0e46d19c4de6537604a8377bc1a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:34:00 +1000, , riscv remove unused,,
1506,dd8d3f094188a9777c19bc87a58a21490f536508,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:33:41 +1000, , riscv declare private vspace helper static,,
1507,55eca3e289238cd49647e96322e5609555be4bd7,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:33:22 +1000, , riscv add missing vspace prototype,,
1508,0b3f9e2d8da990db76e3b180f66e948945687195,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:25:13 +1000, , riscv correct implementation usage setvspaceroot setvspaceroot declared function signature taking paddr neither implementation usage respected setvspaceroot signature changed declared machine function minimal wrapper around register manipulation doe make sense take paddr,,
1509,90536d69d99d09bcd3f7f3626a4d072c4ae84c14,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:16:40 +1000, , riscv remove unused variable vspace code,,
1510,33964f8dac5d1dd05cbe65d656bc35d18ec3db77,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:16:28 +1000, , riscv document missing bootinfo creation,,
1511,b891bfbb1509df8c6a46ccdaf2c211595caa151a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:12:35 +1000, , riscv fix print formatting,,
1512,3da29df05230c1c188725507d356a56b423b3762,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:11:26 +1000, , riscv prototype guard,,
1513,2ea1a326e02a043496e66a5530827613b5df747a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:09:47 +1000, , riscv correct interrupt prototype,,
1514,635a6da4ad23c63c43ce9014636eb1c60603eee3,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:07:55 +1000, , riscv remove incorrectly formatted printf,,
1515,0c30ba7dd7cba3b518480271883fccd9406bb51b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:07:03 +1000, , riscv todo understanding exception handling,,
1516,58fa1598601abb78565620f8549f314337911c08,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 14:06:12 +1000, , riscv sanitize trap fastpath function remove warning fixing prototype various trap fastpath function well removing use custom section,,
1517,9b0056da89991b115a55e27d8e5801e59df19f7a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 12:16:22 +1000, , riscv remove hartid,,
1518,76f1d48119d29768ddb11c8f133bbe562a9446b5,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 12:13:29 +1000, , riscv remove format warning,,
1519,5505266a74eeff8dff1c5644ba47022d7a2fe1bd,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 12:13:19 +1000, , remove irrelavant change riscv commit non riscv arch code,,
1520,efacc197c1d319ba11b2594ee2529ac135dbadd6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 12:00:59 +1000, , riscv fix definition,,
1521,12944e568b57009cb519f6c1401a012e96e2ce3d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 12:00:45 +1000, , riscv remove unused static prototype,,
1522,f4b4fceba584a4b6d9cf2e7feb5e4acc793edf2e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 12:00:36 +1000, , riscv return error unknown frame invocation,,
1523,ae5df97283a7527e8dd53e9e6c5174719c89eb23,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:56:51 +1000, , riscv simplify riscv single kind arch invocation mmus,,
1524,85e2b33cf8276c9a99dd1304bedb21dbf37fc1b8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:54:46 +1000, , riscv return something get_dev_p_reg function actually get called due returning still need valid implementation,,
1525,1f74619db1ed599c985d02ff420daeaf2efcfef8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:51:16 +1000, , riscv correct prototype,,
1526,36c203b59671bb181523e848c2b6cc97b8b6bcfa,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:50:02 +1000, , riscv remove unused,,
1527,a6018346fa0a115e74d74d5ee3d72449c5546b57,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:49:56 +1000, , riscv use helper,,
1528,90d3a694bd22d892d8a17c6a436c4b9474a3975d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 12:20:15 +1000, , riscv make consistent frameregisters,,
1529,b9bf2c05a8c301a700cf850ecdae1ca3d4f18c71,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:46:36 +1000, , riscv remove unused function,,
1530,c825805658a5464326bd45e602fcc9297b7b0d1e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:44:26 +1000, , riscv remove empty unused header,,
1531,3368fa55813bdb71b0cdebd67759463133f034b1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:43:39 +1000, , riscv fix includes capdl.c provides include config.h order use config_ definition remove unused includes,,
1532,ab3ec37be1030b857741289e1fbd381c21b68d0d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:41:37 +1000, , riscv remove debug.c file bunch unimplemented uncalled function indication meant remove,,
1533,6e5ea63aefc42de170f2e7a6439fe67d73d9d9e8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:38:06 +1000, , riscv cleanup fdt code deletes bunch unused fdt code doe make sense sel4 crusesh warning rest also document cleanup need happen,,
1534,5aa2f7ee0203624626ede96d4e8b2fe63ac2854a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:31:32 +1000, , riscv remove dead definition,,
1535,300c5a7edea8bda4c303ffab04a3ad53a0066ed0,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:21:55 +1000, , riscv rationalize definition remove duplicate incorrect definition already exist common code remove unimplemented function used due current absence capdl dump support,,
1536,f8f953c0069bd96c377b240d8466e5a48998db0e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:21:02 +1000, , riscv guard fdt printing code code relies vfprintf definition compiled config_printing enabled,,
1537,78ad50f77d667b5886229b615626b6381c173d8e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:14:36 +1000, , riscv correct guard around capdl,,
1538,95f11f1509701d373653969f73ea7130d008a4c1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 11:13:47 +1000, , riscv fail capdl usage capdl implemented make explicit someone try use,,
1539,6114fd30818f10ab61b403f01469a75a73cdea60,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 11:21:06 +1000, , selfour 1277 implement pageremap riscv,,
1540,1dcd6525462302f1f95fbd9b0bc16905fb3c33ec,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 11:19:42 +1000, , riscv kill tab sel4arch.xml,,
1541,22fc329e1e2e38f92bd259f0b3f705c9fac473c9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 11:17:21 +1000, , riscv add missing prototype remap invocation,,
1542,4dec4a0075abd7bc0742b301528d2bf26b152052,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 11:16:47 +1000, , riscv dedup cleanup remap map invocation different one set cap,,
1543,50280c1fabe7ecb447a67a65f677600d2f825900,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 11:16:11 +1000, , riscv add missing error message pagemap,,
1544,648d5a8e40ef8fcc32776bdd9a2118ffb4f49f63,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 15:40:20 +1000, , riscv document spike memory map limitation,,
1545,ddf14b4929b482041a214202441ba42aef93248b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-04 10:40:15 +1000, , riscv remove broken dtb usage dtb output available switched kernel window since platform moved till cpu initialized remove dtb usage kernel window fixed access dtb,,
1546,6af207a07885a5619a8afe2dffd5a05304ea660f,esham Almatary <hesham.almatary@unsw.edu.au>, 2018-02-22 11:20:49 +1100, , risc port fdt riscv priv 1.10,,
1547,4b3ad7855ae95ed712a60eda902a5ff9b0de42a9,esham Almatary <hesham.almatary@unsw.edu.au>, 2018-02-28 19:33:39 +1100, , risc disable relaxation loading,,
1548,05a914b6fc49085b05c2c6711b141d220ed56992,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-04 09:49:47 +1000, , selfour 1276 set prefetchfault riscv tracked fault_t set part message user,,
1549,c7efdbe04aed5ce9bdddfe17372b5349280d4fa8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-03 17:48:53 +1000, , riscv remove superfluos ansi colour code,,
1550,66ba09701efac6544277d8366b547848bcc2a956,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 14:57:01 +1000, , riscv place required flag makefile kernel relies built flag commit encodes flag makefile instead manually appended build configuration user,,
1551,459eb10d663b62c108724e7fd0985cdb71f9ae86,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 14:56:08 +1000, , riscv remove dead code definition match existing kernel interface abstraction removed,,
1552,080c0b4acd28b031f0200ffb4683b55cedb3bf75,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 14:44:36 +1000, , riscv remove race setting timeout platform run simulator guarantee made running fast enough set timeout much time pass,,
1553,3d99437609011fe9b541f06d1c2cf9c35bc3f0a3,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 14:24:38 +1000, , selfour 1264 riscv missing brace add missing brace syscalls.h restyle code accordingly,,
1554,70cf7e3ecef11c4e5511ae4fd0ca7b7a130bf6f9,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 14:23:46 +1000, , selfour 1264 riscv remove garbage assert assertion reference nonexistant variable prevents compilation kernel debugging assertion enabled far tell assertion previous iteration function longer applicable,,
1555,28bf273856e1b822944fe2d55ea9663ca843cee6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-03 14:20:20 +1000, , libsel4 fix risc type definition,,
1556,e4a3c4bac2bcbbecf38028a2372600db5b4f19b9,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 13:59:02 +1000, , riscv respect read permission mapping read permission repsected,,
1557,9749b7c2540946e268e588850380378062bfbc5e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 13:58:20 +1000, , riscv helper determing read bit mapping,,
1558,778ab79453bc815721a3529ea2494e820e99351b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 13:56:50 +1000, , riscv return vmwriteonly maskvmrights change maskvmrights correctly downgrade vmreadwrite request vmwriteonly support regular vmwriteonly case handle fallthrough vmnoaccess,,
1559,4ebe773fb9f2152da688e798e7b956542526ccdc,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 13:55:46 +1000, , riscv vmwriteonly right unlike architecture riscv support write mapping simplifies management cap right actually support,,
1560,08433f89a5d644d643cef11d159db59223432c4d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 14:15:02 +1000, , riscv larger capfvmrights field going increase number item vm_rights_t enumeration field need larger hold value,,
1561,12a1a61686d8b004d9558ddf7af7d85039757a1b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 13:54:36 +1000, , riscv respect read mapping previously write permission would given mapping marked vmreadonly,,
1562,5300421eacfceca9260941f8f002df0cf868af30,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 12:25:40 +1000, , riscv implement executable attribute pass executable attribute vmattributes given user creation page table entry,,
1563,a8b2e0f9199fa89d92f15a142a06f129ca4f415a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 12:10:06 +1000, , riscv match vm_attributes_t update user visible definition match declared vm_attributes_t executenever attribute,,
1564,4a98d1498ac6b2d588ea133d4459bf5528be9822,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 10:55:39 +1000, , riscv tcb size longer excessive tcb declared larger needed error building kernel,,
1565,5b17cd96482386c7978555e24c88bfb83cb6f14f,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-04-03 10:55:15 +1000, , riscv missing arch cap abstraction needed rebase,,
1566,aafa594258b12447e3fb98830854b68ed1d3cb4a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-28 14:05:13 +1100, , riscv place todos source,,
1567,83ba084713e9093d93d6aec9138fdeb5544dc02e,esham Almatary <hesham.almatary@unsw.edu.au>, 2018-02-21 14:00:00 +1000, , selfour 1156 risc port experimental release support rv32 rv64,,
1568,511be7d91dba84fea3d227d01a0475503b415cbe,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 13:56:06 +1000, , armv8 hyp call,,
1569,28368e44926475b968a9257e2b37e36c8a302e7c,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 13:54:09 +1000, , armv8 hyp use asidva function,,
1570,49cff315eb6b84c0592c5125ea009fa4984870bb,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 13:46:19 +1000, , armv8 hyp add asid tlb helper function,,
1571,f97604c34e9a9917621b7299c365d1f4677c8d6d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 00:48:38 +1000, , armv8 hyp add vmid reuse code,,
1572,d23a02f3e49ef085cee1687dedb5dd5ca074c95a,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-10 21:39:27 +1000, , armv8 hyp add asid variable,,
1573,6ad387d2bff4e9853028433f53286f35425d254b,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-13 11:43:39 +1000, , armv8 hyp dissociate vcpu deleting thread,,
1574,c5184b802b1d523b7c3376729d8cd9b4828430d9,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2018-04-13 10:08:40 +1000, , update change label field,,
1575,f7fd20025524de0b204b5d60a0c74c0e9eb9338c,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-12 12:27:53 +1000, , armv8 hyp replace register string macro,,
1576,572daddc19d509db3ab72dbf37bdfad700639e92,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-12 12:10:10 +1000, , armv8 hyp define control register macro,,
1577,12c8fe62d843d3f42d5e4ba62bd2ec54d44ca7f5,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-12 11:09:19 +1000, , armv8 hyp clarify sctlr_el1 macro,,
1578,280609cb606b7a6a888ae9df68ffb23ffb63ac50,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:30:28 +1000, , armv8 hyp fix style,,
1579,dd51a8b4146c86a7e27ccc88d14988f3c674fd67,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:24:26 +1000, , armv8 hyp sharable shareable,,
1580,507fcf8b552899f44da2e67051407f983018e2f1,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:23:25 +1000, , armv8 hyp use macro replace raw number,,
1581,abbbe5ae32186f29d043c566fcdb63e8a8f02dd3,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:19:35 +1000, , armv8 hyp add start level macro 4kb granule,,
1582,3073195181da5944ce3e7cf150f94760623216a7,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:15:44 +1000, , armv8 hyp add cacheability attribute macro,,
1583,692a44249cae3706fc8fee8cd13fd3efa0286369,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:11:42 +1000, , armv8 hyp add shareability attribute macro,,
1584,b0738044c6df83682cf0fe1bb3b4676eb4e8ad3d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:09:25 +1000, , armv8 hyp add translation granule size macro,,
1585,7ad03187c1f784aab5e8dd7870270d1a3bc7810a,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 16:06:29 +1000, , armv8 hyp add size constant,,
1586,a0f19150b5f6c62a51f98a681afb4b98d4212e6d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-11 15:59:29 +1000, , armv8 hyp move macro beginning,,
1587,b6e201ab07722dbe7f91c6e3971585dc6aa50987,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-09 15:00:52 +1000, , armv8 hyp parse input vcpuinjectirq,,
1588,aeb2e4e4263be92e9d5044a0ae14ffc3776faa56,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-09 14:55:38 +1000, , armv8 hyp sync status vgic.lr,,
1589,afa9ad9c8cdf475b63c9066fcbe3abd126056bbe,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-09 14:24:36 +1000, , armv8 hyp put cntv_ctl cntv_tval,,
1590,3d9962eb200605bebdbf6c7978daa322639f3284,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 22:09:18 +1000, , arm hyp call aarch64 vcpu function,,
1591,f17d12b3b5b9213bb530562eef1586fc46ad01ea,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 21:43:21 +1000, , arm hyp call aarch64 vcpu_enable disable code,,
1592,7427a48b961d9aa8e7bf1f69c1f3ab20f0a1f7c0,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 22:07:28 +1000, , armv8 hyp add read writevcpureg function,,
1593,e17ad712928fcbcb21636a270df6c257e9ee38a2,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 21:42:01 +1000, , armv8 hyp add armv_vcpu_init function,,
1594,27271ca6d7ecdc9bd9bf83ddd2a4885dc0768bc7,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 21:28:30 +1000, , armv8 hyp add function,,
1595,dae33077b74ca79ae9042d354773dd8bc3c70dc1,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 20:46:20 +1000, , armv8 hyp add function,,
1596,6bcd6c5f26b188b436ece7f539a9edccc1704c94,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 16:19:26 +1000, , armv8 hyp add,,
1597,a28e25f844ad440cd5fcf0bbd1d99eb36a9243be,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 16:03:47 +1000, , armv8 hyp add vcpu_init_vtcr use bit ipa,,
1598,daade55a978c7129779b85ba4662cc179bfb2aaa,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 15:54:56 +1000, , armv8 hyp add macro access vtcr_el2 field,,
1599,110ad2f0ad78b49d3e15be77081908c14450e3a6,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 01:30:11 +1000, , armv8 hyp add,,
1600,826ce029c0c276b63c7d31b6f7aa5b32a15f2f5e,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 00:50:30 +1000, , armv8 hyp add vcpu register access function,,
1601,db3e0b0c8973225976a102bf8cadd129fda187ba,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 00:49:26 +1000, , armv8 hyp add vcpu_hw_read write_reg function,,
1602,3f36002ed52f9468bcaee0d0da1c4fad73a0a068,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 00:47:44 +1000, , armv8 hyp add function access register,,
1603,404ce2a9c96aab7265b6ab8ae1b08e89e4f53334,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 00:41:03 +1000, , armv8 hyp add sctlr constant a57,,
1604,817819100d4e7beb1b969f9b1e3fc972590b1869,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 00:39:39 +1000, , armv8 hyp add hcr_common _native _vcpu,,
1605,0261b7275cdfbc18db373a703c0bcc89dc48567e,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-05 00:11:07 +1000, , armv8 hyp add aarch64 hcr field,,
1606,6f3f2579e665f4c81980c4d8675a759d771829aa,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2018-04-05 17:36:17 +1000, , x64 extend label bitfield remove padding although kernel examines may modify bit message info register remaining bit treated user data kernel pass ipc unmodified register describes message info register kernel examines field length extracaps capsunwrapped label field represents bit available user however reality user may also use padding bit user data since kernel also pass ipc unmodified verification would like phrase specification term bitfield definition would like label field incorporate bit kernel treat user data commit therefore extends label field across bit previously marked padding,,
1607,238326008566369a0f9dc559641abca2f65ca89a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-12 17:06:29 +1000, , docsite update url,,
1608,b7bcb62d46c2cfbee81d16b4b7b32feb72b0a6ff,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-12 16:25:52 +1000, , readme fix build instruction link,,
1609,cbb862d865339ede0c5419006bc6ddc5931c343a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-12 10:40:40 +1000, , trivial,,
1610,fd2831bb3c9324fd5651dcdb8fc5563bce1ed37a,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-04-11 14:51:29 +1000, , update version file 9.0.0 dev,,
1611,f58d22af8b6ce8bfccaa4bac393a31cad670e7c1,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-04-11 14:51:29 +1000, , release 9.0.0 update version update change,,
1612,707ff78185f6955425bf6e906ec189e96df9ff31,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 13:56:38 +1000, , manual remove duplicated fault table message arch,,
1613,5fb5568b5d7266c320ec2ccd0258cf2b9035b48e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 13:56:13 +1000, , manual remove hardcoded exception register,,
1614,8476f659631a1efb30471f4e4ef9adf31c201b5f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 12:29:22 +1000, , manual remove hard coded ipc register layout date required manual read source,,
1615,e52cc2927032666ec3d97eef697ab10a4b53f0ca,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-04-11 12:15:10 +1000, , manual remove hardcoded object size date eventually generated libsel4 doxygen,,
1616,d1335fdbadce0b9805b430eb1ff13df18e9f864a,erwin Klein <gerwin.klein@data61.csiro.au>, 2018-04-03 10:02:09 +1000, , stricter test max object size previous test word_bits sufficient bit platform bit platform may set much smaller value relation word_bits,,
1617,ab313d62b0f8a3c0ef864afb0ed3c3e6e8552c1f,erwin Klein <gerwin.klein@data61.csiro.au>, 2018-04-03 09:57:46 +1000, , avoid shift overflow large untyped 64bit platform,,
1618,27ba6151ecff737a2240b716a8ef39f6f0a7e41a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-10 15:12:23 +1000, , selfour 1079 add link hosted manual readme,,
1619,a72f8beb8b770f654bad18efeccaaa63dd486d78,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 23:39:55 +1000, , arm hyp kscurthread node_state kscurthread,,
1620,f51c830869db5bc3dbceefd503aea6a2a7d0f019,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 23:30:03 +1000, , arm gic guard struct,,
1621,bc162cae6a71b5ec79ad264731cc587592387938,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 16:05:04 +1000, , armv7 hyp move hyp code armv7 armv vcpu.h,,
1622,7f7a12c3833d0a5ba0fe254e4ee2a372e20b5792,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 15:23:02 +1000, , arm hyp uint32_t word_t,,
1623,e2bb6b2949ee31d8f9ce441ee628fabd92cc1ffa,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 15:17:01 +1000, , arm hyp move common hcr macro vcpu.h,,
1624,094fddb79d48fe9f1a7556b547300b295ef3df9b,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 15:01:27 +1000, , arm move vgic code gic_pl390 file,,
1625,3a21701a71107f27dc2d87eb47b1ae5d9c8cd8a9,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-29 02:11:00 +1100, , libsel4 arm move vcpu common interface,,
1626,53b86d0e9d52eb86348ac3385705e20ba24aa6e7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-04-05 14:36:48 +1000, , cmake add missing variable explicitly set like others end defined,,
1627,b50c6a86dff1bf9a2f9c6aa01b52af0f5a7cc7a7,orey Lewis <corey.lewis@nicta.com.au>, 2018-04-04 15:48:57 +1000, , cmake use absolute instead realpath realpath unnecessary result resolving symlinks target although working directory symlink resolved result strange path base directory working directory target,,
1628,07b29e79faf0539f3788e4e8d4c221377a3ffc31,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-04 14:21:53 +1000, , armv8 fix style,,
1629,dca5dff28b78d9fadf91c2f2ce038fdd55b81ef5,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 23:27:30 +1100, , armv8 hyp flush cache kernel el2,,
1630,d7ea4075870b65ceaf21982268080e9c6f7fd6cb,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 23:17:53 +1100, , armv8 memzero asid pool,,
1631,a430d97e28c5652f620dc5afadd7ac0213f75c9b,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 22:50:44 +1100, , armv8 hyp switch vcpu setvmroot hyp,,
1632,e43e4186bc71b149551573614ed4d04ebc865684,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 22:46:20 +1100, , armv8 hyp handle fault triggered vcpus,,
1633,a4f3fb285cfc7b78ed01fd88ac9edf61f8ea6fc0,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 22:40:29 +1100, , armv8 hyp use format userland hyp,,
1634,c31f31b8e77daa4edad3f111a3b17e40f5e2b830,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 22:04:13 +1100, , armv8 hyp support el2 stage kernel vspace,,
1635,a948887cfc9c050f81432822c7d506711098c895,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 21:51:47 +1100, , armv8 hyp map stage access permission,,
1636,d4752177a0a9f415b9375ca9c9c9d05472bbad76,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 21:47:43 +1100, , armv8 hyp add stage memory attribute,,
1637,f563916076d0fcda672cf3bf3d26ba98ba34b064,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:54:44 +1100, , armv8 hyp enable fpu el0 hyp disablefpu el2 trap fpu instruction el2 even fpu enabled el0 cpacr_el1 el2 use cptr_el2 enable disable trapping fpu instruction therefore enable fpu el0 default additional exception generated enable fpu access cptr_el2,,
1638,7a20946b2cfc7443747afa78459a677066f7be2f,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:51:11 +1100, , armv8 modify enablefpu disablefpu support el2,,
1639,3d20232fd7729dd48256a9a12bba3386b596932f,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:45:32 +1100, , armv8 add function isfpuenabled,,
1640,a07de033d684bb2755fd3f28cb3230ae8323fbe5,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:33:15 +1100, , armv8 add core,,
1641,6b9238a7be30bdb6540b6ef723e873414e7c53cd,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:29:14 +1100, , armv8 add disablefpuel0 function disables fpu access el0,,
1642,e36e9cea589bc5086905e4db31a8f3ae57574bc3,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:27:16 +1100, , armv8 add enablefpuel01 function enables fpu access el0 el1,,
1643,b6f5329faa62f91d1de1e8c91567d562af73b88d,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-28 10:17:00 +1100, , armv8 hyp add el2 fpu function enabletrapfpu enable trapping fpu related instruction el2 disabletrapfpu disable trapping fpu instruction el2,,
1644,5cf1d386d2d4a6c046e85bedd804df60105d710a,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-04-03 13:07:21 +1000, , armv8 fix style,,
1645,b95eb21782243b4610d5f2ff35749f044db2d9a1,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 14:46:55 +1100, , armv8 tx1 expose device user mode,,
1646,fa0d3823e33333822ecaef05b57961d09df4422b,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 14:45:15 +1100, , armv8 tx1 fix typo,,
1647,a5a118458c5c9bed802cc0bc052d90ddaeaaa921,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 14:44:12 +1100, , armv8 tx1 handle interrupt,,
1648,6bfc46311c084c030c5932386fabd5ac5fc18e45,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 14:05:45 +1100, , libsel4 armv8 add sel4_arm_vcpu aarch64,,
1649,d6ea386129d17e3e7335b3b200904686f4253f88,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 14:03:05 +1100, , armv8 hyp add cap_vcpu_cap objecttype.c,,
1650,d8d006fab9528234d20f06e5b5b2c052d7b4a5b1,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 13:33:27 +1100, , armv8 hyp add armhscurvcpu armhsvcpuactive,,
1651,2a7076177fd4332b62fca12e7fd16e5dcda72dba,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 11:23:02 +1100, , armv8 use array regs vcpu aarch64,,
1652,0b71b332c160577a4e27b8023be690dde7cc2c4c,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 11:21:32 +1100, , armv8 add vcpu_ptr vcpu_ref,,
1653,942b1bd2a9c847d44e4148ef34b75ec34c1a0364,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 11:20:47 +1100, , armv8 add vcpu_size_bits el2,,
1654,e289a0526c9e67e7226daaa22ad1b70b0df8739f,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 11:19:56 +1100, , armv8 add tcbvcpu el2 arch_tcb,,
1655,0ab42919ddf94cd13ffc9f2305d83594a0ae5195,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 10:59:58 +1100, , libsel4 armv8 add sel4_vcpureg el2,,
1656,a4fef8f4d9cbf26b68d61cff043a4d6f42dec628,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 10:57:18 +1100, , libsel4 armv8 add vcpufault_msg,,
1657,28cc72e9729b931e412c7247613a726462421702,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 10:54:30 +1100, , libsel4 armv8 add sel4_vcpubits,,
1658,544c73b4cbab74284ec74f0c9f79cf8f367eadac,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 10:40:42 +1100, , armv8 handle spsr_el1 vms,,
1659,7246586310ca51bbc801c6d6e8d8224ae8844edc,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-27 10:27:59 +1100, , armv8 define pptr_top el2,,
1660,6ae2ad9e21a50c7b240edf7f61cd66b45699d5ca,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-22 15:20:26 +1100, , armv8 add hvc64 vcpu fault handler el2,,
1661,4a67506cd3b539f554639ce340892342d7d7e865,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 14:09:05 +1100, , armv8 add el2 support kernel exit code,,
1662,89a033501806603a299c950de62cec492c1ffb53,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 17:34:21 +1100, , armv8 load kernel stack halt may call printf set kernel stack,,
1663,94255c728c2498f46675da65fec070ae78bacd4e,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 17:33:38 +1100, , armv8 load kernel stack cur_el_sync halt may call printf set kernel stack,,
1664,5a01e5b27539c814d2b2a1db8470ddf533c4ebd0,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 17:08:34 +1100, , armv8 add elr esr spsr tpidr el2,,
1665,d624bb2c8b2a352676b70b2ec7fb3717ea400ee6,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 17:06:36 +1100, , armv8 generalise label name el1,,
1666,c2b5d4ad91992f42997412e69a5a45b0a4676535,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 16:55:08 +1100, , armv8 introduce elr esr spsr tpidr el1,,
1667,a47d4b875948d4ecf246e3c3d43bec5e06f77b20,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 16:48:27 +1100, , armv8 generalise esr shift constant,,
1668,a7a6d9e229524725dd3d01c9e46b4fe35d851c38,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-27 13:42:09 +1100, , x86 increase tcb size large xsave region,,
1669,b942a5044119ed75ad8f607618ca069a0d3f0aa9,ruce Mitchener <bruce.mitchener@gmail.com>, 2018-03-26 15:48:38 +0700, , fix trivial comment typo,,
1670,cc9ccb497b37f473a8ea0f5e1f89565e39a85c23,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-27 10:25:07 +1100, , arm correct tcb size multicore,,
1671,6e7f334f8308699aa8179878edeb33fe9889b896,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-03-25 07:54:45 +1100, , update doi link readme.md previously doi link one old version update link link latest version automatically,,
1672,f5d0b93ccf7cf5461db4809d136392a5c0a6835f,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-26 14:38:46 +1100, , arm correct tcb size using fpu virtualisation,,
1673,54dd13800522635531d0a10d4529bb33ba847961,erwin Klein <gerwin.klein@data61.csiro.au>, 2018-03-22 13:40:25 +1100, , make tcb offset parametric verification annotation,,
1674,bdbe4866ce901542cd41aa6ac6274b31aecc677c,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 00:22:49 +1100, , armv8 libsel4 add vgicmaintenance vcpufault,,
1675,a5e683b70fad8f4bed8f7a308a72857dfe89020e,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 00:09:01 +1100, , armv8 extend attrindx bit stage,,
1676,894f3b9d9441c3bad386c50b709e76540b2a91db,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-23 00:02:25 +1100, , armv8 add virq type,,
1677,ba0da28e30624d8445957c8a5adbe9b13ff08f74,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-22 23:57:19 +1100, , armv8 add vgicmaintenance vcpufault,,
1678,5a8b96000cb8637e0536d5b49f88810e4988be21,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-22 23:41:45 +1100, , armv8 add vcpu_cap,,
1679,e7c2c8b1a1d8c14c9c5ab47e7328b8c8d6ebb3c1,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-15 16:15:11 +1100, , armv8 el2 bit base without sign extension,,
1680,91e44d38358a7a02b6bb5730567a06431795d609,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-23 16:26:03 +1100, , cmake correctly disable fpu usage aarch64 aarch64 different flag preventing usage fpu register,,
1681,6081ecef9e5e58d2f1cc060403f61b8f0deb6bee,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-23 16:25:27 +1100, , cmake pas marm aarch32 marm flag present aarch64 toolchains,,
1682,87d4f7bf319acee53b9f633bfbff1882ac84acdb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:07:00 +1100, , arm inform user using supported fpu provides potentially useful information user alert configured kernel without fpu support fact running system usable fpu,,
1683,e0281bbccb34c04f6d1cae07803ec435bf156291,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:05:10 +1100, , arm make always visible compilation function dependency visible without fpu enabled visible allow using provide better information user config_have_fpu disabled,,
1684,caf86a4b65622721ad60db03ffa024f9d30a3ee8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:04:29 +1100, , cmake convience argument arm hardware floating point toolchain,,
1685,c42f338133faf114df34eee7fcff7a577d3c8a74,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:03:39 +1100, , cmake explicitly set arm thumb compilation toolchains default thumb compilation reason,,
1686,066c736f056ff0950bc37dfa53ebc7c15361ff9a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:03:20 +1100, , cmake fix typo,,
1687,5bb06b08ce2f37208cd1a6aa74adda611b29586b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:03:02 +1100, , cmake set correct fpu variable,,
1688,bce62b4e431e595330052f6ef9e32981d75aa19f,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 14:57:20 +1100, , check tcb object larger necessary,,
1689,a2a2d9b937cbbb6bbe3c7dc1c572700af969f35b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-21 16:35:05 +1100, , define tcb_t half tcb object size tcb object two object inside cnode object actual tcb object simplicity verification would like tcb_t portion object also size aligned instead offset size cnode,,
1690,f12d6fdc98a8162aaba53cefed3f8dfe48901bad,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-21 16:57:12 +1100, , increase sel4_tcbbits ready alignment increase alignment tcb_t portion tcb object going increased cause total tcb size overflow case update definition sel4_tcbbits tcbs large enough alignment change,,
1691,f5abc87894101aaf2a1cafa434b43f5e70c420e0,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-21 10:53:29 +1100, , rename tcb_size_bits definition used size cnode portion tcb object tcb_t portion provides much confusing name,,
1692,315562d35c56fdab9671f92d67abb1d7e711c2e4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-03-22 13:08:05 +1100, , tx1 error smp cpu utilisation tracking tx1 multiple interrupt pmu one per core currently implemented tracked selfour 1252. work core,,
1693,f6ff7806dd9b88f780436b6e9bf698f01712a5c6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-03-22 13:04:02 +1100, , define kernel_pmu_irq tx1 hikey,,
1694,f656fb852b62974bccf8c7e45611fb596daa8284,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-22 11:26:58 +1100, , x86 check asid instead mapping type simpler check verification,,
1695,764b19dc43ffb7e24f8af8ac494ae1c82ad2e59b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-21 17:09:55 +1100, , cmake avoid circular dependency prune generation fix case modifying certain kernel file would cause subsequent ninja invocation complain circular dependency due prune generation seeing include directory suppose,,
1696,95a300fe5094687157652256f2692086c63b9ac1,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-20 12:14:16 +1100, , x86 guard call unmappage strictly necessary unmappage immediately return failing look asid make verification easier,,
1697,30738188dbd41016713d03cd5c3f20f5098c36f4,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-14 12:11:10 +1100, , x86 modeunmappage return whether tlb need invalidation whilst always correct invalidate tlb even page unampped provides small optimization make modeunmappage behaviour mirror general arch behaviour,,
1698,1157c708fae8eb745bbd9021f3014de449de84db,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 15:46:03 +1100, , arm remove duplicate extern declaration,,
1699,59d9bd78b4697e5ca8324ffddf55e28abad213de,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-14 12:24:47 +1100, , armv8 check tcr_el2 configuration init_cpu,,
1700,f001f7b22e27f3dccaf03b69542855b3bf024503,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-14 12:17:23 +1100, , armv8 add checktcr_el2 function,,
1701,cd4854f4def753d96512243902e84d9b58e12468,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-21 22:34:49 +1100, , armv8 get cpu index tpidr_el2 smp hyp,,
1702,ca09489f17fed4c7c10b32ac397f56cc6f2992d6,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-13 11:44:45 +1100, , armv8 store stack core tpidr_el2 el2,,
1703,56b03faeb6384ac26c2b86d2361636cf068ebe10,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:57:47 +1100, , armv8 add address translation helper function,,
1704,bef8a955c1b26373f8d78545e9be846155fdd406,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:51:32 +1100, , armv8 get esr far according current,,
1705,abe01d34f9fa0e092ed6ae13b4aa9df11193c56f,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:34:16 +1100, , armv8 invalidate local tlb according,,
1706,33bc152dc72f835f47ad8c343e6661948f594282,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:31:03 +1100, , armv8 add function invalidate tlb entry,,
1707,d4770d4d447ed9edba789700163ad19fd4129063,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:25:04 +1100, , armv8 set vector table according current,,
1708,a0a306fc83f8c8ce4451737b7ae195377cdc6fa9,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:22:30 +1100, , armv8 add getvttbr read vttbr_el2,,
1709,3ce9b942393dbc3cc79b6edec7f7fc8578f3c791,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 13:13:09 +1100, , armv8 use vttbr_el2 user vspaceroot el2,,
1710,d5e763e0283d4a4b802e00f82c5f5f56d18f0902,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-14 12:12:31 +1100, , armv8 use ttbr0_el2 kernel vspaceroot el2,,
1711,f1849ef8788c36bfc85c94aed392d69311c1dc87,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-07 12:12:01 +1100, , armv8 add el2 support writetpidrprw function,,
1712,60aac65c997f61d3a83c11939775d83829a9953c,ebastian Holzapfel <seb.holzapfel@data61.csiro.au>, 2018-03-06 12:49:09 +1100, , arm force compilation idle thread fix problem smp build arm visible kernel data abort whenever idle thread executes idle thread receives stack pointer fine wfi call inlined stack operation idle_thread optimized stack operation remain wfi inlined resulting stack access idle thread cause data abort forcing behaviour deemed simplest solution giving idle thread stack would larger verification ramification fairly uncommon use case,,
1713,94f22865f3f149de09619b40859511f2511ab439,onas Claeson <jonas.cl@protonmail.com>, 2018-03-12 12:29:49 +0100, , add thread name debug info sysdebughalt,,
1714,050f38840075d628dfdc94f5a5792262c36bfdfb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-03-06 16:06:53 +1100, , x64 explicitly copy tlbbitmap_pptr pptr_user_top neccessarily start kernel mapping could well start kernel result prevent copying known empty entry copying actual kernel bottom tlbbitmap_pptr,,
1715,396cfaac0e4626126e6722c612e8069c4be5e263,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 16:05:48 +1100, , armv8 tx1 map gic vcpu control interface el2,,
1716,c1bf4fe4325792ead2ed2a6b510a8750cc53852a,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 15:58:37 +1100, , armv8 tx1 introduce kdev_pptr kdev_pptr defined el1 el2 differently base kernel device virtual address,,
1717,28014895dd5d1b9abf82e310c19464ede9d98f61,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 15:42:36 +1100, , armv8 tx1 define kernelbase user_top el2,,
1718,151506c7bbfec5f2de33ffe0cdaf3835457024b0,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 15:35:03 +1100, , armv8 tx1 increase physical memory size tx1,,
1719,5d3154da809387c7317f0eb39191f2e8666cdd86,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 15:30:11 +1100, , armv8 tx1 fix typo change,,
1720,2337827e3a6a4b6658c8920474bc48b63f29bc14,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 15:09:46 +1100, , arm tx1 add device physical address tx1,,
1721,81aed11952373c632a46eca8995222c2333d036a,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-03-05 14:40:10 +1100, , armv8 add el2,,
1722,ff34f8895a143e6bc6ea4714efb29444ac0ca236,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-21 18:47:03 +1100, , armv8 add sctlr el1 stack alignment check field,,
1723,d46d4be043c97a9f8728c24b6a269e9424ffca23,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-22 00:17:17 +1100, , armv8 define cnt_tval cnt_ctl el2,,
1724,7ce75bb2ae10e929fe50f9e0b263505d06f81566,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-21 15:18:05 +1100, , arm tx1 define irqs used el2,,
1725,152d732db95dd95150ad46e22df66896a4c0f124,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-07 16:16:46 +1100, , aarch64 init sctlr_eln use sp_eln kernel running el2 need initialise sctlr_el2 also ensure sp_el1 sp_el2 used kernel stack pointer based current running,,
1726,d3902fa6df500a800eb3f69295256a9e62aa1822,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-02-27 13:32:01 +1100, , trivial fix error msg,,
1727,0da9ff1b67e7232ced68f4c60e86ccdef5215f80,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-02-07 14:54:30 +1100, , aarch64 correct cpuid_mask,,
1728,33398f2191791be94bc406f1f948f0234b98c8b7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-01-25 09:14:33 +1100, , selfour 331 add allows prio mcp set one system call,,
1729,46ddf1ab6bbf86f823c971ca582dcf036cfd85ef,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-02-22 10:55:05 +1100, , change prio mcp sel4_word uint8_t although sel4_maxprio doe fit bit making argument bit saving anything,,
1730,05b83acd95780bc2bc71a1e8ac38918bf4b97516,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-12-15 15:50:16 +1100, , selfour 1016 require auth cap set prio mcp fix confused deputy problem setting priority mcps,,
1731,ce2efb33c806105795badef471a074af32bd2226,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-19 16:00:02 +1100, , remove archinfo bootinfo extended bootinfo providing flexible extensible form archinfo member retired,,
1732,7887cb24829a12cfb2987e34fb14b2a7347433b2,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-19 14:56:19 +1100, , x86 store tsc frequency extended bootinfo header,,
1733,9a10cfac3d789cbc311377ee5da3a59fbdc7b329,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-19 14:56:01 +1100, , x86 define tsc frequency bootinfo header,,
1734,b195de740c21d68079563e447c2a7103f18a87d7,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-19 14:55:50 +1100, , x86 calculate tsc frequency earlier boot move tsc_init earlier boot stage stashing frequency temporary variable moving tsc_init earlier allow use value part boot code,,
1735,d4d1613f6c0a47054fec46ceb6840473ddb57ddb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-05 17:09:50 +1100, , arch abstract postcapdeletion allows architecture define operation post deletion capability arch_ variant could extended mode_ desired future need necessary,,
1736,2cfff40d9def285b2d53d2e6985b984e6783e170,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-05 17:06:27 +1100, , allow return cleanup information change return type finalisecap allows arch mode specific function define cleanup information capability necessary like generic capability finalisecap,,
1737,d258cb31075f3e8e99a4ad8cd3fb8d48fc062c94,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-05 17:00:10 +1100, , generic postcapdeleted definition move explicit call emptyslot new postcapdeleted function generic function call capability deleted currently deletedcap implementes irq case,,
1738,d8ae122cc8797cc602d6f78ec834548e28d7746b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-05 16:56:29 +1100, , generalise finalisecap irqs change finalisecap return generic definition cleanup information need done instead encoding irq number post deletion information encoded cap_t due capability type already union possible information aside providing properly generic mechanism motivation support similar cleanup phase port future,,
1739,ccac858da861bb03661a39b50541712e48684872,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:33:42 +1100, , cmake remove gencppcommand helper ugly written simply used cppfile helper,,
1740,4a30b46dbb6eca3dc60854456b8c6fa0b36600d7,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:36:58 +1100, , cmake link flag directly introduces macro adding immediately compile option exe linker flag able directly call compilation happening cmake need construct duplicate argument list manually applying asm flag,,
1741,9b86333df6cf7919d78424ffa3fc68cc3e1ef13f,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:35:26 +1100, , cmake string append possible,,
1742,3f506c89eaae75c5b3444b2ec15b3135b08c6974,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:01:12 +1100, , cmake remove unused macro,,
1743,68da26ac92139313202a90ffd34f4d561b3a554e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 16:03:59 +1100, , cmake directly use since compilation handled cmake addheader wrapper adding include directory directly asm flag flag longer needed use regular source relative,,
1744,11b6b78d04add5562ecb9e07e59cd174a9c647a6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:33:01 +1100, , cmake remove unused using cppfile need pulling includes rom given instead,,
1745,a214cbb418afe75ba2271546fde2d6dca4ca0c66,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:15:15 +1100, , cmake refactor file kernel compilation using cppfile changing source file property cppfile robuse verision gencppcommand allows drop cmake directly perform compilation changing language source file cppfile allows pas file name gcc gcc already know preprocess remove need custom compilation step due external tool depending kernel_all_pp.c output still need provide ,,
1746,f685dc0717b8e4c63c9bf31e067c2830728fd6ec,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:15:01 +1100, , cmake cppfile bitfield generation cppfile robuse verision gencppcommand allows drop cmake directly perform compilatio,,
1747,ea35fa5209dd19515ff9a074b2649676cf888b52,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:14:47 +1100, , cmake cppfile pruner generation cppfile robuse verision gencppcommand allows drop cmake directly perform compilation,,
1748,f9e11037c0010f5c9d18e121d33025ac883ffe37,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 15:32:52 +1100, , cmake provide configuration includes directly make directory directly available compilation happens without needing provide additional target link directory first step removing variable,,
1749,daf619fa44ebc917c62abb91214a77947a94936b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:54:18 +1100, , cmake refactor dependency tracking generated file target change perofrm two refactors separate notion target file instead single list  group target providing new target instead list whilst verbose moment separation target file needed refactor change generation target,,
1750,c77e3b52a12ced70d94253f22d721a8696143e08,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:43:39 +1100, , cmake kernel_all.c doe depend upon generation meant dependency needed directly using cmake_c_flags variable using dependency redundant,,
1751,c499f7004bababdd36d318c745262fd41199939a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:58:59 +1100, , cmake custom linker script kernel target property whilst kernel currently thing get linked whilst change functionally bit neater,,
1752,40ce1b11f116ff08dea68f46fc686d22f9310cbf,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:36:08 +1100, , libsel4 remove unused extra_cflags unused due usage cppfile allows use includes via,,
1753,08b29f30f0feab401cadb89ca1d6237498de48e8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:35:49 +1100, , libsel4 replace gencppcommand cppfile cppfile much robust version gencpp command drop extra_cflags cppfile command regular cmake compilation use include directory added includes directory extra_cflags,,
1754,596d4c62394f11e291c5f2a543ad7e9a5c4ed46a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:35:36 +1100, , libsel4 provide includes directly make directory directly available compilation happens without needing provide additional target link directory first step removing extra_cflags variable,,
1755,a19a2b3b8d99e7f8360b72294d2cf84101a17e2c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:32:59 +1100, , cmake cppfile new helper pre processing file new version gencppcommand object library intermediate get cmake arbitrary compilation adding flag result doe need linkable advantage gencppcommand version need trying manually invoke gcc correct argument list,,
1756,118a7869f46037ecdec0f5c2c04c273ffe715cfd,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-15 14:30:26 +1100, , cmake function macro helper would operate expected output input defined variable making function explicitly writing parent_scope fix also make code simpler,,
1757,a2ba49a8f1259772f7e594ad2be580f2abba13e7,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2018-02-21 17:44:52 +1100, , x64 fix typo cmake config,,
1758,e369263e40e393e7eb3a12e7feeada62fac865f8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-02-16 14:46:07 +1100, , output core,,
1759,9f3fc38c84c9e9fd9e352f7b52a0b13ad61943a4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-02-16 14:40:50 +1100, , assign correct affinity idle thread,,
1760,4812ddf440c5df8ac8fde8184446dc859ac70b4c,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-12-15 11:55:34 +1100, , selfour 711 add eth cpsw address am335x platform,,
1761,3d6f4f9bb7bfe42628dfa555601401fa4efcdf2d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-09 16:18:20 +1100, , x86 disable ibrs support actually exists disabling ibrs done ibrs present present generates fault,,
1762,8e7f9fbbab7b7db9d458046237b3cd23718c1979,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-02-08 15:13:11 +1100, , manual correction name zynq board,,
1763,e2c7814017c42c84654696f7d243c56bcc0ec634,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-02-08 14:11:59 +1100, , clarify odroid machine,,
1764,6062e0dac14c1e86b83272ce5d20f29c97d53f7e,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-02-07 15:19:02 +1100, , camkes 637 manual hardware debug api document supported platform platform sel4test able successfully execute breakpoint test,,
1765,011d4528ba57316c275d0c09f42b1f53ec892d02,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-07 11:54:36 +1100, , x86 declare node_info visible node_info referenced linker script must declare externally visible prevent compiling eliding,,
1766,4b8a3e24d2dcf04619d4c54cc62a8d093a6c8b2d,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-07 11:15:18 +1100, , config reset option default enabled change make value take intuitive expected default gradually configuring kernel either programatically graphic interface,,
1767,2d30d51b8643c177e4a111cd42cd9d70bdd688e0,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-07 10:30:00 +1100, , x86 ifdef skim window logic vcpus abstraction referenced defined ia32 due ia32 supporting skim window yet fails compile,,
1768,bae90533d97e18747e2b439edd92801a97a10c5e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-02-06 15:46:19 +1100, , x86 fix flush rsb previous assembly syntactically wrong managed somehow get tested originally,,
1769,a82b066c365c203a77d23b2ddaf490f5ee0e59af,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-02-06 17:17:13 +1100, , libsel4 correct type typo syscalls.h,,
1770,c8f8f20217804cee009da20111f19af18b903667,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-02-05 13:57:09 +1100, , cmake add imx7 configuration configuration ported kbuild config new,,
1771,2bb691d46dcaf02086f70078588b76010ea9b494,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-02-05 13:56:03 +1100, , cmake add cortex config option,,
1772,7624a81025a141ccfb81dd3bc3b2e79142dafc35,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-02-05 13:54:44 +1100, , autoconf update imx7 kernel build configs setting correctly updated imx7 file copied imx6 config,,
1773,5e73f25c5f826ac0a5d972bd054934bc48c415b3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-02-02 14:10:23 +1100, , x86 fixup kconfig option reason max_num_nodes parse valid expr max_num_nodes doe doe max_num_nodes change also specifies bool type  suppress warning,,
1774,b1e799a447485bdfff587e031707358bcbd70c0b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 16:08:55 +1100, , x86 config option rsb flush context switch option enabled prevent user performing spectre like attack another user polluting rsb,,
1775,2423c62015354d9a7281ea9aa03147ff9c7ebaa7,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 15:45:12 +1100, , x86 config option branch prediction barrier context switch option enabled prevent user performing spectre like attack another user polluting indirect branch predictor,,
1776,f0594ac917f03c1246b00d8182fcd33f82367c0b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 15:44:44 +1100, , x86 implement ibrs based spectre mitigation provides ability enable ibrs hardware spectre mitigation strategy well completes software mitigation disabling jump table compilation hardware mitigation largely provided completeness hope eventually become expensive moment reason turn beyond stibp running multicore,,
1777,be45880054670975566cc8f0867c793d6a81ee99,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 15:45:03 +1100, , x86 prevent rsb based speculation vmexit guest due ability run virtual address kernel may left return value rsb could cause uncontrolled speculation spectre like attack scenario without ibrs need flush rsb guard ,,
1778,3900515c459a0c6414c43cd2f132e4fd362e8a5e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 15:40:06 +1100, , x86 helper using speculation msrs,,
1779,fe1302cb65a705cc150de16296022cb546c083fe,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 15:39:15 +1100, , x86 define msrs speculation control msrs provide access ibrs feature ibpb command,,
1780,caf456ddcafe4e4617b6ce0298c8bfe735cb68ef,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-29 15:39:52 +1100, , x86 helper flushing rsb,,
1781,64d51a500f3e79d28879f3802dc2da54b9b06530,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2018-02-01 23:10:42 +1100, , x64 compare frame device flag,,
1782,bbd85aefdbb5ee905e0fb35382f96aeee9c28c92,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2018-01-15 10:13:04 +1100, , x64 add missing pdpt case,,
1783,33192cd8ae1cacd5d0c346d74f53213e2658ba52,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-02-01 15:11:43 +1100, , cmake config_choice save option cache var make possible enumerate config option instead valid one saved string property,,
1784,8fdcc1d91ba7ee1470897ffbbbe9b3eaa87677e3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-01-30 13:48:49 +1100, , tk1 rename platform name jetson tk1 jetson ambiguous tx1 also jetson board name left supported jetson tk1,,
1785,1936323e480ab84d5eb14b91a52d68e577e1a00c,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-01-24 10:26:33 +1100, , armv8 add smp support aarch64 use node_state access per core kernel data allocate kernel stack src arch arm head.s use tpidr_el1 contain kernel stack pointer well logical core kernel stack must kib aligned lowest bit tpidr_el1 logical core define ld_ex st_ex op_width ldxr stxr  add,,
1786,f92af27aec3ebc27fd37ef463c617b0f03758a52,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-01-24 10:18:02 +1100, , arm add ld_ex st_ex op_width macro arm macro used function replaced ldrex strex null,,
1787,273c5cabb8335de3019be2de89fab50fce08d3d5,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-01-18 13:43:10 +1100, , armv8 change kerneldataabort change type specifier used printf function kerneldataabort aarch64 bit data,,
1788,13343815e3fbbc8e3bf179f66ec25be605f68d23,anyan Shen <yanyan.shen@data61.csiro.au>, 2018-01-18 13:24:46 +1100, , armv8 add macro aarch64,,
1789,a0ec03582896c926a1f93ce6740f5f1300ac74f9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 14:46:39 +1100, , selfour 707 always reschedule setpriority fix bug highest prio thread would scheduled immediately setpriority always rescheduling setpriority target runnable basic fix verification,,
1790,d928d566669a0aa1769b1279ccffc5d634024db7,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-18 10:13:34 +1100, , x86 enable smep smap possible user access execution happen supervisor mode generating fault aid debugging cost smep need enabled part mitigating spectre,,
1791,353e2aa38db473b2e37f39b991333968bcda20b3,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-18 10:13:24 +1100, , x86 define cr4 smep smap bit,,
1792,06671703cc3edaa5a249492d6273f4ce143d3ab8,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-18 10:12:59 +1100, , x86 cpuid feature flag definition define ebx result register extended feature flag cpuid,,
1793,f26853b9a423806d6213e3ed497659701bb354c2,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-18 09:55:47 +1100, , x86 supervisor write protection prevents kernel writing read memory happen catching attempt aid debugging cost nothing neabled,,
1794,69a20e2ca6b918acf3b049766b64f4dbac8c85c3,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-17 16:52:10 +1100, , document x86 meltdown change,,
1795,374da850af2f259fde7463687e4afeb0f64002ba,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2018-01-17 05:56:38 +0000, , style_fix,,
1796,7f33209a5464d23b35ccd9a120b6024c9518fa45,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-17 16:42:10 +1100, , move change correct section dangerous msr interface 8.0.0 release listed upcoming release section,,
1797,29695d26367259ad646a278fd8e574e90ea70f29,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-08 11:17:30 +1100, , x64 skim window mitigate meltdown cve 2017 5754 x86 introduces kernel option enabled reduces kernel window user address space static kernel image microstate skim instead full kernel address space isolates important kernel data user preventing meltdown style attack able violate secrecy kernel text read data i.e anything static boot secret allowed skim window potentially read user additionally switch actual kernel address space small amount state need also skim window implementation x86 although design applicable ia32,,
1798,4a22471a62b96b1e7d8da0abd1c705637a3e978a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-17 16:31:37 +1100, , x86 msr cpuid flag add definition msr well cpuid leaf contains feature flag existance,,
1799,ed37e31d5debb6b03205b6e2ad184750fbb93d46,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-08 10:28:33 +1100, , x64 invalid asid single asm block performs double address space switch invalidate asid using single hand written asm block instead setcurrentcr3 purpose ensure requirement temporary address space switch kernel code still mapped location ensure old cr3 value register ensure unlike calling getcurrentcr3 stack temporary memory required,,
1800,03dfde528f2b4220cdab13b310c091af8b9e1a66,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-08 10:12:35 +1100, , x64 use already defined define already provides abstraction name variable contains global mapping remove need assume kernelpml4 global one,,
1801,43b4c5512b9769d995988c01163485c2d33fd75b,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-06 19:18:20 +1100, , x86 separate definition kernel vspace root introduces separate definition vspace root kernel run distinct global vspace root allows potential future distinction global root copied user address space address space kernel run,,
1802,6d1c8883e2718b8c8619031c0ab88764abe32181,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-06 13:10:42 +1100, , x64 rename global paging structure kernel currently kernel address space paging structure used global one commit renames paging structure global kernel reflect allows separate global structure introduced future,,
1803,96842a2ca7543dc7613f9ef8a1e10cf1720e81ea,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-06 14:41:16 +1100, , x64 pcids enabled forbid cr3 value pcids enabled low bit cr3 ignored bit control memory typing translation prevent setting random value leave low bit cr3 using pcids new makecr3 wrapper defined used instead cr3_new based either fill pcid required,,
1804,4edbbbd4ed8000002209ed2f67c3f69fd1396ca9,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-04 15:38:34 +1100, , x64 separate notion current vspace root current user vspace root introduces function specifically manipulating user vspace root either abstract root specific cr3 value way separated current vspace root currently one separation allows kernel translation hence active vspace root different currently active user,,
1805,63198a7f100e9888f75f019472b7896bcce86424,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-09 11:18:28 +1100, , x64 align pad node_info node_info per core data structure always padded aligned cache line ensure false sharing cache line,,
1806,3a7fdde8b21d6132e9c4381759385c3a88cabfe4,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-06 14:41:08 +1100, , x86 define per node arch global state global state context state datastructures need available time user kernel mode hardware correct operation purpose creating separate per node structure option treating specially future per node state,,
1807,a9dc424aa2416b2f92b06a6bf36d26c64afb4923,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-05 18:49:26 +1100, , x64 remove irq stack per core data structure irq stack represents state need available context user code running kernel code running separating definition mode state provides option future treating differently,,
1808,eec02fd22317affff0bf7b184d573827e314df51,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-16 16:53:45 +1100, , x86 dangerous read write msr interface provides syscall interface reading writing arbitrary msr value introduced alternative debugrun main purpose debug run modifying performance monitoring event via read write msr,,
1809,425ceb9cb3f3c33b9714686bea3e99a9e2ad5ff1,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-01-17 15:31:40 +1100, , update version file 8.0.0 dev,,
1810,396315f3bfb2592e2fe61eaaeee916b626f26e68,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-01-17 11:19:39 +1100, , release 8.0.0 update version file update release note,,
1811,4857dcb0000723f5c7627c0bd0df3da3990c5947,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-16 14:49:00 +1100, , x86 separate header tlb bitmap definition separate header allows included platform hardware definition without causing circular include,,
1812,539edb5d991f99164ddf8e36075807fe6c23955c,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2018-01-16 14:27:17 +1100, , cmake i.mx7 correct typo,,
1813,d40e361c12bba0cc1787fe7b406c2f9019c27ccb,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-16 11:46:22 +1100, , x86 document pmc export change,,
1814,84428fbadff6f78134b9f0c8b71a91cfd5b5c937,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-01-12 16:32:51 +1100, , aarch64 hide capdl function behind config guard allow compilation using cmake build system building without debug setting old build system file excluded source whereas cmake still include,,
1815,7a6f92c013316217fa280dcbe6b60547ef3a1d44,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2018-01-12 16:19:46 +1100, , cmake add missing zynq kernelarmmach config used refer shared source config zynq platform,,
1816,bd7404ede99e216ac6275d197a69fef23720eb41,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-15 15:55:30 +1100, , arm cortex export pmu cortex different pmu rest armv7 exported user level way,,
1817,b851560cf7eb72dbf93a8211fc8751c4eb390b4e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-16 11:26:59 +1100, , x64 restrict user non sign extended vaddr simplifies kernel preventing need validate address canonical return syscalls interrupt,,
1818,abe99d3ace63800009301db9a31e9477ea8143c4,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-15 14:52:34 +1100, , x86 export pmc user provides option kernel init enables user reading performance monitoring counter step towards removing dependence sel4_debugrun user level benchmarking profiling,,
1819,157d8577ccc6a4b8244472fc2221646add71830a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-15 14:55:53 +1100, , x86 cr4_pce bit definition,,
1820,4e620499c8485f9c5b9a56eadf1400dd25166328,nna Lyons <Anna.Lyons@data61.csiro.au>, 2018-01-15 14:16:47 +1100, , minor fix syscall.xml update comment reflect behaviour condition ifdef name remove redundant xml,,
1821,e0d76080d34605cedea4f6156b8a3215d630754b,oel Beeren <joel.beeren@data61.csiro.au>, 2018-01-11 16:25:34 +1100, , x86 declare pagebits word_t lookupipcbuffer avoids implicit cast word_t return value pagebitsforsize original unsigned int ease verification,,
1822,0064f92aed858814a43f15ba55a58eeea95dd7ed,oel Beeren <joel.beeren@data61.csiro.au>, 2018-01-11 11:55:35 +1100, , x86 declare halt dont_translate verification,,
1823,7b84316d5cc85118413a29fdfc68d9c4fc4db40c,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-10 15:59:53 +1100, , avoid loop debug tcb list assigning tcbdebugnext assigning ksdebugtcbs result first item appended list self next self resulting loop changing order assignment fix,,
1824,61f8f4d033903812c319ca966835d24ff0fa303a,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-10 15:57:21 +1100, , avoid repeatedly appending idle thread debug list node call init_core_state relied upon append idle thread every core enqueue core idle thread correct result attempting enqueue thread,,
1825,fa9de32c85e3257a541e97e90e0fe8923d0224c6,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-10 11:15:47 +1100, , aarch64 validate ipc buffer device frame redundant required verification throug,,
1826,1ed63eebe364e1075d9e7b0c8e410f7fca1d805e,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-10 11:14:00 +1100, , x86 validate ipc buffer device frame redundant required verification,,
1827,c8eb525782747b832037bdf7fa92e06237dde273,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-08 17:18:33 +1100, , pc99 make hardware.h usable assembly rearranges hardware.h make use ul_const macro header included assmebly file definition,,
1828,5247240a092dfac171bbb6a6724034d5dff9c364,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-08 17:16:39 +1100, , implement ul_const macro assembly ul_const macro provides way declare constant may may suffix case assembly suffix error many assembler needed,,
1829,8d0b13c640148f2dea5b22afcf807a4432b1e150,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-08 17:16:20 +1100, , token pasting helper add utility macro creating new token token pasting,,
1830,d43b717ef161ac417b696ff2df91a18d0d57ad89,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-06 14:42:08 +1100, , move util.h utility macro useful beyond smp code,,
1831,3998787749adf7af64908ee292a81c72c45c2cba,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-06 18:52:50 +1100, , x86 correctly reset kernel stack nested interrupt previous code assumed kernel stack size aligned attempted reset stack pointer masking adding assumption kernel stack size aligned strictly true lead resetting kernel stack random memory corrupting solution used directly pas new value stack top,,
1832,570c1a65b02098719dea471060e5ef466ab8b0fd,drian Danis <Adrian.Danis@data61.csiro.au>, 2018-01-05 18:45:19 +1100, , compile time abstraction calling defines macro resolve constant absence smp call presence smp provides way use per core data structure without additional guard way nearly invisible verification,,
1833,fe955b5ba3ec3c619d3fde1762aa1d91c9bcb811,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2017-12-19 18:05:04 +1100, , improve generated bitfield proof bitfields requiring sign extension generated spec nicer work proof proof also support updated sign_extend specification l4v repository nicer property change also speed bitfield proof,,
1834,5fe431f6efa5fd1f11971e714bb640e312f42661,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2017-12-11 19:41:35 +1100, , fix max object size range error retype bit platform expression previously used correct current bit platform bit platform,,
1835,252e0a82a7886068be81ae6f5e425e7c19490dfe,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-12-20 16:13:37 +1100, , aarch64 declare base pointer size bit match x86 match change,,
1836,9f9578a7aed87e99e37045e9a8a19eb08c7ae129,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-12-20 16:11:04 +1100, , aarch64 restrict user_top virtual address without high bit restricting virtual address essentially address without bit set allows need check address passed user canonical address danger canonical bit set bit higher user_top permitted,,
1837,ee96314840fd8308b62b9985c94dc73a1c22d495,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-12-19 16:04:45 +1100, , x64 declare virtual address bit instead bit virtual address changed bit bit doe seem necessary commit doe enough detail justify change changed back bit commit far confusing result bitfield generated function switching bit determine sign extension instead bit match hardware description say done,,
1838,6d25d1e94a75dfe4bb0bb6a5d6c3d522d5d83dc6,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-12-19 13:45:40 +1100, , fix armv6 ccnt definition,,
1839,8639dbcaea2afe2370e86db08ffc78afb94ebcab,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-07 11:35:23 +1100, , abstractly declare thread register changed remove ifdef x86 generic code declaring generic mechanism used arch_ function,,
1840,8576758abf1990a4b280e9144f763248d9c2b4af,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-07 14:53:10 +1100, , define never valid tcb x64 result could valid tcb,,
1841,1d6b2399c88c5836e32de6eb24e44fb57719eed0,laudia Tu <claudia.tu@unsw.edu.au>, 2017-12-06 15:40:39 +1100, , fix typo cmake variable armv6 armv6,,
1842,0602690f283486ad207efa2387ecdf92e3a33a92,laudia Tu <claudia.tu@unsw.edu.au>, 2017-12-07 16:58:29 +1100, , rename arm toolchain flag aarch32,,
1843,9b009d975922e10152d629ec60e6342c287bda0d,laudia Tu <claudia.tu@unsw.edu.au>, 2017-12-07 16:58:09 +1100, , add toolchain flag aarch64,,
1844,43a818505dd77b7f8496d83d2c65d53a415436bc,laudia Tu <claudia.tu@unsw.edu.au>, 2017-12-06 15:39:54 +1100, , fix check kernelarmmach exynos,,
1845,3f862cbfe04212928cccc59f4efa2d27891dc177,esham Almatary <hesham.almatary@unsw.edu.au>, 2017-12-07 14:55:30 +1100, , fix guard printing instead debug definition arch guard printing debug,,
1846,a2d974f47f876bb71950ef3a7cb8f695fa4f7d80,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-12-01 05:58:39 +0000, , style_fix,,
1847,7441a843448b9fc3b7014fadbfc85819863a1efe,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-12-01 16:15:32 +1100, , x86 describe mbi2 framebuffer support change,,
1848,734320d717caeae553b09a5af6c6b2f5fe4ff3f1,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-11-20 11:42:02 +0100, , x86 add framebuffer info mbi2 via boot_info,,
1849,98996d1cfb46d1970935c0f905c623f29ca70bf9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-29 10:06:34 +1100, , attemptswitchto missed 8028066a652 attemptswitchto removed,,
1850,de610c22b61b653e7dfcdd12bd44d00844d35796,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-11-24 11:45:20 +1100, , x86 evaluate acpi rsdp multiboot information,,
1851,30910875a419ac51094cf6d2fb2c6d5ec8af5943,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-11-24 11:43:16 +1100, , pc99 check acpi rsdp,,
1852,a4a52c5dcb0556e45ac589aa9d2f2577f14bc526,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-11-20 11:36:53 +0100, , pc99 explicitly declare size different version acpi rsdp,,
1853,1fc281e751e738dee3ac469c4a809cd7c9529076,laudia Tu <claudia.tu@unsw.edu.au>, 2017-11-23 15:31:17 +1100, , add config_ syscall.c add missing include file,,
1854,cfe5ce6855bbb3131e0b025ca1a8795e4bcbc8c8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-28 11:37:07 +1100, , update release note latest change,,
1855,a32264bfb52a1f4509e852c90ff45d36d314667f,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-11-28 00:02:37 +0000, , style_fix,,
1856,cddc4e6ef565e8013c140445b70f3ba1ba0b7df2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 13:07:20 +1100, , inline resettimer platform arm generic timer platform remove resettimer indirection simply include generic_timer.h reduces boiler plate platform share timer driver simply include one header far timer code kernel motivates change,,
1857,31b8c158ba13c92eda58c473ada8a08a3eb4e075,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 13:06:30 +1100, , trivial add missing guard,,
1858,5ec0a36f86f57b8758cf7f8762596301fd76a493,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 12:17:05 +1100, , move arm generic timer inittimer file prepares inline resettimer definition generic_timer.h without creating mess circular includes,,
1859,7fd27836530b1efe16c3610d104529120ede4afe,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 12:08:36 +1100, , refactor mct.c mct.h hardware.c prepares inlinining generic timer header file reduce redundancy platform use since mct.c shared code generic timer could define resettimer function commit split logic definition used exynos4 exynos4 common definition mct.h unique code hardware.c,,
1860,c89b9828dbe1de9ca89a110223b5b9261189840f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 10:29:28 +1100, , make timer_clock_hz available timer.h arm kernel need value accessible common function,,
1861,42ba7ed8d145b3b77ec5af4a4a7aceb0896a2f64,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 10:12:07 +1100, , trivial remove excess whitespace,,
1862,91a82da3ec1c7a3e7970aaa905eab8fafb56b016,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 10:10:38 +1100, , refactor arm timer tick calculation remove lot redundancy define timer_clock_hz platform rather inconsistenly named variable inconsist unit use common calculation timer_reload,,
1863,6448524d72984a90b2a5f73d63057cddeafe6f1e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-16 10:07:29 +1100, , refactor memory mapped arm timer make consistent struct type global var typedef struct definition volatile separate struct typedef variable definition always cast pointer timer type,,
1864,de45ae145725994175b04978a1c8d3a870057ec4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-15 17:35:27 +1100, , move arm generic timer header platform use include code,,
1865,2f7d3bb9b05be6c7aecdf51abb14a95472b7e9c5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-15 16:39:40 +1100, , move definition inittimer arm specific inittimer doe exist x86,,
1866,1a408880f1e49bb77a83895f4a34585d2bd3dc15,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-15 09:52:13 +1100, , add timer.h arm platform,,
1867,7911d765ff9883c0574d69c5a65557ab70689248,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-15 17:36:02 +1100, , add missing include priv_timer,,
1868,8028066a6525c16b3adf26f034eff70b0f5bd3eb,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-24 15:23:32 +1100, , contains candidate thread instead target thread instead switching thread contained schedule instead decide candidate contained current thread potentially neither candidate deemed invalid current thread blocked consequence change longer meaningful distinction attemptswitchto case simply identify candidate may may picked schedule part distinction avoid switching possible performing notification handled prefering current thread candidate current thread blocked change largely semantic preserving overall exception non blocking synchronous sends acting like notification also preferring resume running current thread motivation change make much easier verification show correspondence fastpath change introduced previous commit slowpath scheduler,,
1869,3c8675b6bc101cc0d5230e3dfb97a2f85eff22be,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-24 15:21:18 +1100, , query scheduler fastpath increase fastpath case change fastpath check destination thread highest priority thread scheduler even lower priority calling thread,,
1870,780b13dad9ea48665dd02b878ea2641443113eb5,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-24 15:19:52 +1100, , provide ishighestprio helper,,
1871,d40868b933898d1b85785cc259f2cd01dbe087bd,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-24 15:15:53 +1100, , invert priority order scheduler bitmap provides better cache performance high priority thread,,
1872,a2409b98888304c0208dc8144591b810ff7e4959,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-24 15:11:33 +1100, , gethighestprio calculation wrapper move logic choosethread dedicated helper function,,
1873,c6e4cc3ea13071aecdafb261cc2a3287bfd69871,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-24 15:06:05 +1100, , correct bitmap size calculation put one place corrects calculation bitmap size correctly handle case requested num priority clean multiple wordbits,,
1874,252962c5bb2cad15d0385112028aad93a5f80e0d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-23 15:50:34 +1100, , aarch64 config_export_ pcnt_user vcnt_user implement configs export physical virtual generic timer count register use level brings inline armv8 aarch32 armv7,,
1875,8397feae4ad1734bbd3db6ab55c0aaed8ffe7617,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-23 15:49:43 +1100, , aarch64 implement cycle counter pmu add timestamp timestamp_t aarch64 implement,,
1876,e7534049134118fb0b26ab18696ef6e82e668ac2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-23 15:48:10 +1100, , provide general arm timestamp function use platform defines ccnt constant,,
1877,3017f9b72aab4061ef9ab9007e9d4c6e7d0adc42,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-23 15:41:13 +1100, , move timestamp_t definition types.h causing circular reference file defined hardware macro also used,,
1878,3d2ae69f9cb184c34b6b56d1365e57693e832db4,esham Almatary <heshamelmatary@gmail.com>, 2017-10-31 14:48:34 +1100, , arm smp implement atomic exchange taking sel4 ipi account,,
1879,d833f9a0c956866a3cb03647510d5e13650b49fd,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-23 11:53:47 +1100, , hikey disable doe work hikey due current state vspace implementation,,
1880,6707a74131da222114e66ab549a2fd6dd446b17c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-22 17:01:01 +1100, , x86 getstatusbits defined ia32 getstatusbits invocation implemented ia32 adding condition xml list prevents invocation list invocation x86_64 implementation,,
1881,49a26db19d03c1224719b3f79303cc9a21b937e0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-20 09:17:54 +1100, , combine common arm generic timer code previously aarch32 aarch64 duplicated common generic timer code unify include arch arm machine timer.h,,
1882,3de2b5cfe9700f17644924a7b702d3d4228fda0e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-20 09:14:30 +1100, , initialise gpt_cnt_tval squash compiler warning,,
1883,fff4f1b5802f06aeb551808d5cfd6393cb6d1950,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-20 09:13:39 +1100, , make timer_reload check bit compatable check check timer_reload fit wordsize use uintptr_max instead 0xffffffff check moved mode agnostic code,,
1884,cb814780159a5c4c6062251a59767e43c26f7342,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-17 14:58:29 +1100, , aarch64 add constant generic timer brings aarch64 generic timer exactly code aarch32 generic timer,,
1885,c11f18cbf353d24a94233ae4073c65635c398135,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-17 14:55:20 +1100, , arm generic timer use aarch agnostic macro,,
1886,07d796790aa97c8d1f5bf1d9b288b79be0f9f49d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-17 14:51:46 +1100, , add generic macro aarch32 system access commit generalises bit configuration arm 32bit coprocessor access mrc mcr 64bit system configuration msr system_read write_word read write configuration word system_read write_64 read write 64bits configuration,,
1887,4b2114782c82ac2616bac8a00ef19f8cb6c37457,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-11-07 14:52:04 +1100, , add stdint max definition uintptr_max uint64_max uint32_max int64_max int32_max,,
1888,87923b720beb236dd54307aa2ff0e419e85044ac,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-15 10:52:36 +1100, , cmake additional topleveltypes x86,,
1889,9a89cbe4c6c1974e3e06b163e3dd2d708e95203f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-15 10:50:20 +1100, , cmake topleveltypes declared target property topleveltypes intended configurable user rather reflection type defined source change topleveltypes argument property allowing constructed generator expression generating file property something like global property remove need ensure addition topleveltypes done prior bitfield target definition,,
1890,9134ae3ee4947ad067f36d01e9f48f0a373f94a2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-15 10:48:04 +1100, , cmake custom target holding property defines empty custom target whose purpose hold property configuration data retrieved using generator expression build phase,,
1891,a2c8462efb1f540deba1dc847adcbf6a484d4098,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-15 10:45:22 +1100, , cmake expand list generation flag allow generator expression parameter genbfcommand list expanded args variable must also quoted,,
1892,74a741b5bc381473481dcc32aa447c977c5b7119,laudia Tu <claudia.tu@unsw.edu.au>, 2017-11-15 14:06:25 +1100, , fix typo,,
1893,9d4010e0b30e14f38b62884c6e92c41334399ea0,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-10 11:37:30 +1100, , print single irq error arch_checkirq already print error message case x86 printing additional error message unnecessary confusing message make sense x86 error doe make sense arm commit move message arm arch_checkirq,,
1894,8a72227d52be4044c814b8684f9cd145eba76797,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-09 12:18:32 +1100, , x86 pic code visible compilation function referenced code guarded ifdef config_irq_pic working due optimizer able elide call prior linking,,
1895,092042f7c51288da790c34428b00091c149d4358,oel Beeren <joel.beeren@data61.csiro.au>, 2017-11-09 12:16:15 +1100, , x64 add modifies statement extern function cparser deduce modifies rule function without definition like in8 out8 interrupt handler function add explicit modifies rule function,,
1896,f00cceda7f16191176df803f617a52df4647f10b,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-07 17:30:46 +1100, , x86 user zero idle thread stack sentinel rsp idle thread checked determine whether interrupt occured idle thread pre emptible period kernel execution change sentinel value constant instead address irq stack using zero simpler prevents relation stack used save value simpler verification clear constant value,,
1897,aa3fc06c79e946a4f801f1c47e269ac2bb1e28dc,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-03 16:34:05 +1100, , cmake make variable show previously hidden previously variable unmet dependency hidden made internal variable would unhidden use option emulates behaviour option wanting additionally using force override internal setting,,
1898,24a69963e73c470944d55f71be418abb7902eae6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-02 16:52:27 +1100, , cmake directly generate configuration file file generate directly create content generated configuration file instead awkwardly using custom command echo content multi line string file,,
1899,89fb678db89f7d78f8913d2fd2baff55c7ffcca9,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-02 16:50:13 +1100, , cmake invoke compilation without echo xargs newer version cmake provide option allows quoted string given command parameter expand multiple argument using much nicely generate command invocation cost requiring recent cmake version,,
1900,2b6e302008de19ac1ba1e1e741b4ea6d03840e0f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-02 16:47:12 +1100, , cmake avoid placing list generator expression placing list directly generater expression mean string despite semicolon actually list expression generator expression spanning multiple list lead confusion argument processing expansion,,
1901,9dc8c3b0caf4ab56a600e9d0ed1a5fdc4244c9ab,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-11-02 16:44:49 +1100, , cmake avoid calling specific shell command cmake provides command line tool mode via allow common shell operation agnostic way using make script portable across environment,,
1902,4e121d0c48bad87f3523901fea4a5c994837a072,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-31 11:32:17 +1100, , smp use explicit fence instead volatile provides robust efficient implementation force memory reloads explicit known point instead approximation every time accessed forced volatile,,
1903,38cc67e821d434a4436d403277a392eb924e8702,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-11-02 12:02:25 +1100, , slightly mac friendly cmake command mac bsd sed gnu sed seems portable,,
1904,836e802a599c7271f986670b878e5298e0373a4f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-30 14:01:42 +1100, , cmake use march setting arm kernel compilation option,,
1905,d2644e8ab73b4d1d4e6f5f882ae3b424ce654a27,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-27 12:12:48 +1100, , declare check ipc buffer size add named constant ipc buffer size bit used checking size alignment ipc buffer constant compile time assertion ensure corresponds actual ipc buffer,,
1906,3a48b9fa334564df527cac8323a49e0997009e8a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-27 12:04:27 +1100, , cmake unset cache variable cache variable meant removed cache,,
1907,777f19645b1dd201f78431419f2d8e82e73ed1f8,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-26 15:02:19 +1100, , cmake correctly set option value config_option helper previously using supposedly took value set option case disabled however set value current function context cache understand case seems make functionality completely useless commit simply doe dependency checking correctly set disabled value,,
1908,5e273cc7bd1bf1696d55929736e0e8fc4a014324,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-23 16:58:45 +1100, , cmake easier setting arm cross compiler allows arm cross compiler specified darm true initializing cmake instead specify full cross compilation prefix provides additional functionality provides nicer interface user,,
1909,c04d9ce8ce33eb13dc97bd1df9f640f685df8d91,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-25 11:52:56 +1100, , cmake use robust manually using,,
1910,bbb9717cd8d276ba88437f402da6017e0c3c1a34,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-10-27 01:30:35 +0000, , style_fix,,
1911,15c0f0eb75b4a841e41118c37ed45918e03285ff,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 16:55:10 +1100, , increase badge size endpoint bit platform unifies badge size endpoint notification bit platform consistent bit also change libsel4 definition match,,
1912,b5854775a53895d9635934845a62d0e7b92066b2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 16:22:23 +1100, , increase size guard bit platform maximum guard size unnecessarily restricted bit bit platform change increase current maximum possible bit bit limitation exists due need encode guard guardsize single word cnode invocation,,
1913,bdf78d23616c35fe188cbea4ae686fb41aa3a18e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 16:55:56 +1100, , libsel4 correct bit guard size bit constant constant incorrectly defined actually bit kernel,,
1914,2a70716833b2abc02560f0cbbf060bdd87d170e8,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 16:20:31 +1100, , libsel4 make guard badge definition mode specific definition guard badge size going changed bit platform change provides easy way providing different definition,,
1915,8108c811edc79d818dedc473dd10e3b89e2cc357,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 16:20:22 +1100, , libsel4 remove bitfield type unifying guard badge construction using bitfield generator treat guard badge union type convenient requires reserving bit data bitfield run time type information type information needed kernel know implicitly whether passed data badge guard based kind cap operated however type information present pas word sized piece data kernel solution back using plain sel4_word type invocation want capdata let user either construct badge plain word use bitfield constructing guard although manually extract word representation,,
1916,2e6cadd9f046a7483fa76ad7ca4e1901311091d7,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 11:25:57 +1100, , rename cnode_capdata purpose renaming type match style shared type libsel4 previously name fine private kernel type,,
1917,5f4640dc6cb47773d3113d42246a4657a2a06e78,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 16:21:33 +1100, , move cnode_capdata libsel4 shared type bitfield data structure meant user visible format data cnode_cap yet defined kernel bitfield file moving libsel4 open possibility consolidating definition libsel4,,
1918,00a05777905d31036881b2e9e117c0a8ecc8c16d,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-10-26 11:26:29 +1100, , benchmark account thread utils bit arch fastpath,,
1919,18db5302319680a18832c3cde561872e30f4b2b6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-25 16:13:29 +1100, , abstract zombie word radix zombie cap perform bit packing relied log2 wordbits hard coded whilst correct value bit platform incorrect bit one change previously hardcoded already existing wordradix definition,,
1920,827d9f97057e7a0b2c2b83b75cf025322b3501ea,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-26 11:49:45 +1100, , merge branch master zcu102 7.0.0,,
1921,9e5f1e60b6a684e586a829bacd0327493c00fc49,athan Studer <nathan.studer@dornerworks.com>, 2017-09-26 16:46:58 -0400, , make clock check warning instead hard fault clock value set consistently platform due software rounding halting tends happen lot instead print warning continue example using default xilinx platform 33.333 ... mhz oscialltor default bootloader clock value somewhere range 99999000 100000000 practical purpose thing since register written software precision fully represent common hardware oscillator frequency check seems overly strict anyway,,
1922,a66feddb8c5044ecafe472c4ce249ae3adebd01b,esham Almatary <heshame.almatary@data61.csiro.au>, 2017-10-24 15:06:22 +1100, , manual delete sentence valid anymore,,
1923,8973813199275a8048c81f7de1c6be0d17761d95,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-24 11:38:06 +1100, , remove outdated build instruction instruction presently work used,,
1924,9196023aa6dd2b8433c043cb7b79e7e51ad29887,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-10-23 22:23:09 +0200,67, x86 validate rsdp pointer try_boot_sys instead initializing issue,,
1925,25eba5658bbf0b2c12ae24ba3f209fc20d6e4978,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-16 11:20:55 +1100, , arm add missing memory fence without release acquire fence compiler may assume value ksnumcpus doe change essentially elide loop,,
1926,3d998667e9b02af9abe27b913fe9686a5c482ebe,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-10-13 03:50:54 +0000, , style_fix,,
1927,574331e3e1ff4aa7ad595c2543c269ecc57ef50a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-13 14:28:41 +1100, , x86 define use missing makeuserxxx function paging structure provides consistent style paging structure entry user requested mapping created via makeuserxxx style function instead current mix wrapper directly invoking bitfield _new function,,
1928,ca6b006ad49d241de8d8477cb597c91cd6cf72da,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-13 14:28:18 +1100, , x86 use existing function,,
1929,490c743b131300aab4fbf4ece514eb2531280802,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-13 14:11:53 +1100, , x86 declare instead clearer specifically want invalid huge page mapping rather function meant create null invalid entry pdpte,,
1930,9c6fb53c7fa63958073dec6d508c145bab132f5c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-12 15:06:30 +1100, , x86 single function creating kind thing invalid mapping really thought third type pde entry type,,
1931,9539538c58c726118f4b37bc31af0dee6a2a812a,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-10-11 02:51:57 +0000, , style_fix,,
1932,e83090f4721030f28ef0e74fbec0471c0c805056,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-11 13:41:18 +1100, , x86 return slot directly lookuppml4slot lookuppml4slot never fail change remove return struct wrapper directly return looked slot without needle status whilst extra error handling harmful incorrect superfluous creates mismatch verification,,
1933,d59c876d4f4e8743f85a34b1ce723aa41801de11,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-09 11:32:49 +1100, , x86 configuration option different multiboot header allows disabling particular multiboot version problem using particular loader,,
1934,0d0d231b9dc1e215567ee24d6fc98600ea61e586,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-06 11:34:56 +1100, , x86 avoid zero sized array extension zero sized array standard extension supported parser change older c90 style variable length array declaring array length parser also doe suppor c99 flexible array member,,
1935,38b5bad3f77fd9d53d9c639879b01946292b410b,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 14:54:56 +1100, , x86 use round_up macro instead align_up additional align_up helper redundant replaced round_up,,
1936,c41a2a889043d0c0d6d5731960ad05a19597af4d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 14:54:22 +1100, , x86 add missing license tag,,
1937,5ad81327e339a6de540abf7d06f9169f18b28f99,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 14:53:52 +1100, , x86 prevent format type warning sizeof return int long ia32 casting prevents warning,,
1938,7832d0339732f583dce2a78f391d967b22858b93,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 15:19:00 +1100, , x86 update change file multiboot2 change,,
1939,4241b2df6fb7cd182277d984324c0b3186f4588c,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-10-05 14:43:35 +1100, , x86 support mulitboot2 compatible booting declares bootloader hare multiboot2 compliant provides additional function processing multiboot2 information header,,
1940,566dcdf5f186afe6c31f7b02a610621da13145e3,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-09-08 22:45:37 +0200, , x86 remove assumption multiboot1 style booting abstract existing try_boot_sys two portion one pull data multiboot1 style information header one performs generic booting without multiboot1 specific,,
1941,c2572e6e083e6db2e0de08a8ca1ee16c2bdc0353,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-06 10:36:41 +1100, , x86 use full word_t fault address address always uint32_t resulting fault address truncated x86_64,,
1942,7594ffa8770ad7d1711e89ccf8de4dd69159e7ae,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-09 16:18:30 +1100, , x86 explict enum fault type creates similar structure arm enum created define value libsel4 value enum type provides real symbol verification,,
1943,bfcf7f0d263b6be31282425eefc0da2aca81641f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-06 14:27:12 +1100, , x86 copy struct assignment instead memcpy prevents need take address local variable violation supported subset,,
1944,023977fc4bbe5478fefa132d5453fbdf2aafdb0c,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-10-05 13:43:06 +1100, , x86 provide copy rsdp bootinfo give rootserver way find acpi table case bios region scan rsdp,,
1945,e8625c6d81d5492970a8372e5a40c832bd9aa157,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 14:20:00 +1100, , pc99 provide public function validating rsdp rsdp validation previously done directly acpi_init split validation seperate publicly useable function intention used boot scenario rsdp given doe need searched,,
1946,ee380609c665c2f29bbde1b05a2f62fd66777a0d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 13:31:16 +1100, , x86 copy rsdp table acpi_init instead returning physical address rsdt full rsdp useful beyond extracting rsdt address particular prepares able pas copy rsdp rootserver previous function signature might lead user believe getting pointer useable acpi_rsdt_t structure fact case actually returning physical address may may mapped rsdt table acpi _scan function would therefore immediately map physical rsdt pointer given commit change acpi_init return boolean indicating whether found valid rsdp fill copy rsdp data copy necessary rsdp data may temporary mapping result changing acpi_init boot code state changed acpi_rsdt_t instance filled,,
1947,a9c6ac49bb102324e01198fff47d075632110c1f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 13:51:14 +1100, , pc99 make acpi_table_init static function used internally acpi code static prevents need redundant local prototype,,
1948,cceedf2315df783f6f2d5a8ab592e29c743c6173,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 12:10:53 +1100, , clarify upcoming release note change file work,,
1949,f8bac1a9b912ae393ea116f840d30f07df11c46c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-05 12:02:13 +1100, , update change file wordwrapped,,
1950,afef52acb13723e2e0f11deadf8884001ee9ba94,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2017-10-03 17:47:09 +1100, , check syscall irq argument casting irq_t syscall reject invalid input whereas previously silently truncated invalid input,,
1951,c6e2c5a1d57cceca8db5c3f209ab23ee600e9214,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-27 16:02:23 +1000, , x86 use irq_t irq syscall argument argument fact irq_t type allows code accurately reflect reality,,
1952,656cbaa1df2f438985c2e269854052a59b709ed5,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-27 15:58:38 +1000, , use irq_t type argument arch_checkirq previously word_t type presumably function originally written irq_t word_t platform mistake correctly irq_t,,
1953,7468ed450cc839d64b1e388b31781bea6f245b16,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-04 17:41:04 +1100, , merge branch benchmark master,,
1954,b1a69f9e0aabcdb573253c865ae99f2396a9d669,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-04 17:41:00 +1100, , benchmark use helper definition,,
1955,d53fea25c6d26ee8e103183f5f23962668739787,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-04 13:53:33 +1100, , cmake add missing bitfield generation dependency genhbftarget creates command target bitfield header correct dependency parallelism need depend command target currently target depended upon meaning rebuilds happen correctly change add produced file i.e command dependency well,,
1956,65ab9fd9f1aa0c497df23fae67ec8caa7c27f6d6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 13:48:24 +1100, , x86 return instead failing mode cap function verification guarantee usage parent cap_get function correct case doe happen however difficult prove fail happen isolation ultimately neccessary,,
1957,dc90e77e1e8a23b36cbc653f9844ea73c3fe0261,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 13:47:15 +1100, , update change file added zynq platform,,
1958,3b84ab41e0216608ef70a38aee9169744838ba0b,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-10-03 01:18:48 +0000, , style_fix,,
1959,383a6d959ff05723a243a900d31dcd5ef034f1bf,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 12:16:08 +1100, , merge branch zcu102 7.0.0 master,,
1960,8f4084de8c2a0c9e5f23513aeb3cc1ff625c5b32,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-10-03 12:15:55 +1100, , zynq user bit macro,,
1961,a1e6354aa6d94d54dc36d8885634c6b707933f09,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-29 15:38:15 +1000, , supper compiler version disagree mcpu march differing version gcc disagree combination mcpu march valid particularly around armv7ve architecture solution set march would cause conflict,,
1962,368d5ae65ea50060995bf4707f84e263a5d963b2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-29 10:45:59 +1000, , x86 use word_t vm_rights_t instead uint32_t prevents implicit casting simplifies verification,,
1963,4ba89d4aa0b728488b65d90927fbf7c9a0e6eda6,obbie VanVossen <robert.vanvossen@dornerworks.com>, 2017-09-05 10:53:58 -0400, , added bit support zynqmp split bit specific code new folder added bit support also changed device register size based page_bits instead hardcoded number timer_clock_hz set default clock rate atf aarch32 aarch64.it may require change fsbl work correctly,,
1964,7e928adbb59de38f372cfd766d018df735f2360e,obbie VanVossen <robert.vanvossen@dornerworks.com>, 2017-09-05 10:51:50 -0400, , enable have_fpu zynqmp default fpu always enabled armv8 platform default kernel work correctly need selected,,
1965,02ca6a80a4a5ffd746689d12238c40ef51a42690,obbie VanVossen <robert.vanvossen@dornerworks.com>, 2017-07-14 13:48:29 -0400, , added bit support zynqmp zynq ultrascale mpsoc plat zynqmp multi processor soc made xilinx quad core cortex a53 dual core cortex fpga add bit single core support cortex a53 cluster,,
1966,95b505bee240796212da6e924f5723b29669330e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-26 16:55:16 +1000, , pc99 make irq_t uint8_t type instead enum type renames previous irq_t enum platform_irq_t enum provides irq_t well defined uint8_t typedef irq_t integer type enum necessary consistency verification part explicitly defining irq_t unsigned integer type definition irqinvalid changed prevent sign extension leading unexpected invalid comparison,,
1967,d26c2951c1ffdb6bd1532c35d1b90190950a7eb1,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-21 12:05:22 +1000, , x86 remove needle restriction tls_base value restricting value tls_base doe make sense ultimately user prevented accessing kernel region virtue protection level paging structure whether access constructed user using pointer ia32 mean implicit usage selector explicit selector doe matter,,
1968,960881d07eaaaf75c713b9eb79cff47e4190b006,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-05-19 09:20:24 +1000, , tool bitfield_gen proof update new base sign extension mechanism,,
1969,3b330f9a6a3d98378a6bbb1faa6922a1d2226b6b,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-05-18 12:11:59 +1000, , tool bitfield_gen use hex literal proof spec,,
1970,38ba9e405b5f95695e46a993b2d5012ad973140f,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-05-18 11:44:03 +1000, , tool bitfield_gen simplify theory import conform style,,
1971,0a99d7d4d87da3cd3ae3f004ad5cfd2c82abcb62,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-05-18 11:24:41 +1000, , tool bitfield_gen remove obsolete mask comment mask existed earlier version bitfield proof removed statement stronger without,,
1972,c57ea388747e6e66be6277b231772446ab4ea7d2,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-05-18 11:13:40 +1000, , tool bitfield_gen use generic base instead word32 proof,,
1973,064428781823132c5b03f93dc7bba3e61d0914c0,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-20 14:26:09 +1000, , proof override proof variable using internal attribute implied force overriding value user may set intention merely set cache value one doe already exist,,
1974,1138d6ab34f174a943aa155073122fe473338c5f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-20 14:25:49 +1000, , proof check cspec_dir path,,
1975,eac4f6bfa2c22360da5900a91e7a3730dcd1263e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-20 14:22:13 +1000, , proof defer theory dependency isabelle instead explicitly depending kernel_c.thy prior generating proof remove dependency check leaf isabelle check dependency upon import,,
1976,567127defeedfedd3275a49469765a4baafd0ce2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-06 17:24:12 +1000, , manual expand part x86 virtualisation documentation provides documentation kernel design x86 virtualisation additional syscall object invocation arm design fully expanded,,
1977,09443ed0c1c6c18b4a47fa04b19d001b24922db2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-08 11:35:50 +1000, , manual correct parameter type invocation type previously sel4_cnode incorrect invocation taking cptr port cnode change reflects,,
1978,a1a6390d650632d06b403bf267dc4d2aca59d7a1,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-07 16:13:28 +1000, , manual correct vcpu_seteptroot invocation parameter name change parameter name match actual object passed required kernel code,,
1979,d3c9f36d946ce1f4bb3e4ebdc217e8b1a8122e50,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-07 11:34:05 +1000, , manual correct asidpool assign label fix inconsistency manual_label x86 asidpool_assign invocation reference manual make x86 align arm name,,
1980,76dd101fe1dcb1e882dbdf6834d3b04c1b294b4b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-09-18 11:28:33 +1000, , manual fix python script python3 compatible,,
1981,09ba9fc887491770af303909d4a08ac7718cf86e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-14 14:47:59 +1000, , pc99 prevent zero sized array iommu disabled array declared size zero iommu disabled becomes zero sized array gnu extension,,
1982,96bff79f1c33bedb603b90b907a57962b683641a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-13 17:38:50 +1000, , add verified configuration x64,,
1983,4cf498093d47e83750f82ec4e6464094676d9a51,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-13 14:57:32 +1000, , add verified configuration arm hypervisor extension,,
1984,0df69aa1d1349d5b4df68e29db563848e41a8d08,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-13 14:54:36 +1000, , use prefix consistent proof tool verified configuration match name l4v_arch variable verification tool allow additional configuration added selecting correct configuration directly based configured l4v_arch tool,,
1985,d6ebe94d99491cee4e5dcff29754f7c57478ca19,oel Beeren <joel.beeren@nicta.com.au>, 2017-09-13 11:55:45 +1000, , remove config_iommu x86_64 brings x86_64 line verified,,
1986,8bd43ab7c1a0b8803e63f411ed7b0806b9a95e49,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-09-12 06:15:34 +0000, , style_fix,,
1987,128829a919c4d0924f46133443efe7ad9d3e10a5,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-12 15:44:17 +1000, , x86 rationalize name paging structure change name paging structure entry clearly indicate kind object map generally changing pde_small pde_pt indicate mapping refers page table removing inconsistency pde_large indicated mapping large page reason ept_pde_4k type changed ept_pde_pt type reflect present actual entry pde_large left large explicitly given size code common ia32 x86 manipulates entity large already used abstraction two potential page size need introduce formal abstraction layer make name structure specific,,
1988,71cde34b4548b7176ea4e7caca63fbd62da1d936,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-09-08 11:06:55 +1000, , add config option config variable used kernel setting provided prio commit,,
1989,cfb30f34b9aee8d2e5ebb5b7a5f5101f96075cff,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-06 15:48:35 +1000, , libsel4 remove unused argument sel4_vmenter syscall vcpu argument doe make sense given semantics vmenter syscall result argument ignored kernel,,
1990,ad03c3348cdf60bb0376d94815e16abc807ba704,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-09-06 14:34:50 +1000, , add change license ignore,,
1991,750d040a41ef705585f7fa0024df102da5b29cfb,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-09-05 13:49:54 +1000, , add change file purpose file track change made kernel order make writing release note easier tracking source binary level api breakage,,
1992,825dd3be28357e1e9c1ac580fb527e9ae0934ef7,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-09-05 11:58:10 +1000, , update version file 7.0.0 dev,,
1993,220ed968b1b1569586b26f297f37a8f7e7d7b961,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-09-05 11:58:05 +1000, , update version file 7.0.0,,
1994,90055957d782004ea9787910479115721ba48fa5,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-09-04 13:26:04 +0200,69, arm define guard benchmark interface fix,,
1995,a3b0bd5c4f41029acad1d061f8431239b8c24353,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2017-09-04 12:50:42 +0200,68, benchmark support reading idle cpu time remote cpu fix,,
1996,a8d6315eb169fbf14f9f65da6e81e389d434e23c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-01 15:23:01 +1000, , libsel4 x86 remove nested struct declaration nested structs attribute understandable parser change simply move nested definition global namespace suitable name,,
1997,86442b078e866482cb01fedf59d0d34be2eafa11,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-09-01 10:42:23 +1000, , libsel4 x86 correctly pack substructs vbe struct vbe information struct representation actual vbe information passed multiboot need precise layout described,,
1998,08b9265563aa92cc86fa87b65c97efa1c7332f12,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-30 17:41:35 +1000, , x86 unmap page delete non final frame cap unlike paging structure object frame capability hold different mapping unmapped previously performed unmapping deleting final frame capability meant frame capability deleting correct order could delete final capability without first unmapping usage frame,,
1999,2bf586fe3d4aeda0bfc2614d4101bdeca512e326,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-28 09:55:16 +1000,66, x86 correct return type function return interrupt_t call site expect interrupt_t despite type written irq_t close,,
2000,2a09ce83f7a62a455742902c473fdd54ec07db0d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-08-28 17:11:16 +1000, , add .licenseignore sel4 tell license tool file avoid checking license,,
2001,982ad7b2a72ebd2af8f6b4b9f56f0040d308079b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-08-28 17:10:51 +1000, , add missing license tool python deps readme.rst,,
2002,a990fb3fdd9eb35311c38ee75263c22c164d5754,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-08-23 02:57:42 +0000, , style_fix,,
2003,5627c275cea659e8d37772fe0d9b99ea02c1daba,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-08-23 10:32:24 +1000, , smp add top level migratetcb kernel arch_migratetcb called multiple place commit move common code required migrating tcb top level function reduce boiler plate,,
2004,a873611c0fb8c8c2bd565a29c5d795c99f722469,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-22 15:40:47 +1000, , consistent capitalisation xsave,,
2005,4c8be8f4f91402a31ec99161246710ba3f32f394,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-22 14:51:09 +1000, , x86 increase tcb size debug build debug build require one additional byte tcb null terminated tcb name,,
2006,0b73072016e4898f6e08bd4a2c061c86bbaffc5f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-17 09:42:18 +1100, , add cmake based build system commit add alternate build system using cmake operates indepenently existing kconfig kbuild make based build system,,
2007,ac7216e5281d9da99a8974078da9ecbb48a0ace0,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-22 13:39:07 +1000, , selfour 1070 make x86_64 brings standalone configuration x86 line verified,,
2008,8fb06eecff9ac0887147380514a4d5babf372fc1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-08-21 17:43:47 +1000, , libsel4 return sel4_error invocation stub stub return structs change however instead long return structs return sel4_error,,
2009,c4d86b984495de24157773ecfca92dfe32c62d52,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-08-21 14:58:19 +1000, , debug fix ksdebugtcbs smp separate list tcbs per core migrate debug list setting affinity use correct core removing,,
2010,9de5e2aa658b426b5f57dd85b4783d316e3255d2,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-08-21 07:34:03 +0000, , style_fix,,
2011,f85fb62fe5384c102dbace7d1c03a9a08b1c7586,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-21 16:43:10 +1000, , selfour 1062 hide related code behind ifdef guard implementation going verified moment code need hidden verification ifdef ing enabled result configuration depends non verification target,,
2012,a9e1f51713610c1f0e732759eaec10d6ada505ee,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-21 16:21:17 +1000, , selfour 1062 hide iommu related code behind ifdef guard iommu implementation going verified moment code need hidden verification ifdef ing iommu enabled result iommu configuration depends non verification target,,
2013,8c8b53a5f73c18cc64f41a4d17d8beb47fb87991,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-21 16:10:25 +1000, , pc99 define pci helper pci header instead iospace header helper generic pci used outside iospace code,,
2014,baa9798f793dbf4752c7e87488e49d08b7510c62,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-21 16:25:58 +1000, , selfour 1070 make x86_64 brings standalone configuration x86 line verified,,
2015,57fa0e0f85052eecc9d58011d8ee755ba1ba5f1a,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-08-08 10:08:29 +1000, , share linker.h architecture,,
2016,c1851e3f1c67dcec36661ba18066989f3edbfae4,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-08-08 14:47:46 +1000, , manual vspace.tex document cache operation page directory,,
2017,72478f36060e8f8cfe2f158a0739cdedbdc47a06,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-08-03 14:38:27 +1000, , manual document mode arm object invocation,,
2018,ae9fe9b5d18ebaf51458e14efd38bc1aee89a017,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-07 22:52:46 +1000, , aarch64 use tpidrro_el0 ipc buffer instead tpidr_el0 changing register used ipc buffer useful standard model aarch64 use tpidr_el0 thread pointer presently using ipc buffer therefore pave way implementing proper support aarch64 since using tpidr_el0 ipc buffer need save restore least clear register thread switch prevent user channel saving restoring achieved ensuring set longer using strategy case end aarch64 one ipc buffer strategy commit make choice ipc buffer strategy dependeont aarch32,,
2019,3b8c4cf5e16133fee073280d8fa0d006eeb8df53,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-07 22:52:32 +1000, , aarch64 implement writetpidruro,,
2020,f799645a95cf240169c758e7b707ec22c5357b34,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-02 23:08:25 +1000, , arm fix license tag,,
2021,c2f6d48bcf202dc3a08943f0b0ece81e64289ff3,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-08-03 23:55:07 +1000, , ia32 set sensible default selector 99.99 time user want set every thread might well set sensible default nothing stop user overriding default later change unobservable existing non broken system,,
2022,1d4cdde1a4a2ea2db7df91fd95a67c12891e0bc7,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-07-20 11:21:20 +1000, , arm smp guard fpu operation,,
2023,e7327fa6df399cb648081759124b049579370dad,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-07-11 17:34:21 +1000, , ia32 allow building standlone ia32 kernel,,
2024,9783de7af2f054b21ecdb88ff1035bb95f73f31a,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-20 07:38:46 +1000, , verification run idle thread global time,,
2025,da53f04de15a351de0274cbbd028da554abae594,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-06-30 15:23:32 +1000, , update version file 6.0.0 dev,,
2026,8564ace4dfb622ec69e0f7d762ebfbc8552ec918,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-06-30 15:23:27 +1000, , update version file 6.0.0,,
2027,ee28936d489fd8d37cf5f767fd380838aad8580a,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-18 18:32:07 +1000, , smp introduce make readable confusing compared check,,
2028,586bb8ef49ccf8dfd603f0ce53e0f30e549792f8,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-29 13:04:09 +1000, , selfour 806 arm smp fpu support remote fpu switch,,
2029,faf449d29df194afe102e1be8308b97f7de3837a,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-13 15:43:49 +1000, , aarch32 compile kernel softfloat rely compiler default value,,
2030,bc01fbfe860df2f35edae68c53a5fa310e94f7e4,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-13 10:58:31 +1000, , trivial include config.h fpu.c,,
2031,64d576fb47538015fbd854444d34cd5956e2358f,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-13 10:57:50 +1000, , selfour 806 aarch32 implement lazy save restore commit implement lazy save restore mechanism required user thread use fpu following caveat take place support synchronous exception support asynchronous one vfp opcodes used instead normal instruction discard compiler warning error support limited specific arm support tested commit disable fpu default user using avoid channel fpu support verified yet work properly using running besides vms thread using fpu,,
2032,3aa244cc14920771b01c8a2722780fcfae323dfe,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-29 12:04:35 +1000, , verification popcount avoid conflict variable name type,,
2033,d3e90341d6a85f81066509f886c20ec3f13adde2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-06-28 18:05:46 +1000, , manual remove unused tex command,,
2034,8e3598bdcf906cc9d2188d0b4f32ceb1dc087493,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-06-28 18:08:07 +1000, , selfour 912 migrate arm doc latex xml,,
2035,13e32a295d71a05a12d4d4900ba6c2dd532fa371,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-29 10:43:48 +1000, , trivial fix popcountl implementation,,
2036,2e14cd3400fb4a4eff485422e2eda25d1f2ef10a,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-29 10:26:11 +1000, , verification hide cpuindextoid,,
2037,4baa8482b593fd884742d01bfd43f39f118b5de1,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-29 09:55:24 +1000, , selfour 746 ipi handler arm,,
2038,0645a9ddb36140f46271a643aedcf15e0598dd13,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-29 09:55:01 +1000, , util.h implement popcount architecture inst,,
2039,b7f10a34157840765f4eb4b5c7998b9542d27e5b,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-26 08:33:07 +1000, , arm smp define ipi_mem_barrier arm used generic smp ipi.c,,
2040,0b526dce5d778b7ea8e7a579be127de7f2e471f8,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-17 16:19:24 +1100, , arm smp implement cpuindextoid currently assume cpu linear use cpu index smp related array state may change future cluster based soc supported cpuindextoid convert cpu index bit position case arm gic order send ipis,,
2041,2499f872162bfc21127aa79219c9b54b5b74f5f2,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-17 16:13:54 +1100, , arm smp rename add irq macro match x86,,
2042,2a52a3f7c7010b0e7977f057f860b1cb4ce4bd6f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-27 16:52:27 +1000, , manual remove unused tex command,,
2043,422118c3e626307d81e0c2a3cdda9314daffb93e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-27 16:51:50 +1000, , selfour 913 migrate x86 doc latex xml,,
2044,192a4162ee136a1598dc616f5a73f4ee2fa2178d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-27 16:22:34 +1000, , manual allow non sec autorefs previously anything autoref block assumed reference section true change sec label move sec prefix label,,
2045,dc24cdea0486527ca189a4b90f95ceaa0539f95e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-24 15:16:26 +1000, , selfour 291 reschedule changing register previously wrote tcb current thread changed tls_base would immediately take affect kernel update register change force get called even would switch back original thread,,
2046,a0c6b3e1cdb6f916ae369eb26e4d6360ae63b108,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-24 15:14:18 +1000, , selfour reschedule changing ipc buffer previously invoked tcb current thread changed ipc buffer frame would immediately take affect kernel view current ipc buffer updated change force get called even would switch back original thread,,
2047,e5ed9428879b69c4effa349c7b5062d10fc46326,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-26 09:35:22 +1000, , x86 smp convert irq number vector number sending ipi ipi_send_mask defined void ipi_send_mask irq_t ipi word_t mask bool_t isblocking expects irq ipi number interrupt number case x86 commit remove confusion irq interrupt number explicitly converting irq interrupt number x86 implementation make smp ipi.c generic shared arm irq number ipis send receive,,
2048,502fb2e5147240cab42d935f438d3df4e3c8a8a3,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-06-23 01:09:52 +0000, , style_fix,,
2049,40970c300ec5c88f6c52a0e25b17a56e59183526,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-23 04:25:51 +1000, , smp allow architecture provide optimised ipi send function,,
2050,cac1348f20c0864386e195fc0d7c6640a9bdc3fd,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-17 15:44:28 +1100, , smp arm include generic smp ipi.h move ipi.c smp,,
2051,8f713ab44fd27e11bb5b6f98565262ca59f1f042,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-17 15:42:29 +1100, , selfour 747 smp x86 generalize arch independent ipi code,,
2052,197b0805a2a40473a38300b4376cfd911c28b7cf,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-22 16:50:25 +1000, , reformat output print header every time drop address useful clutter output add pretty header use new leading space feature kprintf,,
2053,c61bc76cfeb476697a2d51a90fef0f3032bdf6f4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-22 16:49:28 +1000, , kprintf support trailing space format string 4lu work leading space though,,
2054,3a46037c6ef320df3b0e87f0a65490bd6c394d4c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-06-23 10:00:14 +1000, , merge branch master unused function,,
2055,7f2eedf140909d62201df88822f80d27e88781d0,onas Claeson <jonas.cl@protonmail.com>, 2017-06-17 08:49:52 +0200, , removed unused static function set_irq_active,,
2056,00bcd5cab079609e10dbce5ef6e46bf3eed24b54,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-06-22 05:29:51 +0000, , style_fix,,
2057,40c61e5c18dc850b80398b5d39ff00e82d64a2ce,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 11:29:44 +1000, , fix license rest,,
2058,64cf2308acb074d78b0288ce1112a27d71c38fe5,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 11:20:48 +1000, , tool fix license,,
2059,07f948331fd7fa7a45bdc1245aecdeeb660d6b74,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 11:11:34 +1000, , libsel4 fix license incorrectly marked gpl libsel4 bsd update nicta data61 etc fix tag d61 data61 update year 2017,,
2060,6f52cd3db2186a0aa63728da8d929a43d960384f,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-17 10:51:34 +1100, , smp x86 convention put ipi file smp directory follows convention higher level ipi smp file put smp also upcoming arm file,,
2061,3939511d227c97459874f89f46b747201d0ad108,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-06-22 01:32:13 +0000, , style_fix,,
2062,0a6f9a5ddb5ff0ce927c299c77ead86baf329008,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-15 12:22:24 +1100, , selfour 748 arm support local remote tlb invalidation operation,,
2063,943f1ab0ba9048623aea5e304d6ef4693c385809,atthew Brecknell <matthew@brecknell.net>, 2017-05-21 10:32:49 +1000, , bitfield_gen generate efficient _new _ptr_new function block union generate one write word rather update bitfield verification speed automatically generated proof,,
2064,b0c744b24806ae16f971f292d93a10a1c9dd79f9,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2017-05-10 15:24:26 +1000, , selfour 881 add ghost state update x86,,
2065,203831635836d5adb1c1863d33e19636dd480fec,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-18 10:20:51 +1000, , x86 split large structs portion parser doe enjoy parsing structs many field,,
2066,4f3f89bc213bbf2041d46a5ac67bb3f69f39c7bf,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-18 10:04:12 +1000, , x86 avoid taking reference local variable apic_enable,,
2067,126ff3067508c64c63480c6b0ac6271119fdfd61,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-17 11:52:34 +1000, , x86 avoid taking reference local variable init_pat_msr,,
2068,55a454726a62b0291d4534ca03f054d3df5a433c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-16 17:07:41 +1000, , x86 manually declare array char instead using string literal work around problem parser able parse string literal,,
2069,a4c8c8bebe12457c8e3d41d41be76ae7ea338d11,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-16 17:06:51 +1000, , x86 replace memcpy direct struct assignment avoid taking address local variable permitted subset kernel,,
2070,958239a940be4981ada6cb7d35fe72d22a5d722b,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-06-14 11:23:00 +1000, , x86 restructure swap case function default else case becomes one always happens assert vtx case becomes guarded config_set ensures code path either check assertion correct cap type compiler see code path correctly set asid_map using,,
2071,adb79160413d02cd6f6aef6d5b4b622b4435aba4,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-20 10:22:59 +1000, , manual fix double escaping bug,,
2072,2dca884e85e72994b23fcaef01e9bc2f4e5575f6,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-18 19:18:20 +1000, , selfour 748 arm use global frame multicore enabled,,
2073,6e306d37a473f7d5d302ace277edfbf8db690d3b,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-18 19:13:40 +1000, , aarch32 force idle thread run kernel page table,,
2074,1b9b1292c74eef014c48f4b9ffff59c9dc330830,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 14:44:22 +1000, , add doc,,
2075,cd9e1c9a3929bf2b4f92dc99891abf19a396bb92,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 14:43:54 +1000, , manual support itemized list,,
2076,61f1bd5efc5440550fb981adc8e5bcae9f9b59c0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 14:43:03 +1000, , remove unused argument,,
2077,e98bf73f0b567678180585e2b956ba08ab578633,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 11:38:05 +1000, , python deps add bs4,,
2078,93d2ed6a77ff1f57e5f3296dfd4863eeeb1513ce,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 10:51:06 +1000, , manual fix script license,,
2079,4d7c272ba7736f08ee12fd40a388c1dae630fffb,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-19 10:32:09 +1000, , manual appease pylint,,
2080,b1ef79e32fb32f07f0881b885bd096bf8788e74a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-17 18:01:50 +1000, , manual refactor cleanup use recursive false rather content search child use parse table instead long else fix nested list use get_text beautiful_soup rather home brewed call latex_escape explicitly,,
2081,10801bd891b190b5f8774cc7d59ce769dbf742ae,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-17 14:49:32 +1000, , selfour 962 allow api level description manual,,
2082,4ac01f61c3b1773b148855776bd0862651e34b5f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-17 13:59:41 +1000, , manual add doc,,
2083,c6056ecbe91de7d02f0112ea8d19e651a8db2acc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-17 13:57:24 +1000, , selfour 961 allow list api doc change convert ordered doxygen list enumerate also wrap benchmark config name texttt,,
2084,6b69024674f934690925a3d9bd52b40e1669aee3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-17 13:37:41 +1000, , manual use beautifulsoup use beautifulsoup instead minidom powerful feature,,
2085,1405cb33d9232f0f0fbe111c1b9894f40340e669,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-16 16:22:35 +1000, , selfour 910 document debugging syscalls,,
2086,318ead8fab96ce63c2441232f9b921c876f2d330,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-17 23:04:19 +1000, , call kernel boot.c,,
2087,5552c6c6d9b298b12af6f4e231d4fd4b538d8c4d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-06-16 14:25:50 +1000, , mark memset memcpy visible compiling kernel whole program possible function may inlined emitted resulting binary however time compiler may emit call function marking function externally visible tell compiler may usage see immediately source code case usage compiler going generate,,
2088,d84029305e98d84360d63ff2debcaf9d2de9e915,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-09 11:48:40 +1000, , selfour 911 document benchmarking system call,,
2089,de74bbb06127935925deed89debbd67589819a41,onas Claeson <jonas.cl@protonmail.com>, 2017-06-13 16:42:30 +0200, , removed unused static function last call removed commit ,,
2090,d8c31a85832608fd1854941524e7d224712f2ecb,onas Claeson <jonas.cl@protonmail.com>, 2017-06-13 10:19:21 +0200, , removed unnecessary comparison updateirqstate kernel include plat pc99 plat machine interrupt.h 115 error comparison unsigned expression always true werror wtautological compare irq irq maxirq _assert_fail ... ,,
2091,06dac66038fafbe8ae476ff898070f1a07bb8679,onas Claeson <jonas.cl@protonmail.com>, 2017-06-13 10:06:24 +0200, , fixed missing debug log file included kernel src api faults.c file included kernel include api syscall.h kernel include api debug.h error comparison constant syssend expression type sel4_word aka unsigned long always false werror wtautological constant range compare syssend  kernel include api debug.h error comparison constant sysnbsend expression type sel4_word aka unsigned long always false werror wtautological constant range compare sysnbsend  kernel include api debug.h error comparison constant syscall expression type sel4_word aka unsigned long always false werror wtautological constant range compare syscall ,,
2092,c6900c98e760b0c47b9675619ec90153c615e137,anyan Shen <yanyan.shen@data61.csiro.au>, 2017-06-08 12:42:41 +1000, , arm imx7 add correct dev mem int generic timer add device memory region interrupt merged anna generic timer impl,,
2093,fdc96a183fe770a44a9bc8e23033b10ddc2ac6f8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-07 16:11:14 +1000, , warn arm generic timer reload value high,,
2094,5090a26474f1d6a8e3970f099b10ab1ad8e49360,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-06-06 13:52:48 +1000, , manual add missing return doc sel4_poll,,
2095,7333e97c65c9bf6c3545fc45eb5c4e424d3f8994,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-06-05 15:46:09 +1000, , add pip metapackage downloading dependency dependency downloaded pip install sel4 deps dependency changed modifying setup.py script information update package setup.py script jira selfour 909,,
2096,dd352a1ae92fd8558b7bc03e0ff7b662c89a2642,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-06-05 13:41:57 +1000, , python3 compatibility script,,
2097,2b5e1328c8c9c2ee46fa49da4ef6b658acc3466c,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-06-05 11:25:06 +1000, , style add pylintrc whitelisted lxml module lxml module relies native library linting pylint load native library security reason thus find symbol exported lxml causing linting fail whitelisting lxml prevents,,
2098,8db82c2065a3cd3633a122f650c33e239e6e63f1,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-06-02 16:31:31 +1000, , manual correct manual label x86_page_mapio,,
2099,f39f92561294ca3725c41437a1fdc88e80d683e6,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-06-02 16:29:34 +1000, , manual better inference method manual label manual label method inferred unless specified api description change extends inference prevent slash appearing method label also refactors logic label inference readable,,
2100,e283e390d3c79d5a7f4b0e9a975d98e8f13777a2,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-26 10:02:07 +1000, , manual api doc expand ept acronym,,
2101,161b841a9e3e758e90a38a21fa01de17aa3a8596,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-26 09:56:35 +1000, , manual api doc rename,,
2102,e5c0d63c716a3121e60fdab8b6dccb0819e75767,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 16:19:08 +1000, , manual explicitly say todo doc missing,,
2103,0504785f9882714b4d94789e71aebd09fa6dc61f,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 14:21:25 +1000, , manual variable python interpreter allows manual built python mypython make invoke python script involved generating documentation particular version python script compatible python2 python3 simplify debugging ever stop case value python specified default value python used,,
2104,e29b1e8fb030c0f0107fa463966463db1f84188c,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 14:18:36 +1000, , manual docstrings gen_invocations script,,
2105,aee7a3cbc80770bb5aad7c8f587c3b12a46d8b7b,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 14:18:15 +1000, , manual remove unused import,,
2106,7ee77f293372b1d00dd0921538e47c2b69e6a082,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 14:07:23 +1000, , manual comment docstrings,,
2107,324d973dc13cd06b7fe91c993417d6fa778483a9,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 14:00:18 +1000, , manual suppress verbose output building,,
2108,c206dda4c77b0035b5f1988dd7a99f649d01c9bc,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 13:56:13 +1000, , manual remove errorenumdesc doc sel4 idl method output params return error previously method line documentation interface definition explaining commit remove documentation case generated implicitly,,
2109,748f571855082aa0236704a143d3c944ee3cca8d,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 13:50:15 +1000, , manual include prototype undocumented fns,,
2110,fee7c9bd0ddde0a717d527fc9a1565c67e328c0b,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 13:48:39 +1000, , manual robust hanlding xml error generating latex doxygen generated xml expected element found xml raise meaningful exception,,
2111,d8e6a0011566a07db8a222a6bec7713a7c0dab1d,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 13:46:26 +1000, , manual improve handling return type doc documentation provided return value function documentation generator attempt infer documentation based return type,,
2112,32af54221f4f1ef8f61685749008dd4a98f786a9,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-25 11:57:11 +1000, , manual doc debugg benchmark syscalls,,
2113,447e924337185930177d6b33510070ecebeaddc0,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 17:10:32 +1000, , manual undocumented return default error enum,,
2114,c2ca76a3ebcfeaebdc0676f4564e20b4e204f80e,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 17:10:00 +1000, , manual friendly name arch specific method,,
2115,c4500519a558c3811dffadb852bfa0b67d7bbd50,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 16:31:33 +1000, , manual fragile handling arch type,,
2116,c662c2effebe6f34b3273ef546af7d5ef39ce357,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:57:02 +1000, , manual tweak manual label inference,,
2117,5cf5b1659415769173ded7fff728f2a33db4744d,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:55:24 +1000, , manual correct ia32 x86 section,,
2118,3f2f66de2a08c14f77127e47141d086f598ace8f,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:52:39 +1000, , manual use generated api doc manual,,
2119,3498705f50c555bc6f7f9c6ff3f368aa1bcd53a8,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:52:00 +1000, , manual add basic name label interface,,
2120,ec3b6402483a0fdadb09bc1677787c195df062a8,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:50:42 +1000, , manual add label_prefix method name,,
2121,7af79c555a745ccd4de74ab49228803c768c02b8,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:49:17 +1000, , manual allow label_prefix set idl,,
2122,e426676c635f426ea3ccb2a10b63f69aa0668165,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:48:30 +1000, , manual handle case api method,,
2123,3180e8ab539376f12aa8258b59982c9143852e4b,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:45:09 +1000, , manual validate interface file dtd,,
2124,9f891ab7dfba6ac6173a1292542b26215462622c,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 15:41:36 +1000, , manual generate section arch specific call creates section appropriate name function prototype textual description function,,
2125,58cbddecffd25fc756fbfd603d4071dd68db4dbb,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 13:43:27 +1000, , manual parameterize apidoc cmd section type,,
2126,c7471db9b54cac2cc9ec7abfd17f42e7c4dd311a,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-24 14:02:39 +1000, , manual trivial whitespace,,
2127,8c7081c9aa6721547e851331bcbe43c0d03c098d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-01 14:30:15 +1000, , trivial use bit compile asserts structures.h,,
2128,f1ef8b3a5557a4cc260cb4362c5de7bf0e6e44f4,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-06-02 10:56:15 +1000, , arm fix assembler error bit definition,,
2129,af1e8762d4754285e9cf9ad6a4fdcbe286aab8fb,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-01 14:19:40 +1000, , tk1 increase sel4_tcbbits debug mode otherwise enough space tcbname,,
2130,59415dc99c36efd63b11398ab20cc57eb3c777eb,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-06-01 14:19:31 +1000, , add compile assert ensure tcbname size otherwise debug mode printing tcbname crash system,,
2131,3679b88309a7a7c348fa060a5436b4f556071d11,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-31 14:37:37 +1000, , tool make check robust allows arbitrary path applied kernel_all.c case build happening current working directory,,
2132,ebbccaac245db88bbd2b0f20a37a69329b69eef2,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-31 17:22:10 +1000, , merge branch master ssh 7999 sel4 sel4,,
2133,73761571fca8afc1b68f8f42a68c83a383caea9d,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-31 17:21:33 +1000, , update version file 5.2.0 dev,,
2134,3695232f9603af60d56f97072082d90f30e98b0e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-31 17:21:29 +1000, , update version file 5.2.0,,
2135,34cd1c7a56ea6f76130c17cb47953547a5b49a75,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-30 15:50:25 +1000, , check config_ variable defined instead true conform existing style checking configuration option,,
2136,a40b0589d7bff9887e012b0a2420ef70d7004a09,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-30 15:50:15 +1000, , use config_ variable instead configuration definition,,
2137,bb5ecb1b3e918ee63b805082204c54d9d18e58c7,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-30 10:34:17 +1000, , selfour 880 add config_debug enabled track thread config_printing enabled provide allows user dump state kernel scheduler,,
2138,ac9ea5162984ec1ac211b9722eb4366e939d732e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-17 14:45:55 +1000, , selfour 880 name idle thread,,
2139,4f4ef6e74f21e00f87475c940313033825a4cfc5,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-30 13:53:33 +1000, , arm add common configuration option exynos5 platform option allows checking platform three supported exynos5xxx platform easily,,
2140,673078c1e25c8d7b15d3e7a3f2257eb4f5c25831,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-29 17:02:07 +1000, , arm add missing config.h include debug.c config_ variable including config.h currently working chance commit add explicit include,,
2141,ff2271541bd0941fe39a9911f592a05ce0addc5f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-29 16:57:33 +1000, , hikey remove executable permission source file,,
2142,1f2f6b98bb2063017d91edb47cd1431ecfa818df,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-29 17:00:34 +1000, , use config_ variable instead configuration definition,,
2143,1930cf2e44908cb8faa5b315651bdb1958102f8f,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-05-29 15:45:22 +1000, , fix allow util.h included assembly file,,
2144,3230c900767e97f10cfcbc06df79c422e040e85f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-23 17:01:12 +1000, , selfour 708 fix priority doc tcbconfigure,,
2145,df1d9d7e5d5fe037d1ea28947ff00aa86d3ed24a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-24 11:33:58 +1000, , trivial use constant check,,
2146,f739cc89ebd00f25398a60026b0d4b7155889fe1,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-23 16:45:24 +1000, , manual python3 compatible relative import,,
2147,27b4411e842ccf170eaac50013a189d4ae5702ca,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-22 11:51:49 +1000, , x86 correct call function changed take tcb_t instead arch_tcb_t call site updated,,
2148,ef74899681f361403b36ae47ce4b5ef23d79fb43,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-23 16:26:38 +1000, , manual docstring gen_invocations stript,,
2149,b2c84ed80603fa1ed7fbc359770a7acd8dd522e0,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-05-23 16:26:15 +1000, , manual build system compatible python3,,
2150,bc38085995c27750c31e0b39b033baeda100dce9,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-05-22 04:54:19 +0000, , style_fix,,
2151,133883c004df6389eb47a1d87c308557b8ae9fa3,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-22 13:50:21 +1000, , manual correct underscore,,
2152,bac7826a902f301386129e1fe17963c7d031d0ce,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-22 11:52:55 +1000, , avoid using bitfield generated _ptr_new function function cause slow verification parsing currently proof importantly performance impact calling regular _new function instead,,
2153,359d191334a1c75b5874ce9f590a32e559bbeeec,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-19 15:44:15 +1000, , merge branch master fix manual,,
2154,95be1939d301f5eb949832f3f488210ff2add250,orey Richardson <corey@octayn.net>, 2017-05-18 13:31:23 -0400, , manual clarify extralen byte,,
2155,c0667b48a696c7275277492dff0e89db2df9b4ab,orey Richardson <corey@octayn.net>, 2017-05-17 23:19:35 -0400, , fix note numioptlevels,,
2156,7ec01d09928bcd41f0780144906c8756ccda0c48,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-05-18 13:27:36 +1000, , arm32 typedef vspace_root_t similar x86 avoid ifdefs fastpath.c arch independent code,,
2157,b9f2a7600cbf9e59ac941c684d0766ebad4a9e9a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-16 15:45:58 +1000, , libsel4 add constant multiboot region type,,
2158,56e9e28d493001f3a1aaee020c5090779b904707,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-15 15:29:21 +1000, , libsel4 add comment multiboot field,,
2159,a8d52713a8c45f0544891800e35c6ea20ae5214e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-11 13:48:46 +1000, , arm print message failed lookup case happen regularly common kernel usage warning message unnecessarily clutter output,,
2160,f8f25d7fd094bd22bab88641d7bc17d468be3352,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-08 15:42:55 +1000, , trivial fix ifdef guard duplicating another one,,
2161,9ca253a3d0b0dc828ea8d23ac3e51640efad8bde,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-08 15:42:49 +1000, , selfour 879 expose index entry constant,,
2162,85a0e441e76c9a3b81148b38781d46e8574c9165,uke Mondy <luke.mondy@data61.csiro.au>, 2017-05-05 15:52:09 +1000, , writing parse.py table avoid parallel build issue corrupted parse.py file,,
2163,fc0f1eec76fbf623e34aeb0f774c777c3690223e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-05 15:38:15 +1000, , kernel entry tracking track vmexit vcpufault,,
2164,2c398b7bf66c3894a00930e8992139f90cee096c,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-03-15 13:30:51 +1100, , abstract setting ipc buffer register arch,,
2165,108c325b0f2fc8bbc9908a53dad34302aada5147,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-05 14:48:49 +1000, , libsel4 change packed sel4_packed,,
2166,50d72007c60f51023f72b36953b1a7c14b997c86,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-05-04 15:20:21 +1000, , selfour 862 config_printing available config_printing enabled,,
2167,8ce9513d7a55ac9455ec0b990b7dc4265967a6dd,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-05-04 01:48:32 +0000, , style_fix,,
2168,a5fa9570fcfcc10b8a555c35a7b3b2ed0f03732a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-02 14:02:45 +1000, , change hasvcpu generic archinfo boolean public interface arch_hasvcpu function instead cheaking whether thread vcpu specifically checking whether thread aarch32 vcpu condition needed passed made implementation x86 extremely confusing arch_hasvcpu implemented return false due need x86 know whether vcpu commit change hasvcpu variable abstract archinfo boolean used arbitrarily architecture arch_hasvcpu function also changed become whose result passed,,
2169,3866b060557e8ac5cab98bf15179bcb664196b90,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 17:55:50 +1000, , pc99 make name compile_assert unique,,
2170,8523406990dc50bcda28d0e46fda8b46e67c89df,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 16:27:15 +1000, , use case offsetof used offsetof supported parser regular compile_assert may used,,
2171,038018be659dff1a6551cd83a52252ffaa9308bb,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 16:26:51 +1000, , use offsetof instead directly using,,
2172,019f965e7dccc6c6c8c0f02ed5a16665a830f38b,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 16:26:25 +1000, , arm use instead manual ifdef wrapping,,
2173,ae0937a05368540dbd4e02df1c3a098668f194fe,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 16:23:48 +1000, , add version compile_assert expanded verification build used case would like assertion contains syntax supported parser,,
2174,52834951dce2abe8b9142bc4bffc14f64a9233b9,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 16:22:59 +1000, , add missing include assert.h,,
2175,0a0c27227e676bd7ba8c40d4dd65210a66839b2d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 16:22:12 +1000, , x86 remove trailing semicolon asm statement semicolon actually necessary cause problem parser,,
2176,ac28eec84cc671c0e5ef36cc7b9e5a640c4b8f68,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-03 16:54:51 +1000, , selfour 865 fix variable size error,,
2177,d13544c737762739aae31f58c087a563fc1780b6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-02 11:38:52 +1000, , selfour 865 pas memory map information user,,
2178,420ff03e78360e52272258adca1af3f7c401fd39,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-02 18:42:34 +1000, , selfour 160 add missing usererror message,,
2179,551e73f22f4288356ecfa93fbe1830113dc47529,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-05-03 10:29:01 +1000, , check configuration variable defined instead true conform existing style checking configuration option,,
2180,dd8613261e118b47d55841dd6f4e9c65039c8bdb,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-13 11:38:55 +1000, , use config_ variant configuration definition use config_ variant get declared autoconf.h configuration variable preferred definition get set somewhere makefile,,
2181,3b2b64a0946b6e5e12d9e34bb745aaa45e959c31,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-05-02 10:53:19 +1000, , selfour 864 fix alignment calculation,,
2182,beddca16cdf25522c1c2ea612611e31a867932cc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-03-22 16:46:56 +1100, , libsel4 add allows benchmark utility code set register ipc buffer required,,
2183,7561b2c5fc1d51b8ff2de97030643c35c62a2857,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-04-29 12:14:16 +0000, , style_fix,,
2184,4c9207a7878f871e234b20333687240af50fc8d0,erwin Klein <gerwin.klein@data61.csiro.au>, 2017-04-29 21:44:42 +1000, , arm hyp refactor vgicmaintenance avoid potential overflow store index ctzl eisr1 also move current_fault assignment hardware interaction simpler verification condition,,
2185,0f0680835c2435a0632a091c1f771da2fc03d8d9,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-04-29 19:36:51 +1000, , arm fastpath reorder vcpu_switch original slow path shoot first verification reorder machine operation hardware state model put fastpath order slow path,,
2186,ba68cf3846d1ebf0630a4a71b35ab16b846b25a6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-04-28 17:05:46 +1000, , merge remote tracking branch master 5.1.x compatible,,
2187,6f49a5292299c8c6fa66339db2d27826e4bad8d8,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-04-28 16:48:38 +1000, , update version file 5.1.0 dev,,
2188,598c9d1efc2b10c475a92fd5775d8280c766b77f,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-04-28 16:48:33 +1000, , update version file 5.1.0,,
2189,d7cf9730028afdbb8c306aff331306e42e66dd96,oel Beeren <joel.beeren@nicta.com.au>, 2017-04-27 10:44:57 +1000, , refactor take bool rather tcb_t involves adding function determine tcb vcpu make verification lot easier arm hyp,,
2190,d6b12fb1e9c31b2236ad8f7fa21978fdf0ef2c48,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-04-27 13:47:30 +1000, , fix,,
2191,a7e296081497371a25c447e9fecc6d2f0d9c21aa,iki Tanaka <miki.tanaka@nicta.com.au>, 2017-04-26 15:50:14 +1000, , arm hyp get via local variable vcpu_save vcpu_restore,,
2192,d5fb161881b2fdca48cd172b63c1d808ed64c0a2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-26 09:36:57 +1000, , arm check current thread isrunnable vgicmaintenance check never false added fact proven,,
2193,b861f28498485e8942e2c237f961041f4ef48f20,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-26 09:35:22 +1000, , move isrunnable thread.c thread.h helper function useful beyond thread.c,,
2194,24307c2cb01827c164239e2b37152a398f48f0f3,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-24 16:56:03 +1000, , arm set badgeregister proper kernel reply badgeregister set,,
2195,d62e1fb49aec82214b476a1b17bd4fe32f1c8131,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-24 16:41:41 +1000, , arm lookup ipcbuffer use setmr,,
2196,353f05747f032ca7a4bcce59725e921a35e8cdf5,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-24 11:36:27 +1000, , arm pas call setting message register return message unless user performed call must refactor call readvcpureg outside introduced condition since performs machine operation always happen,,
2197,3a64fa46ecddac0f374e27e5c98a6a0855cf59da,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-24 11:49:41 +1000, , arm correctly get base address super section resolvevaddr,,
2198,468c7654cea1cccd1bc7fe6483bfa066ea1bf40a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-24 11:51:47 +1000, , merge branch master fix makefile,,
2199,34da23eb2def654b0b60acef6deea27f23ac2048,orey Richardson <corey@octayn.net>, 2017-04-21 22:25:03 -0400, , remove extraneous quote path setting cause first last component path include quote character obviously wrong manifested system able find mkdir anything else usr bin since last entry path,,
2200,00f94e762d1f09d0a77dbb2149a69a5a0482c7aa,iki Tanaka <miki.tanaka@nicta.com.au>, 2017-04-21 13:27:03 +1000, , arm hyp vcpu_disable split reading setting register easier verification,,
2201,08f0cb3f362724a3370a4b417322e0ae2d4bf7e6,iki Tanaka <miki.tanaka@nicta.com.au>, 2017-04-21 13:26:04 +1000, , arm hyp change type loop vcpu_restore vcpu_save,,
2202,d49ac709a93466c91c870184fbf6503decbd4a23,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-21 17:16:08 +1000, , arm swap line verification simplicity,,
2203,c0a1dc7557e6a85e4d94dab2814cd85c9bb0848b,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-04-21 15:07:16 +1000, , resolvevaddr add default case switch needed make parser happy,,
2204,982a1a04749804dc5ddd2ff1dc45d0774a80304e,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-04-21 02:39:22 +0000, , style_fix,,
2205,c01bda565db9da9e5653e582072e5201b75e3c26,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-21 10:03:42 +1000, , arm hyp assume page valid mapping resolvevaddr,,
2206,85643b9f2f4d3116410e860bf64ecfd705840cf1,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-21 09:47:36 +1000, , arm check type slot large page mapping,,
2207,43dea0680c6037c20a8744a11af7180334804b7e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-18 18:15:53 +1000, , x86 correct multiboot info definition field multiboot_info structure precise size use pointer type size change ia32 x86_64 build commit change field correct fixed size uint32_t,,
2208,701be5d013a6a8d5187ccaafb325e31242a7a199,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-20 13:25:59 +1000, , arm construct correct address multi entry mapping hyp enabled multi entry mapping large page super section hint paging format hyp enabled entry need correct though hint bit set meaning entry need independently correct address field already done case remapping mapping change implement mapping change remapping code use loop formulation easier verify,,
2209,cbe37757dba7ef4728b6a20a1411f448803b69d2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-04-18 14:54:33 +1000, , kzm fix timer reload overflow calculation,,
2210,9224b8372aa58daf0215dfa0e78452d1e9220bde,iki Tanaka <miki.tanaka@nicta.com.au>, 2017-04-11 10:51:46 +1000, , arm hyp update auxupd,,
2211,90b3e757bf44a44f045b28b5158d2b87ecd4f748,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-04-11 14:04:06 +1000, , libsel4 fix warning,,
2212,8c02bc1301d6ef357db971b30fb8d2f44425cb79,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-04-11 13:57:47 +1000, , x64 implement moving ia32 implementation level x86 implementing syscall stub,,
2213,37fef55a27de7714f6e14f0322bb72c8e8dc07ec,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-04-11 11:27:37 +1000, , trivial remove unused bound field ntfn,,
2214,b36386f166f7dacdbeef0e33ee37c7d82a0507ec,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-11 10:58:16 +1000, , add missing source_root config path neccessary tree standalone kernel build,,
2215,49bf7738f5addd5fcae0239b4fb0ea3e5d278ed9,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-05 15:35:30 +1000, , remove incorrect comment makefile,,
2216,4e3839e315ec744e31785e8107c339166161e236,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-05 10:47:19 +1000, , move standalone autoconf.h file include directory performing non standalone build separate autoconf.h file generated defines configuration kernel currently directory file well kernel include plat plat directory listed include directory compiler due directory generated autoconf.h earlier list generated autoconf.h used preference standalone autoconf.h relying order directive unstable commit move autoconf.h file dedicated configs directory added directive standalone build performed,,
2217,ab080c2ef23d67e7c81d99f406b3098ef11e6951,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-10 10:46:25 +1000, , arm remove redundant memzero zeroing memory previously removed done creation object initial zeroing whole untyped vcpu iopagetable object evidently missed original change,,
2218,73db41687ebdfe43002bc426051d5efde9aa56c8,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-04-05 14:16:19 +1000, , arm hyp make index arg unsigned long argument passed come directly word_t signed also verification,,
2219,0abc720277045e05ee72d6696d3e62165a99b847,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-05 12:23:42 +1000, , debug debug definition supposed used kernel rather toggled separately user notion debug,,
2220,77616ac43dbb95c4319b69eb91f47f3712cb409a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-05 12:20:55 +1000, , check config_ variable defined instead true conform existing style checking configuration option,,
2221,b70374eb4801af222f76b3efe43246d9948dba03,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-04-05 16:21:55 +1000, , add,,
2222,7680bab494b0bf1165e297a1d48dae204b334840,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-04-04 19:41:49 +1000, , tk1 disable smmu autoconf.h overwritten kconfig used verified platform smmu likely come much later,,
2223,9b17e8afca0d564003c76a360cb5479cfb86be46,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-04-04 15:59:40 +1000, , tk1 maxirq one w.r.t n_interrupts,,
2224,90985287195f571f51307eca27e122968392df6d,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-04-04 11:55:07 +1000, , tk1 set verified kernel,,
2225,c5b52b044ccc580f4ed387999b9ab56d45ab5444,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-04-03 05:17:15 +0000, , style_fix,,
2226,73f7d13a530cdde6aba0d8494e055734cb34eb9d,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-24 10:27:52 +1100, , x86 add pure possible breakpoint code,,
2227,4b491dcf0c2c19860c5c9b503539bf0e9b0d1667,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-23 18:34:06 +1100, , selfour 836 arm hyp config option saving loading trapping debug state provides configuration option enabling hdcr.td trap saving loading debug state vcpu switch currently verification plan support trap setting option complicates ifdef related debug register even abstraction enabling disabling individual piece debug code different configuration option also implemented part refactored ifdef guard remove guard completely libsel4 around definition number breakpoints watchpoints,,
2228,3cbe825a6f78fbb470e622aa14c01a004921cec7,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-23 17:41:16 +1100, , selfour 836 arm correctly trap debug event previously using unpredictable behaviour setting hdcr.tde without setting debug related bit hdcr also duplicate code call within inithdcr,,
2229,67b829df1bfb56b61fd2cf5e5baa78706e2f12a6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-04-03 13:40:16 +1000, , selfour 836 arm move prototype prototype previously intermingled struct definition move located function prototype,,
2230,3f90fad605417686b0558e12899a3931e030c916,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-22 16:11:49 +1100, , selfour 836 hardware debug api function take tcb_t arch_tcb_t touch file throughout x86 arm,,
2231,4e5cc369ff26683b68829bb70f66595e8a038648,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-22 13:40:58 +1100, , selfour 836 debug api setup initial debug context boot_code efficient way setting thread initial context implemented patch essentially instead reading debug coprocessor everytime create thread read coprocessor boot assign pre read value initializing thread,,
2232,eed691d5e55ae3a11442d6c189b00c60fc290c6e,uke Mondy <luke.mondy@data61.csiro.au>, 2017-03-30 17:03:01 +1100, , add comment explaining env var,,
2233,13f7e331ce36eebc80a885861061fe10a909de69,uke Mondy <luke.mondy@data61.csiro.au>, 2017-03-30 17:01:35 +1100, , add bytecode suppression envvar toplevel makefile,,
2234,13f1a00c7482e3c502b27b9c7cc1e3afce171528,uke Mondy <luke.mondy@data61.csiro.au>, 2017-03-29 19:11:25 +1100, , set environment var force python generate cached bytecode pyc file,,
2235,dc6d9b8a8e28c606ef44e395aa3313a9771f86ec,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-31 15:53:40 +1100, , merge remote tracking branch origin master head,,
2236,dfd297118862d31e8f4de21a57fe8e1c2e8c2c79,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-31 15:12:36 +1100, , update version file 5.0.0 dev,,
2237,5453060b9530567d2709d0815c1b114cb1a2be6a,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-31 15:12:32 +1100, , update version file 5.0.0,,
2238,084649c787fb265b12703a15c4f7db042b4df983,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-03-30 23:21:50 +1100, , split asm read arm hyp previous implementation read bit value two register one implicitly cast paddr_t parser handle asm register read anything word workaround perform two bit read instead returning one,,
2239,de6d4772ee208cb93d8ee06e6eb278a28cb8d74a,afal Kolanski <rafal.kolanski@nicta.com.au>, 2017-03-30 19:57:44 +1100, , rename arch_tcb.vcpu vcpu.tcb vcpu.vcputcb struct vcpu struct tcb tcb ... struct arch_tcb struct vcpu vcpu ...  struct tcb struct arch_tcb tcbarch ... conspire generate type error verification side due assumption non colliding name,,
2240,98963c60f652d0e5cd9b2d395577d7a6fb3ec0a3,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-03-29 22:49:22 +0000, , style_fix,,
2241,93cc22b28903c3d4ba0e1663fd6db64cea697ad1,mrzar <azarrabi@nicta.com.au>, 2017-03-10 13:59:13 +1100, , smp fix bug stalling remote core restart tcb inside lock waiting anything irq replace tcb idle thread state also make design generic shared arm,,
2242,57336507cff9dc1c941df42b6456123797deb442,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-28 15:01:03 +1100, , arm hyp vspace enable nonexecutable attribute,,
2243,8f7f8502e7072e5bc3fd738eb425b745172a1e6d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-09 14:26:44 +1100, , selfour 712 arm enable user level pmu event counter,,
2244,c104c82f5a4fe67dc587f319f4871159e895b880,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-09 14:21:59 +1100, , arm refactor constant debug api remove duplicated constant move constant debug.h visible without user debugging api enabled constant useful configuring debugging performance monitoring feature,,
2245,941edc0883305316d54aa0f35010939dd74ef2d8,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-23 12:39:56 +1100, , selfour 836 fix build error verification build,,
2246,725d0dacfd3bcd4afc7ed43fa57e87024be2810c,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-03-21 15:05:40 +1100, , selfour 836 disable debug context save restore vms patch disables debug register state save restore arm hyp guest vms interfere one another trigger one another certain limited scenario undone later,,
2247,26c81b9ff4decb69196352e8b0c59220669e6133,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-16 16:24:16 +1100, , x86 move pdpte_t mode delete ia32,,
2248,2cd909b2e9e2e1e330e8cc5807ce4c8957f02530,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-16 15:09:07 +1100, , ia32 remove unsued pdpt defines,,
2249,6bdad5c890733faec66936d037b6148d08f43879,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-03-16 00:41:36 +0000, , style_fix,,
2250,6103d8f25fc168c47a385cbcd02a741f79f79a6b,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-03-16 11:33:14 +1100, , trivial typo previous commit,,
2251,f42d63631b1d332f78a41ee1e9c10f44a12d1151,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-03-16 11:15:04 +1100, , refactor initialise common core state one place,,
2252,93ddf268931295d1bb74b50f0d2a9477b91ed7e3,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-14 14:12:00 +1100, , tk1 add register clobber monitor mode call,,
2253,4de4c5f6b13a5f4b1c880171166b7551bb9d8056,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-14 12:09:57 +1100, , add unused,,
2254,d0d76cd43c75bc715ab57b646974758a621e5682,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-13 14:27:23 +1100, , x86 correctly restrict register value restrict value register set register,,
2255,0d307b6fed7b9bde6536a450c61e350802fd2361,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-08 13:42:17 +1100, , arm remove duplicate cast,,
2256,17093c15f39679572e87f15e470a39fe2ffd023b,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-09 15:48:56 +1100, , tk1 fix config bug masked iommu interrupt,,
2257,9601f0fdfe1487e3499e3814b60dbcd5702849bb,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-03-09 02:36:15 +0000, , style_fix,,
2258,adeb341f48dd6d79e29742f517d4830468da2712,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-03-09 12:22:00 +1100, , tk1 add missing device region,,
2259,cea76d17abe3579245a980edbb66d882d89fd484,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-03-08 00:46:03 +0000, , style_fix,,
2260,733219e34b42224e8ed8442de499c8c1ef747794,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-03-08 11:45:43 +1100,710, merge pull request 710 sel4 sel4 halmatary sel4 armsmp4 master commit selfour 745 arm smp add lock unlock code kernel entry exit point selfour 744 arm smp map kernel window root task cache shareable selfour 744 arm preliminary booting core selfour 744 add utililty function read mpidr register cpu arm stack add utililty function get sel4 top stack pointer register,,
2261,e8d3672c9a89c32f8d074d57cfe428fde839eb47,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-02 11:11:45 +1100, , selfour 745 arm smp add lock unlock code kernel entry exit point,,
2262,a9f57e09bf8d339688d7dda81519cb696d0f92b8,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-02 10:53:52 +1100, , selfour 744 arm smp map kernel window root task cache shareable default user ptes pdes also default shared later provide option allow user map frame shared,,
2263,597240152722347cdd41e7007975ddf18ec17cd2,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-02 10:34:57 +1100, , selfour 744 arm preliminary booting core,,
2264,ddc58f3f82e1b455663682ce1d87dc8d9bc8973b,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-27 16:33:51 +1100, , manual document bootinfo register,,
2265,099b45074f24533133e7a862982e65b5e2e721a4,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-27 14:10:47 +1100, , libsel4 deprecate bootinfo management,,
2266,56cc374839d942269a3cc487e82e60c22a1c4cd6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-07 15:51:31 +1100, , x86 consider port cap object object backing port capability rather represents authority use port range derived authority range checked currently always considers two port cap object whilst true also true say port object since object easier reason port cap object restriction region change consider port cap object,,
2267,24c6a7e52161db155587aab98380a548dd47d5a9,mrzar <azarrabi@nicta.com.au>, 2017-03-07 08:59:32 +1100, , tx1 add fpu config variable,,
2268,413b01644e62e4a456f73c7b22f7762534fe0620,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-03-03 14:34:09 +1100, , arm hyp disable active vcpu switching idle thread vcpu_switch used setvmroot switch active vcpu enable disable certain virtualization going using vcpu running idle thread leave kernel mode vcpu active almost irrelevant except interrupt enabled vgic generate interrupt whilst vgic generate interrupt whilst idle thread running problematic verification,,
2269,d5bd84e00f3ea8c8cd75c6c32e3bf685da45d18f,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-02 10:31:50 +1100, , selfour 744 add utililty function read mpidr register cpu,,
2270,33da2e0f37ac401e53f1163d1d447e6880a178a1,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-03-02 10:29:39 +1100, , arm stack add utililty function get sel4 top stack pointer register,,
2271,ccd9020b6af1eab0bfbc3313b4675b1a6250087c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-30 14:34:47 +1100, , pas tcb_t instead arch_tcb_t,,
2272,dc8e101aa80139f246acda28ea3c54d5af01762f,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-02-28 15:20:51 +1100, , add gitignore parsetab.py,,
2273,f12f0477c0ffdbde9d8068bf79d7b59c1e206ce4,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-02-28 15:09:50 +1100, , add pl0 debug api support hyp mode kernel patch enables hype mode kernel intercept non secure pl0 debug exception since hdcr register sdcr consequentially effect secure monitor may executing alongside hypmode kernel native sel4 hyp user thread cpu see need raise debug exception taken pl0 user naturally try raise exception pl1 supervisor since sel4 pl2 pl1 sel4 set exception vector table vbar pl1 cpu attempt vector pl1 vbar get data abort delivers pl2 patch cause pl2 sel4 hypervisor directly catch debug exception straight pl0 process debug exception directly native thread guest vcpus unaffected change debug exception delivered guest pl1 vbar per usual,,
2274,469bdd61566e3976130e882785e49617230f9952,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-01-05 14:20:03 +1100, , arm hyp add support save restore debug register thing guest vms modify debug register non secure pl1 kernel doe nothing ensure guest debug coprocessor register preserved preliminary patch simply hook vcpu_save save cpu debug coprocessor register saving vcpu state restoring debug register switching vcpu use already called called specifically modify always pop debug context patch cover breakpoint watchpoint register cover entire debug coprocessor another conversation,,
2275,903a02dbefa74f8d1e9b7ec44660634a0ea3e519,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-02-28 15:06:51 +1100, , enable secure non invasive debugging unnecessarily sder secure debug enable register two bit control enabling debug exception pl0 secure world enable respectively invasive debugging non invasive debugging enabling needed enable invasive debugging pl0 patch disables non invasive secure pl0 debugging needed also add comment dbgauthstatus,,
2276,bb2800107c0c51cb3997ab2abca160f7e326b0d5,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-28 23:08:42 +0000, , style_fix,,
2277,ecb54e09e6536a22f67a3c5e7d42a86841f5c74c,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-03-01 10:07:46 +1100,708, merge pull request 708 sel4 sel4 halmatary sel4 selfour 746 master commit selfour 746 arm smp reserve first two sgi sel4 ipi selfour 746 arm gic provide ipi support selfour 746 arm gic bank active_irq core,,
2278,bf9d02f3ca65e1b7de2cf51486eea62cc49942ac,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-03-01 09:55:44 +1100,709, merge pull request 709 sel4 sel4 halmatary sel4 arm irq master commit arm irq add function initialise local irq controller cpu,,
2279,256c30ae0269b9877625f11d81bc731eca7d701d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-14 14:23:08 +1100, , x86 pas vbe information multiboot bootinfo,,
2280,5253dca8b1e6a5cda3b6c7adce55f398ee3274fe,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-27 16:20:04 +1100, , selfour 746 arm smp reserve first two sgi sel4 ipi,,
2281,b8f9dcac64603debc2d1e235f8032ee504cd4845,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-28 10:47:25 +1100, , arm irq add function initialise local irq controller cpu similar implemented platform gon support smp implemented proprely required otherwise stubbed single core implementation,,
2282,b95dec2f7b1ae184ca033298f442e72328d5d609,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-27 16:12:07 +1100, , selfour 746 arm gic provide ipi support,,
2283,8f859a7d32b78a31dcdf26d530efd53356ed7865,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-27 16:10:14 +1100, , selfour 746 arm gic bank active_irq core,,
2284,db15ec7c46ca6884b295d195ea7c723f25d0379f,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-28 09:47:42 +1100,704, merge pull request 704 sel4 sel4 halmatary sel4 armsmp3 master commit arm boot initialise private timer user access benchmark cpu context,,
2285,c43954252c1f0e0a34a495dbd882a5c0b84355a0,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-27 16:14:36 +1100, , remove assumption bit memory offset bit platform physical address could offset virtual address change offset match word size target architecture,,
2286,4d54476621691c52fbea94b6b6cbdebdbef641fa,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-27 06:26:58 +0000, , style_fix,,
2287,03c323c18ef5ecf82fa962bc9e441870e6ed290f,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-27 10:49:19 +1100, , arm boot initialise private timer user access benchmark cpu context smp context init_cpu meant called cpu initialising private timer user access benchmark basically ccnt per cpu operation involve per cpu hardware resource interrupt,,
2288,dea3d9819d39190c696d2b60b365157b8e40b4e5,mrzar <azarrabi@nicta.com.au>, 2017-02-27 07:16:47 +1100, , x64 add config_have_fpu autoconf.h,,
2289,b595d71f12f034971e7c7afb2780e11cf1f4dffc,mrzar <azarrabi@nicta.com.au>, 2017-02-26 12:26:23 +1100, , x86 initialize aps,,
2290,8610061aa9c38662c5f3c4bb80bc034cfe6b7869,mrzar <azarrabi@nicta.com.au>, 2017-02-24 15:58:50 +1100, , aarch64 fpu lazy context switch,,
2291,0707ae874be8fabcfce6455afce60256af19257e,mrzar <azarrabi@nicta.com.au>, 2017-02-24 14:28:36 +1100, , move arch independent function generic file have_fpu config,,
2292,ae8f2c99d7a2598538698a7194d1efe465f954d0,mrzar <azarrabi@nicta.com.au>, 2017-02-24 13:29:30 +1100, , x86 move current active fpu owner node state,,
2293,323e60a749433f794638779133a1fcf77026c72a,mrzar <azarrabi@nicta.com.au>, 2017-02-24 13:16:11 +1100, , x86 define number restore since switch node state,,
2294,195e5a0db8e06e889cc6a7c23ff89da9879c112e,mrzar <azarrabi@nicta.com.au>, 2017-02-24 13:01:01 +1100, , pcc99 move max restore config value main kconfig,,
2295,25277a09a32ae07b289efffa57cc5a8aac1a7ac6,mrzar <azarrabi@nicta.com.au>, 2017-02-24 12:55:20 +1100, , aarch64 instruct gcc use register,,
2296,325db51cb108cd16af6aaa353d59c72807563fe6,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-02-27 09:29:24 +1100, , fix type error benchmark.h,,
2297,aa656604dbbed502d2d632fc32b81dca49be8a42,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-02-11 20:02:46 +1100, , modify finalizelog syscall way know many entry syscall log contains otherwise one option iterating finding terminator however requires log zeroed trial change finalizelog syscall return number entry,,
2298,e937d96801cef410db85210f4bcdf822069e5d10,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-02-24 14:06:19 +1100, , change debug ifdefs autoconf.h previously ifdefs debug syscalls relied definition makefile.flags sel4_tools change use configs defined autoconf.h make easier import building project use sel4_tools,,
2299,35e48115727665f05e140a73bc9b708715c798c3,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-23 11:44:42 +1100, , verification guard smp define,,
2300,f97d6f3d149f179e89f48c733f93e346d3038b9e,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-23 11:23:11 +1100,683, merge pull request 683 sel4 sel4 halmatary sel4 armsmp master commit selfour 744 modify head.s load stack core implement,,
2301,0a26fa3b312380f249fcf7ef6c2f1d86a5aca8c2,mrzar <azarrabi@nicta.com.au>, 2017-02-22 10:18:24 +1100, , pc99 fix dependency,,
2302,712efa63cb09f01918ce3a6057526dc7db017276,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-22 12:13:35 +1100, , arm_hyp use explicitly invalid user one user order schedule must still set something active fault previously hypervisor enabled worked platform typically anything valid certainly nothing resembling page directory physical address assumption clean unknown physical address accessed change add explicit empty switched,,
2303,f8606c86ada287df06deeb2e22fbd5a75b57de40,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-21 16:06:57 +1100, , provide spec ctzl provides spec __builtin_ctzl function change existing code use wrapper,,
2304,b3c25ec87672e8cc077c136370965e59d05c3c20,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-22 15:40:44 +1100,693, merge pull request 693 sel4 sel4 halmatary sel4 fix86_64 master commit fix add pdpt stuff removed shared x86 code x86_64,,
2305,34fe58a3342fa5165d76a97278ee4f50cda59d77,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-22 15:20:15 +1100, , fix add pdpt stuff removed shared x86 code x86_64,,
2306,96c066c96bb7ca44a5d9209dfc1d39b2373e453c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-16 15:08:27 +1100, , arm ensure vcpu linked tcb active change invalidate active vcpu active vcpu one dissociated given linked vcpus active check vcpu_finalise removed already call,,
2307,cb952a2be4f59290965127caf566b44502a96798,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-02-22 12:20:15 +1100, , replace division int division script,,
2308,8c93b71c1cbec6d10afb470a79ae0994cd2464b5,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-02-22 12:19:58 +1100, , import reduce functools python script,,
2309,7337f9e8df225add5b77ce2c0432890592f4a434,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-02-22 12:19:24 +1100, , parens around print args python script,,
2310,4632e77d85fa00f7bde077fc99a88b9b60f819fb,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-21 16:36:23 +1100, , correctly indent license header,,
2311,eccaae51dccf6dac4dbc29ac25f4312e4d7a0532,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-21 16:35:05 +1100, , d61 data61 license header consistency,,
2312,bca46830e986937509fcbed5cea6b4d5b72edfb7,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-21 16:14:34 +1100,420, merge pull request 420 sel4 sel4 halmatary sel4 x86removepae master commit selfour 501 x86 remove pae support,,
2313,904a13ac1fd8cae643a8dd6ceadb047920d704c9,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-21 15:14:04 +1100, , smp move lock.c x86 architecture independent smp directory,,
2314,c1407c55216deba425fe32079ca786d213c5509e,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-20 15:11:40 +1100, , selfour 744 modify head.s load stack core implement,,
2315,3e57e647e9a882fc7ba07329bcfe41ff87af5bdb,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-10-20 10:23:53 +1100, , selfour 501 x86 remove pae support,,
2316,ba14b5fa7d44ee7e8296a84327f973457a8b1e79,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-17 11:33:11 +1100,682, merge pull request 682 sel4 sel4 halmatary sel4 fixaarch64 master commit trivial add place holder smp.h file aarch64,,
2317,e0e49db0ece32af40cdcc5dd81d210078bf2b1d9,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-17 11:23:49 +1100, , trivial add place holder smp.h file aarch64,,
2318,75ff2cd2e09862a537e3f7a8f18fe8746b03f07c,ack Suann <jacksuann@hotmail.com>, 2017-02-17 11:20:17 +1100,677, merge pull request 677 sel4 sel4 jsuann sel4 pendirq master commit replace,,
2319,e45ee8b135e9af0f762a4fbd5183780c21427922,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-16 23:57:13 +0000, , style_fix,,
2320,be1f82a45e45ee275939305fef9ad0566eb392e5,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-17 10:56:53 +1100,610, merge pull request 610 sel4 sel4 halmatary sel4 smp3 master commit x86 define arm smp move rename migratetcb arch tcb.c arm smp prepare arm smp adding stub,,
2321,e0adcae3dbd3b15917c6c59496ce0aca97bbdf97,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-16 04:29:32 +0000, , style_fix,,
2322,0ef7c693ceaae1626bee06ababcb6787841e6b4e,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-15 11:36:07 +1100, , x86 define arm,,
2323,67cdff7b68b75c223eb4865751748f47e8228b12,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-15 10:43:29 +1100, , smp move rename migratetcb arch tcb.c,,
2324,48d17e1f58433123fe73c8c9776a8251a96a0219,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-17 10:47:25 +1100, , arm smp prepare arm smp adding stub currently building arm smp broken commit make possible build arm smp stub run time smp arm doe work reference future smp target follow order layout add minimal required file function needed support smp build sabre order support platform ipi interrupt defined machine.h,,
2325,4cca9968fe4ead9e27936dc7af05d6b8991f41be,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-16 15:23:29 +1100,678, merge pull request 678 sel4 sel4 halmatary sel4 usercontext master commit arm use head.s,,
2326,98e6c9c060f9498cc0e7388145f2065ad142f911,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-16 15:22:19 +1100,669, merge pull request 669 sel4 sel4 azarrabi sel4 init_freemem master commit update init_freemem check mode dependant reserve region,,
2327,0a93c3a2a01571e061f1b71b72fa2ff915de432f,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-16 03:41:56 +0000, , style_fix,,
2328,d17615aa6c66e43cfbb20c5afc9fadb486edf776,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-02-16 14:05:45 +1100, , arm use head.s,,
2329,c574f4fc48cedaed958f2dce1e9bc0da3771295c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-14 12:29:53 +1100, , helper allocating extra boot info region,,
2330,7836f76cf910a8842527004d03a5df69a2e8815f,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-13 14:21:26 +1100, , extend bootinfo support potentially arbitrary additional structure provides future proof interface extending bootinfo region additional kind optional architecture platform specific information basic idea report size region directly following bootinfo frame made series chunk chunk identifier describing length allowing unknown chunk skipped favor examining remaining chunk,,
2331,46aa3860ff1d1105db372c79e00b80bbe0e69a81,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-13 13:59:18 +1100, , x86 expose multiboot video mode selection,,
2332,c54833850a371b20a7065894605ec41bb69dfd3a,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-13 12:18:54 +1100, , x86 remove duplication multiboot header,,
2333,50995b4c5f5bfd88c0ae049966f58f5cdcd6d8df,ack Suann <Jack.Suann@data61.csiro.au>, 2017-02-16 12:51:14 +1100, , replace,,
2334,1ec4128baa3043cfe3250675ed0e61b173bfa193,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 14:52:34 +1100, , manual brief description arm iospacecaps,,
2335,323e5ac88ae26d6364549180a3b3948f51907ff4,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 14:45:38 +1100, , manual correct description bootinfo untyped region,,
2336,2a656ae0d9cf0dd5b0fe5bace85e201dcb7b4203,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 14:46:12 +1100, , manual remove defunct description untypeds,,
2337,95e13883e039b09e9bef18b2ccaff40bad0f695e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 14:36:16 +1100, , manual remove constant initial capability value,,
2338,2fc1afbebffe1c16b6adf33d04cca0dd5418df18,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 14:33:07 +1100, , manual make bootinfo description match actual layout untyped region moved sel4_bootinfo struct change manual match,,
2339,42a88e8f0a44897a0bef7c92d2a8f1b47b771c3e,ack Suann <jacksuann@hotmail.com>, 2017-02-16 10:33:08 +1100,670, merge pull request 670 sel4 sel4 jsuann sel4 pendirq master commit x86 handle pending interrupt scheduling thread handlesyscall,,
2340,35c5db9ea409c0495156839fb5c2d11e99a40f65,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 16:51:57 +1100, , arm config option enabling smmu interrupt smmu interrupt handled acknowledged entirely kernel result rapid smmu fault cause excessive kernel time printing enabled potentially result complete denial service,,
2341,22f9d7b953247f62cae6df97dd4e765535be2349,mrzar <azarrabi@nicta.com.au>, 2017-02-13 16:07:46 +1100, , update init_freemem check mode dependant reserve region,,
2342,9ba8e105e3599304823649946bfdaa1c52ffce6e,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-16 07:19:17 +1100,660, merge pull request 660 sel4 sel4 azarrabi sel4 x86_ret_fix master commit x64 add missing ret machine_asm,,
2343,7b028c7d79fea00cc5aeb48af695a0ddce698827,ack Suann <jacksuann@hotmail.com>, 2017-02-15 17:22:29 +1100,672, merge pull request 672 sel4 sel4 jsuann sel4 excep_x86 master commit ia32 added common exception handler,,
2344,e2f3ea8bc898fde603f98f1075dfc3e83a343035,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-15 16:02:35 +1100, , x86 make ioport cap never considered object port capability backing object asking two cap refer object therefore meaningless question ask,,
2345,7c6fd56b176be03d6c76fe276ff3530eae100145,ack Suann <Jack.Suann@data61.csiro.au>, 2017-02-15 14:40:20 +1100, , ia32 added common exception handler,,
2346,9f67d21c3dffa66516f4f72267b5a77470c8c137,ack Suann <Jack.Suann@data61.csiro.au>, 2017-02-15 14:30:50 +1100, , x86 handle pending interrupt scheduling thread handlesyscall handlesyscall current thread may preempted handle pending interrupt kernel mode interrupt x86 handling delayed switch back user mode change unifies handling arm interrupt handled prior calling thread scheduler,,
2347,e3b39248f90fd5a955af57c56b4bb8d9fab62862,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-13 11:49:54 +1100, , explicitly pack bootinfo data structure prevent kernel root server different layout structs compiled different flag etc packed,,
2348,d691d637d3925bc4a106db1f401cb023db8d5833,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-15 03:13:44 +0000, , style_fix,,
2349,2e250fcce5a5cc582b83ff74dd240b6a62ece205,mrzar <azarrabi@nicta.com.au>, 2017-02-15 12:33:15 +1100, , plat add tx1 support,,
2350,d7a3d6033e4349fb611ba6be7744f428407c5419,mrzar <azarrabi@nicta.com.au>, 2017-02-15 12:31:01 +1100, , aarch64 reset el0 stack alignment checking,,
2351,7dd53f12d556d1026ea0270cae63823fec83bd99,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-13 15:11:55 +1100, , add missing sel4_uint16 type kernel type provided libsel4 provided kernel future event shared header actually use sel4_uint16 type,,
2352,b70be6d3f9e4900aac94d0fe793c139034fcc403,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-14 13:31:50 +1100,663, merge pull request 663 sel4 sel4 azarrabi sel4 fix_makefile master commit fix makefile arm_hyp,,
2353,671c353b6c00445f29381b00e3eedc0ec538b226,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-02-14 09:57:47 +1100,619, merge pull request 619 sel4 sel4 halmatary sel4 benchmarkfixtk1 master commit benchmark tk1 add missing include,,
2354,ead059d0ec7552660b52485dda30083d9b7a820b,mrzar <azarrabi@nicta.com.au>, 2017-02-14 09:26:06 +1100, , fix makefile arm_hyp,,
2355,135ab71dff27ce2fe1dc2b59f06f680c56139a86,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-13 10:39:09 +1100,662, merge pull request 662 sel4 sel4 azarrabi sel4 fix_typo master commit trivial fix typo,,
2356,c72bdc0cde937c5bc893e4c6b0a82623ca51a269,mrzar <azarrabi@nicta.com.au>, 2017-02-13 08:27:52 +1100, , trivial fix typo,,
2357,08ecacb0132f644ce084379f2e14cc535cb0fde6,mrzar <azarrabi@nicta.com.au>, 2017-02-13 07:24:53 +1100, , kzm add aarch32 config variable autoconf.h,,
2358,8441c1d8060bd5f6d3496bc4f44201707810bf29,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-13 07:10:05 +1100,636, merge pull request 636 sel4 sel4 azarrabi sel4 aarch64_final master commit aarch64 initial implementation aarch64 check size unsigned long aarch64 add preliminary folder makefiles arm move vspace.h mode specific folder arm add bit directory armv8 arm stop using sel4_arch selective compilation armv source file use type_suffix selective compilation arch makefiles arm prepare hikey aarch64 aarch64 add aarch64 libsel4 implementation arm move capdl.c mode specific folder arm move mode specific folder arm move timer.h mode specific folder,,
2359,0b2fe8d605428d26fb9086ea93cf83f4450b5ee4,mrzar <azarrabi@nicta.com.au>, 2017-01-18 14:20:42 +1100, , aarch64 initial implementation,,
2360,149e42bfeeabe91e21dba6eec99b4b8f8a8b9e40,mrzar <azarrabi@nicta.com.au>, 2017-01-12 10:54:20 +1100, , aarch64 check size unsigned long,,
2361,fac16fe89e84039bb9ffdc629b152914dd0acdd5,mrzar <azarrabi@nicta.com.au>, 2017-01-12 10:51:20 +1100, , aarch64 add preliminary folder makefiles,,
2362,1d537ac721b1b35ced418494ef15118ed3c673e8,mrzar <azarrabi@nicta.com.au>, 2017-01-20 18:16:30 +1100, , arm move vspace.h mode specific folder,,
2363,19b89ed119ad02924cf5fd24bc726adb659105b1,mrzar <azarrabi@nicta.com.au>, 2017-01-15 10:21:18 +1100, , arm add bit directory armv8,,
2364,086bac7cc05793ce1f603ef644de0b6b1bf8c3aa,mrzar <azarrabi@nicta.com.au>, 2017-01-15 09:54:26 +1100, , arm stop using sel4_arch selective compilation armv source file,,
2365,f3c0ea247d6e10b6c730b0e3446cb700b6cb7be9,mrzar <azarrabi@nicta.com.au>, 2017-01-15 09:48:48 +1100, , use type_suffix selective compilation arch makefiles,,
2366,acea60e3d628f498d468fb1e2a92b75cfd1becb2,mrzar <azarrabi@nicta.com.au>, 2017-01-15 09:44:25 +1100, , arm prepare hikey aarch64,,
2367,6428e959b4bc23c7e54cf4b1b4c364724bad8841,mrzar <azarrabi@nicta.com.au>, 2017-01-13 14:55:36 +1100, , aarch64 add aarch64 libsel4 implementation,,
2368,ffeaaf94cbfb3154d5ee885cd834790a9b1a40cb,mrzar <azarrabi@nicta.com.au>, 2017-02-09 17:58:42 +1100, , x64 add missing ret machine_asm,,
2369,4ce8ec48cf15553ada09595ffbad7924e76fb306,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-09 16:34:15 +1100, , selfour 794 x64 respect redzone nested kernel interrupt,,
2370,d3b4961e1a25dc5de63b7860019328bc3d87f68a,mrzar <azarrabi@nicta.com.au>, 2017-01-20 13:10:03 +1100, , arm move capdl.c mode specific folder,,
2371,40e89b5d679559b2f39908683e29ad8b71d3b64e,mrzar <azarrabi@nicta.com.au>, 2017-01-18 11:36:51 +1100, , arm move mode specific folder,,
2372,28f09e2e737d85978246928233c817ffa754e575,mrzar <azarrabi@nicta.com.au>, 2017-01-18 11:24:08 +1100, , arm move timer.h mode specific folder,,
2373,2c98f49dc5d2fe0c02e39ffd3a472b550c0dccc8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-02-08 17:16:06 +1100, , add missing case sel4_getfault,,
2374,43dcc5addb82ba7b0086f33edc3c8a3948815288,ack Suann <jacksuann@hotmail.com>, 2017-02-08 15:01:03 +1100,656, merge pull request 656 sel4 sel4 jsuann sel4 pendirqfix master commit x86 add missing memory clobber,,
2375,7e130f3a1cecf76d0ad0074b1d4569d0eed27f5e,nna Lyons <Anna.Lyons@data61.csiro.au>, 2017-02-08 14:47:48 +1100, , ia32 fix duplicate update nextip fastpath,,
2376,ebf593561ceaed5d8c8762095aeb1ceaa1da2454,ack Suann <Jack.Suann@data61.csiro.au>, 2017-02-08 12:34:35 +1100, , x86 add missing memory clobber global variable may updated compiler previously unaware,,
2377,17083a4cd232d7bdd6bc553a6fc9bd2c2bde5215,nna Lyons <Anna.Lyons@nicta.com.au>, 2017-02-08 12:34:36 +1100,655, merge pull request 655 sel4 sel4 alyons sel4 nextip master commit x86 fastpath save faultip fastpath,,
2378,76901363f8992032d0ebb180ebeea154bd5680f4,nna Lyons <Anna.Lyons@nicta.com.au>, 2017-02-08 12:25:29 +1100, , x86 fastpath save faultip fastpath otherwise way user level thread access fault thread blocked fastpath resumed user level,,
2379,f10efc6047781a677464c7957d6f9332ff74832c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-08 09:49:00 +1100, , x86 use lower memory region boot code change boot code use memory region lower although also smaller long boot code fit smaller region booting reliable depending machine bios firmware bootloader varying amount low memory available,,
2380,1d946cc1699734ef94081b495cc54e70500bb4e6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-07 15:44:12 +1100, , always build static fno pic toolchains default shared fpic change disables build x86 one,,
2381,a98d0d3ee39ebf4adf84fb5352f5c692249c2ee4,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-08 07:35:54 +1100,650, merge pull request 650 sel4 sel4 azarrabi sel4 master commit add aarch64 gitignore file,,
2382,45f20d56b41bbff79f63c14ba87f1521c6bc064f,nna Lyons <Anna.Lyons@nicta.com.au>, 2017-02-07 16:05:41 +1100, , trivial print kernel entry reason halt generally useful know operation occuring kernel halted usually called assert,,
2383,1d112ea18ae3b75417692657ede642a4975f51ea,mrzar <azarrabi@nicta.com.au>, 2017-02-07 11:38:57 +1100, , add aarch64 gitignore file,,
2384,4f52aca5b130cd1e657a0dc5097f736b144ba299,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-06 13:28:32 +1100, , remove multiple stack definition commit change stack declared single time stack.c correct attribute alignment instead declared stack.h relying linker collapse multiple declaration,,
2385,b40d95ed89489e985269e7f20a2690be428951ee,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-06 13:40:39 +1100, , x86 send explicit tcb handling remote vms withs pending notification previously kscurthread destination core thread receiving notification sendsignal notification would delayed vmm next sel4_vmenter add tcb_t parameter instead implicitly talk kscurthread tcb parameter safe send happens synchronously tcb guaranteed still exist,,
2386,672fe8f8527f5349ff2b878e3cfc89dd7ba2b295,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-01 09:53:54 +1100, , arm move setthreadstate vcpu invocation easier verification setthreadstate happens prior perform phase invocation instead perform,,
2387,ff6942570c4469e9cf69b71457e14b7512ed0a0c,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-02-06 09:35:13 +1100,642, merge pull request 642 sel4 sel4 azarrabi sel4 unify_bf master commit unify libsel,,
2388,efb28fec20ad1b22b4476a25b92ec1f5fb59a41f,mrzar <azarrabi@nicta.com.au>, 2017-02-01 16:29:24 +1100, , unify libsel,,
2389,dcaff678dbc6e1379a0bfef93d97c9601be492f0,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-05 22:03:00 +0000, , style_fix,,
2390,b1f8078fef2b3c353e168222d112bb4d9813607b,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-03 14:55:20 +1100, , x86 add early break tsc_init found matching model point trying find another one,,
2391,b1df530d45b785c1a7a0d5d5a56abfdf1ea44c35,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-03 14:55:32 +1100, , selfour 773 x86 use rdmsr safe environment kvm msr emulated correctly accessing cause fault therefore catch fault using determine whether msr actually exists,,
2392,331e97962b44d69241505ab8ce1f8b196d67bb3c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-03 14:54:51 +1100, , x86 implement safe rdmsr function implement safe version x86_rdmsr return success failure depending rdmsr caused fault,,
2393,4fe72d09f56f854d89377c02daadf1dc4cb0b7bd,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-03 14:54:26 +1100, , x86 mechanism catching fault returning error handler provides mechanism fault potentially expected caught calling code returned happening detected setting specific return handler additionally return handler cleared happened,,
2394,c988403c44632a8a2dc7ec2ebd534ec09597fcf8,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-03 14:53:46 +1100, , x86 enable kernel exception non debug mode return new change always called regardless debug mode give ability return new exception return currently feature used always performs halt,,
2395,c102eae770cbcfb5d9b08e6c1d57d93d7b75716d,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-03 14:52:04 +1100, , ia32 pop edi returning kernel exception previously esi incorrectly popped twice presumably typo,,
2396,ffcc69027ab49842f2f1e7621b533e414f4585d2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-02-02 16:46:41 +1100, , x86 make acknowledge exit run time feature,,
2397,8d8df93a9b63e9cc27f87a076b9c2f65c493b7f3,drian Danis <Adrian.Danis@nicta.com.au>, 2017-02-03 11:36:03 +1100,644, merge pull request 644 sel4 sel4 adanis sel4 github55 master commit fix typo,,
2398,eae662c7e85ce835c5247c91fe2c4e7cba43747e,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-02-02 04:47:52 +0000, , style_fix,,
2399,cea45cd1bd6c67848462b1bb536d765e4b2bb4fb,ack Suann <Jack.Suann@data61.csiro.au>, 2017-02-01 12:44:14 +1100, , x86 handling pending interrupt kernel mode commit allows x86 completely handle pending interrupt without switching user mode handle interrupt x86 apic must generate exception prior able acknowledge previously allow exception i.e interrupt generated outside kernel mode user mode change allows poll interrupt transition apic whilst kernel mode enabling taking interrupt carefully defined point pending interrupt stored exception handler allowing handle interrupt acknowledge hardware apic handling done waiting left kernel switch user mode entering kernel jumping interrupt entry point handling interrupt entirely kernel mode provides two advantage allow future ability handle kernel interrupt situation need handle interrupt actually performing hardware switch back user mode case happens user thread using pending interrupt generate interrupt exception rather cause exception generated telling system pending interrupt multiple pending interrupt efficient avoid additional switch user thread whilst change doe enable pre emption point handle interrupt returning handlesyscall easily implementable provided,,
2400,c3665a657a2cfd8a4d067560c4b1cdde45cf63c3,ofi Doku Atuah <Kofi.DokuAtuah@nicta.com.au>, 2017-02-01 11:52:53 +1100,641, merge pull request 641 sel4 sel4 katuah sel4 hikey rtc split master commit hikey add rest dual timer hi6220,,
2401,3cfcb676bc905651b7aaa1a73b9e4043af5a8b4c,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-02-01 11:17:46 +1100, , hikey add rest dual timer hi6220,,
2402,18335e23b0b005272cfd4cc1249e6aba90f9e8c2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-31 15:25:50 +1100, , x86 invalidating asids deleting asid pool,,
2403,6f953bf826b7e6ba6b9502d09be456bd2ac77bf0,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2017-02-01 06:58:37 +1100, , hi6220 add rtc0 rtc1 device,,
2404,47255e80613234a5e2b8c23757b6bc1eef25ac0c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-25 10:45:33 +1100, , x86 remap frame correct vspace change check frame asid ensure virtual address space going modified without frame could stay mapped different vspace yet kernel book keeping think mapped new one,,
2405,233202b3be41843a492b0db725419e40985ba182,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-30 15:07:33 +1100, , x86 remove usage hard coded stack size,,
2406,2e5ce5a2573cb055e7897317cfc9683a9eb88213,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-25 09:40:48 +1100, , arm vcpu interface manipulating banked register add extra field read write vcpu register invocation read write banked register,,
2407,d492e767f494a05968c5880b8c7ca744bbd2e6aa,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-25 09:24:36 +1100, , arm save restore banked register vcpus add space vcpu_t struct register different operating mode save restores register part saving restoring vcpu,,
2408,f709e494815e7f05b948b5718f91a7d345f46783,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-23 17:24:07 +1100, , arm selfour 781 allow thread vcpu run outside user mode previously thread could set run mode except hyp mode whilst cause security issue kernel different execution mode arm different banked register register currently saved restored allowing thread manipulate register seen potentially actively used thread saving restoring banked register thread performance cost even done actual mode thread run real benefit clear reason run thread mode vcpu therefore commit restricts mode user thread vcpu multiple vcpus properly supported switching vcpus save restore banked register,,
2409,be84d886a357c7eb0b1d6d2bf19ca04a0dca55b1,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-23 14:51:26 +1100, , arm read write field active vcpus commit prepare adding additional register read write operation register expected manipulated course normal virtualization overhead effectively switching vcpu modify register switch back excessively high,,
2410,191b44656afbff5bb9c8e7de3d52e6825ad0def6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-23 15:40:41 +1100, , arm introduce constant vcpu register,,
2411,ddeb9783d077a34d62c288b02c2963db34c28a7e,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-27 10:58:13 +1100,57, simplify conditional original conditional correct due unnecessarily obtuse generates warning compiler close,,
2412,4cfbb68c62436186d966de0136ad7fb1e2d79f14,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-27 15:11:18 +1100, , x64 correct asid pool definition f6d367e8dff6,,
2413,f6d367e8dff6a9a2c0d14bd08535bdd8a6a9a963,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-25 10:42:59 +1100, , x64 allow full 48bits virtual address space used prior commit virtual address bitfield considered bit sign extension bit meant actually sign extended bit number 47. whilst give correct cannonical address prevents portion address space used commit change bitfield use bit virtual address bit used sign extension still bit usable address,,
2414,f3d62531b5e83a2ef948c4af567ad0febbf93692,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-27 09:49:24 +1100,56, use constant clearing allocating bootinfo frame close,,
2415,31fe08263ca0c314163b0b88607955fd04f0b072,erkus Decker <berkus@users.noreply.github.com>, 2017-01-25 19:13:47 +0200, , fix typo,,
2416,a384329336a3c312b47bd888b095b2384064e2e5,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-20 11:50:53 +1100, , arm selfour 167 use write allocate cache policy kernel kernel currently write back write allocate cache policy kernel memory mapping result extremely poor performance kernel operation need zero memory currently located cache change commit use write back write allocate cache policy matching policy used user mapping,,
2417,8da27f40c630b77e0b2dda11c8f62e8488982ae6,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-20 17:04:54 +1100, , arm always restore tpidrurw register exists register restored even using ipc buffer location,,
2418,d5bafdc74b1ed4d6563a1af54f36bf88e217dc43,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-20 16:07:27 +1100, , arm selfour 779 remove arm_mpcore config arm_mpcore configuration added capture system additional threadid register unneeded indirection arm version beyond register purpose sel4 mean arm version except change scrub arm_mpcore replaces negated usage arch_arm_v6 additionally ipc buffer config default updated arm_mpcore config explicitly selecting optimal one,,
2419,968a3d25c0c514f60b3f011369a9b74d0cf23fe2,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-20 16:44:50 +1100, , ia32 selfour 771 avoid duplicate insertion cap,,
2420,668a04630ea951d6d23ee8745692e307fac84361,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-01-20 14:38:22 +1100,616, merge pull request 616 sel4 sel4 halmatary sel4 master commit arm discard alignment constraint arm refactor get set sel4 kernel stack,,
2421,3b33d2f9bd76b4af519a85051770a64f18245ae7,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-20 13:57:17 +1100, , benchmark tk1 add missing include,,
2422,80d32b160989c55f9fdc33fce1bf605ac1b42f1e,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-01-20 10:17:49 +1100, , selfour 780 add reserved entry tk1 smmu struct missing entry caused later entry offset actual register hardware,,
2423,6803155e1777b93b17b9aa30827783daf296efc2,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-19 16:10:59 +1100, , arm discard alignment constraint,,
2424,5d14646343ef81cabf0d6e4a85450d9fbdd14e41,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-19 15:09:20 +1100, , arm refactor get set sel4 kernel stack commit make sel4 hold stack address tpidrprw register pl1 thread register vmsa see b4.1.150 section armv7 armv7 edition reference manual originally kernel stack mapped fixed kernel virtual address trap loaded virtual address reason shave cycle instruction fast trap path instead two instruction loading global variable pointer memory load stack address  arm pipelining getting smart complex armv7 onwards noticeable difference performance two implementation furthermore change make easy smp load different stack core cpu arithmetic efficiently also avoids issue involving mapping stack different core followed original design note main side effect change kernel stack arm longer mapped execute never attribute,,
2425,1d8be141afa961c196c94a8fe1c387c1100aa92d,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-19 10:16:48 +1100, , fix compilation error benchmark utilisation enabled kzm armv,,
2426,6b708a112f50db5f927e49b754e60c5e611a6513,drian Danis <Adrian.Danis@nicta.com.au>, 2017-01-18 17:37:32 +1100,612, merge pull request 612 sel4 sel4 halmatary sel4 smp22 master commit smp fix bug,,
2427,c156c9dddd1633c34b05142487b6d7d8aea6cca2,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-01-18 12:43:34 +1100,607, merge pull request 607 sel4 sel4 halmatary sel4 kernelstacks master commit define plat autoconf.h unify kernel stack definition declaration share architecures mode,,
2428,d8590d3823174268d7d8a70bb81d7d5281fbef9c,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-18 12:13:57 +1100, , smp fix bug two builtin function different right one use return prev value addition unlike ,,
2429,f653dfaa6436123003495931127f0f3fb756d8ae,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-16 18:18:28 +1100, , x86 support bit physical address iommu bit mode defines vtd structure full bit size bit mode making hardware.bf per mode pc99 platform update variable iospace.c hard defined bit,,
2430,ce96b41db16a0b3e7b25fd9819ec9d8c91d11b65,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-16 17:43:54 +1100, , pc99 remove unused pci definition,,
2431,be77963e5bb4c5c28ad3ebd8746c292e7b5876f6,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-17 17:03:07 +1100, , define plat autoconf.h sake verification standalone kernel build,,
2432,e9922b745601cb94e7a390e9c3b77c69270c7f21,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-16 17:29:26 +1100, , unify kernel stack definition declaration share architecures mode rather defining kernel stack random place architecure mode single smp mode make stack definition shareable also useful future arm smp work,,
2433,dcc0c0f785ce2cbcda298172939f3a0eb8a4e7d0,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-01-17 15:52:02 +1100,611, merge pull request 611 sel4 sel4 halmatary sel4 ver fix master commit smp guard arch_pause ifdef verification purpose,,
2434,76f83bd4f53e8008b0c95b71039ce38a3a6655c4,ent Mcleod <Kent.Mcleod@nicta.com.au>, 2017-01-17 14:58:29 +1100,609, merge pull request 609 sel4 sel4 kmcleod sel4 tk1 interrupt master commit selfour 775 fix tk1 interrupt one error,,
2435,d5f8fe01274ffb70eeb2964ab5afd9a6c71f1468,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-17 14:45:39 +1100, , smp guard arch_pause ifdef verification purpose,,
2436,c2b9d7b3e4a07c9b78d540992692fe6ee8987c52,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2017-01-17 12:01:22 +1100, , selfour 775 fix tk1 interrupt one error,,
2437,5845659ea084dfc2bc102a012ddab79468a32e23,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-01-16 22:32:08 +0000, , style_fix,,
2438,0f4f44f81104c3dfc5749df99048f692b000e0ab,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-01-17 09:31:50 +1100,604, merge pull request 604 sel4 sel4 halmatary sel4 smp2 master commit smp use __atomic builtins instead legacy __sync buitins smp move lock.h architecture independent include smp,,
2439,ffc18fe880eb51915e22c3cbf635af215411c9e6,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-16 15:27:58 +1100, , smp use __atomic builtins instead legacy __sync buitins,,
2440,af02927b69929275ec56c42917dfc87a00c83b64,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-13 16:17:52 +1100, , smp move lock.h architecture independent include smp lock.h,,
2441,c830b85c8a20827eec7a559245544a9ad541dd43,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2017-01-16 11:59:19 +1100,598, merge pull request 598 sel4 sel4 azarrabi sel4 fix_arm_kconfig master commit pc99 add dependency kconfig pc99 add appropriate dependency system interrupt management menu hide arm also remove redundant one sub choice,,
2442,4bd07b9d2fa6214ba2fdc8a6893f2162c71cd1e5,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-01-13 17:22:10 +1100,601, merge pull request 601 sel4 sel4 halmatary sel4 smp master commit smp abstract architecture platform independent part smp.h ipi.h,,
2443,b648866c197b06c32c92d7fcd3a7767fbf30285f,mrzar <azarrabi@nicta.com.au>, 2017-01-13 15:59:04 +1100, , pc99 add dependency kconfig,,
2444,76fae965b7be4b7819351b455438eb2bb919691e,mrzar <azarrabi@nicta.com.au>, 2017-01-13 15:55:54 +1100, , pc99 add appropriate dependency system interrupt management menu hide arm also remove redundant one sub choice,,
2445,53c6b52438ea29241c8a75a4c4cb5de99313022f,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-13 11:53:25 +1100, , smp abstract architecture platform independent part smp.h ipi.h commit arrangement smp directory structure make easier architecture platform general arm particular add smp support new include smp directory act centralised container shared architecture independent smp header make clearer needed architecture platform support smp platform define unique ipi make sense since ipi implementation soc platform dependent,,
2446,654e92e37c28554d502ea6ba65ebe08052913005,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-13 15:22:34 +1100, , pc99 update autoconf.h stack size definition,,
2447,5037717cde8904349e20d8d3dbf99409d6427339,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-12 16:37:47 +1100, , x86 explicitly define kernel stack size commit change previous hard coded kernel stack size configurable power sized stack,,
2448,6560e9cad9d55d6c4890092f24ab6781a52ad408,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-12 16:10:46 +1100, , x86 restrict cache_ln_sz x86 kconfig configuration option actually x86 arm per platform cache line size definition,,
2449,f41fcf08815c5c39d1b4de66a0eb910b52aad4e4,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-01-10 16:31:06 +1100, , undef i386 pc99 linker script,,
2450,0ad0c4cded2de576ecf858c9137b3c5ca3ac9e56,onny Yang <work@kota.moe>, 2017-01-12 11:08:08 +1100,594, merge pull request 594 sel4 sel4 kota sel4 cap edits master commit x64 rearrange endpoint_cap structure improve fastpath speed x64 rearrange cnode_cap structure improve fastpath speed x64 rearrange pml4_cap structure improve fastpath speed x64 parallelise check,,
2451,530852bbdc31b7bbc2ba920c4299714896ba0cd4,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-11 14:59:41 +1100, , benchmark arm extern circular dependency prevents extern definition getting included include arch arm arch arch level header depend arch independent header avoid circular dependency issue future,,
2452,b9ec17e5f5e797a09bc1b9936458e18e9100bb99,esham Almatary <Hesham.Almatary@nicta.com.au>, 2017-01-11 14:41:09 +1100,596, merge pull request 596 sel4 sel4 halmatary sel4 benchmark fix2 master commit benchmark define separate file avoid circular dependency,,
2453,2f866d91b3f8aac3900ae502df7cdaa445b93c0e,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-11 13:03:20 +1100, , benchmark define separate file avoid circular dependency,,
2454,ff8c48d6513d91bcf70657e2d047008426a2cd40,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-11 12:28:24 +1100, , benchmark arm fix typo syscalls.h,,
2455,df977382f03a82ba46f6d25eb41fb260a061b482,onny Yang <work@kota.moe>, 2017-01-10 16:55:53 +1100, , x64 rearrange endpoint_cap structure improve fastpath speed look like swapping position capepbadge capepptr turn bitwise performed capepptr set high bit part data dependency critical path actually doe improve speed moving bitwise capepbadge albeit instead initially set field size bit turn cause gcc emit instruction mov r32 r32 cause instruction decoder switch legacy decode path rest fast path reason,,
2456,c68a69f82a8f44be6ecbf9669557ad289e89596b,onny Yang <work@kota.moe>, 2016-12-20 17:01:02 +1100, , x64 rearrange cnode_cap structure improve fastpath speed,,
2457,20e6ec6e8e0c5553cb7f29bd73166df004e4b725,onny Yang <work@kota.moe>, 2016-12-20 14:32:27 +1100, , x64 rearrange pml4_cap structure improve fastpath speed,,
2458,7842e0ddea801cca48aa9bdba73787eabc8ff114,onny Yang <work@kota.moe>, 2016-12-15 16:11:44 +1100, , x64 parallelise check,,
2459,2c00cdd7fd22825aa710c37191b1f27b5ed38caa,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-10 15:58:10 +1100, , x86 permit larger required xsave region instead failing configured xsave region size larger required change print warning instead,,
2460,7348ca0341bbbc597333e9a355e8d0639dd84657,rank <Frank.Li@data61.csiro.au>, 2017-01-10 15:09:34 +1100, , kconfig changed dependency disable prefetcher ia32 x86 include bit kernel added skylake supported processor function,,
2461,4a4d08e2f8e02b52f4949bc3f303c6f5562b5646,rank Li <frankli141@hotmail.com>, 2017-01-06 11:55:04 +1100,588, merge pull request 588 sel4 sel4 frankli sel4 master master commit change flag make kernel compatible version 2.27,,
2462,1968640b78256e7b875853a949581873eb91ae7b,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-01-06 00:44:50 +0000, , style_fix,,
2463,cca128ead9d60df036cdb82b2beb8f0c4f8b160c,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-05 16:40:34 +1100, , ia32 always use iret instead sysexit single stepping previous code return user level performed popf sysexit popf sysexit one instruction delay trap flag taking effect ensured attempt single step kernel unfortunately one instruction delay enabling interrupt flag result interrupt taken prior executing sysexit instruction possible exploit escalate user level thread running cpl0 commit change restore path perform sti sysexit correctly delay interrupt completion sysexit popf done earlier prevent single stepping kernel return via iret instead sysexit thread single stepping enabled achieve loading debug state enable trap flag also manipulate register state iret return path picked doe iret return path forbid fastpath switching thread single stepping enabled,,
2464,8361da838d4d80a003019617434bd227a56aa9bd,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2017-01-04 22:57:29 +0000, , style_fix,,
2465,58b28649aa8564628b3a845dfa2f483a4b102537,rank Li <frankli141@hotmail.com>, 2017-01-05 09:57:11 +1100,574, merge pull request 574 sel4 sel4 frankli sel4 prefetch2 master hikey l1d prefetcher commit implemented prefetcher arm hikey,,
2466,6b4f2c32de9d680bd2a313e2f71721b5b6c58003,rank <Frank.Li@data61.csiro.au>, 2017-01-04 17:18:11 +1100, , change flag make kernel compatible version 2.27,,
2467,743bdc9c749870819d5cab8b8dfdc957adc0acbe,esham Almatary <hesham.almatary@data61.csiro.au>, 2017-01-04 13:22:55 +1100, , arm correct benchmark entry logging,,
2468,ef0c3e37680292dcb8bb9692cd137e0861be58a7,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2017-01-03 15:42:23 +1100, , searching large enough region load user img,,
2469,3acbd295783fe0fe5c83611cd5ab1616cffa2eba,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-04 10:49:21 +1100, , x86 correct fastpath entry logging ksentry previously refactored kskernelentry old usage hidden previously incorrect ifdef guard corrected ,,
2470,4bfa5bb9793f7674696bb9066b2ed96d4f41b638,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-03 11:42:50 +1100,53, tool correct case label number empty list cause declared rather intented change correctly respect behaviour first variable doe explicit assignment first member enum close,,
2471,706eca6ae268496aeba10873d8646089b396c0d7,drian Danis <Adrian.Danis@data61.csiro.au>, 2017-01-03 11:29:31 +1100, , trivial correct usage,,
2472,96a677702e15e18e9c736d07db59eae3285775cc,drian Danis <Adrian.Danis@nicta.com.au>, 2017-01-04 10:39:11 +1100,582, merge pull request 582 sel4 sel4 adanis sel4 pithz master commit change pit_hz 1193182,,
2473,88eef11c46c6917818626c0763ac143b58fc7d2f,rank <Frank.Li@data61.csiro.au>, 2016-12-13 15:52:14 +1100, , implemented prefetcher arm hikey fixed typo,,
2474,150e96a0c00adc827c213381773a3dd581557cc6,orey Richardson <corey@octayn.net>, 2016-12-20 00:57:07 -0500, , change pit_hz 1193182 value taken linux kernel unable find canonical source specifying value pit even acknowledged exist intel sdm amd bkdg number input circuit emulates pit modern intel pch 14.31818mhz nothing output math ntsc subcarrier frequency mentioned wikipedia article arrives 1193181.6hz round 1193182 value influence measured frequency tsc later used kernel elsewhere determining program deadline timer time sensitive thing,,
2475,ef4a068114f66ea4a1f348fd4e588cbe4fef02c8,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-15 15:02:50 +1100, , x86 make load run time feature,,
2476,4af2dcc58118defc07881adafa72b2b8ecaa7994,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-15 14:56:10 +1100, , x86 lock feature control msr,,
2477,81c1ed6f138b046764df356208010004426da64f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-15 14:53:14 +1100, , x86 make vpid run time feature,,
2478,176ad60086145b3fe00ff8b09d779862d6b5bf1e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-15 14:40:47 +1100, , x86 ensure feature consistent across core,,
2479,84639523bf80b96f4478860af2c37fa085787371,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-15 14:34:55 +1100, , x86 mark boot_code,,
2480,362a41ccfe297471b40ecaf12fab05ffa6eba2dd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-15 14:01:59 +1100, , x86 fix printout,,
2481,c05210f508330c489ce2353039c509b83905a06d,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-12-15 11:39:12 +1100, , manual remove empty cap description attribute,,
2482,1f1a5ad4dc211220113c233bd0cd6b6bda120fd1,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-12-15 11:35:38 +1100, , manual removed default cap description,,
2483,9dba8e67ccb54e207bbec22e25f21c65e5c6a45f,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-12-15 23:41:48 +0000, , style_fix,,
2484,55d7a3864173b49149a2f97fd354dd1addcff9d2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 14:21:12 +1100, , libsel4 sel4_vmenter syscall x86,,
2485,c5a4e4a1523517644afaf23f54c19aed780b4243,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 06:18:37 +1100, , x64 entry exit routine,,
2486,4719f2831c73615d754810630f3ac4363499239c,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-08 14:47:45 +1100, , x64 maintain bit exit exit control vmcs control host address space size exit x86 must enforced bit,,
2487,017d786317d3a57bce4463ceb3df9716f4ef88f9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-06 12:23:48 +1100, , x64 related cap object definition add object cap definition structure vcpu ept extends asid_map implementation support asids ept add size definition vcpu ept object,,
2488,e537ee1d67db72ec9ceccb3086494d920b87f2d5,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2016-12-15 15:04:44 +1100, , libsel4 add void function prototype,,
2489,60eef86cd0a1d597542118e1eae34aed95b639a3,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-12-15 11:19:17 +1100, , benchmark fix error due fault function name change ,,
2490,b2667df3894629a4030ab5c3085b39824bf5295c,eff Waugh <jdub@bethesignal.org>, 2016-12-14 15:13:05 +1100, , manual make initial cap list reflect current code,,
2491,f02be203284ddb6e3d8c023ef770199bf47d489d,eff Waugh <jdub@bethesignal.org>, 2016-12-14 15:12:23 +1100, , manual minor fix notably last vestige recycling,,
2492,815eb0c282dd66794f94173c2fe85a88d1cf16d3,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-14 10:26:10 +1100, , merge branch master,,
2493,45a66ad939232cdf4bc5c898b0714c4337d2bab0,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-13 11:20:26 +1100, , update version file 4.0.0 dev,,
2494,51ae83c41a61a97e4f57739ddd85f256d1faf098,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-14 10:13:18 +1100, , merge tag 4.0.0 bitbucket master,,
2495,7caa3d1919e488c1001a4338a54bcb49636d8dff,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-12-13 05:49:51 +0000, , style_fix,,
2496,a720e6245edc09f5a1b94e62716f747c3516d65e,onny Yang <work@kota.moe>, 2016-12-13 16:49:36 +1100,571, merge pull request 571 sel4 sel4 kota sel4 skylake master commit x86 add skylake related info x86 add support architecture reading tsc frequency,,
2497,6cd485204f0b3ca09a42770c545f0724189e7b78,onny Yang <work@kota.moe>, 2016-12-12 17:02:35 +1100, , x86 add skylake related info,,
2498,023cbfdc0abbeff8c5c42125c2c5693fe822e57a,onny Yang <work@kota.moe>, 2016-12-12 17:01:25 +1100, , x86 add support architecture reading tsc frequency,,
2499,c364a243a7aead4afa8b95520f9d88a6038a3c4f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-13 10:53:51 +1100, , x86 fix bug clobbered running vcpu,,
2500,94e52d142270aa7670718289d61e32583b2665af,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-13 15:07:57 +1100, , x86 restrict tls_base user virtual address,,
2501,a63632a02b2dc9e29c3f3b80378f67804a4cca76,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-13 14:58:45 +1100, , x86 extract common part creates factor common part general x86 one,,
2502,ad7dee3a36ef3c261d095e65c0d3f58d8b92e3fd,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-13 11:20:26 +1100, , update version file 4.0.0 dev,,
2503,5273ef2451f6fdab95ba0e338d42165f3d6e2465,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-13 11:20:22 +1100, , update version file 4.0.0,,
2504,d4b1faa80fb4d7776621878938db3d5699e6e4fe,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-13 10:52:36 +1100, , x86 comment missing node_lock,,
2505,95f40176b125d796a872075ae1f4f381519da5df,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-13 10:52:26 +1100, , x86 add missing c_entry_hook,,
2506,0f07c4a781a1c2edb9589d62ca297cbcee80d26c,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-13 11:20:26 +1100, , update version file 4.0.0 dev,,
2507,7d1df6af0027e87a66351d01804b00eb2637b63e,artha Susarla <parthasarathi.susarlaajay@data61.csiro.au>, 2016-12-13 11:20:22 +1100, , update version file 4.0.0,,
2508,97bac2345f719d525931d45faaddfd1d8d6eebc5,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-12-09 11:32:05 +1100, , remove many modifies annotation redundant function isabelle parser actually analysis vast majority function,,
2509,117785483ace3f3cb56c21546af28c9304ff53f2,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-12-09 10:47:53 +1100, , mark halt inline return actually lead better code copy halt loop inlined various place instead single instruction halt also important translation validation avoid pointless loop everywhere especially inside body loop,,
2510,f658276abb622c9e6cb12c5ede565ce36eac56de,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-08-04 14:42:30 +1000, , remove many dont_translate marker vast majority dont_translate marker kernel used hide __asm__ statement builtin function e.g isabelle parser parser support underscore identifier many __asm__ statement builtin function prototyped meaning vast majority dont_translate marker dropped remaining marker cover function must treated specially,,
2511,9b7435718fe8f52f7004a9dd470c8b9e909afeaf,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-12-06 15:52:51 +1100, , prototype compiler builtins add compatible prototype compiler builtins __builtin_ctzl __builtin_clzl  compiler ignores necessary isabelle parser handle needed drop dont_translate marker various function call builtins,,
2512,6cf6d4909a8f59fdd6514d7d85af275d22c9ad68,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-09 11:44:15 +1100, , x86 align page table range previously aligned page size make sense actually aligned virtual size,,
2513,2fe3871b5737135bdbf4aa946df360c913531438,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-09 11:37:54 +1100, , x86 prevent spurious detection overlapping region region stored start end therefore start end two different region permitted equal,,
2514,ce49ee35b44fe3366c592a804758c613021fbc23,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-12-12 00:45:02 +0000, , style_fix,,
2515,25011443ea4c99a18ff138fb71b340abc44dee58,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-08 14:48:32 +1100, , x86 comment value add comment explaining exit clear performance control,,
2516,f99ce0e2d428293bf28ad920a57d5c6261627c07,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-08 14:46:43 +1100, , x86 load actual efer msr vmexit previously threw away modification kernel may made efer exit happens x86 modification efer must preserved,,
2517,a138c6fe7cee8d5f1786d7f22af6ad0b53fe04b6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-08 14:45:57 +1100, , x86 make vmread vmwrite function public useful largely debugging logging code able access function outside internal vcpu implementation,,
2518,8ef443bb107bf987e2479fa1c0569dc8a1e687eb,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 14:50:42 +1100, , x86 use kpptr_to_paddr kernel symbol needed compatible x86 kernel symbol different translation physical address symbol,,
2519,6e33d2d483f3a931ce10deeb3cec577278ab1f13,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 05:52:47 +1100, , x86 check cr3 instead mode generic need check cr3 vspace root pcid bit previous current cr3 matter comparison,,
2520,c2b67c95c9493ad91e25ceea8d89236921d02944,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 05:50:24 +1100, , ia32 add getcurrentcr3 unifies interface provided ia32 x86 64. interface neccessary always sufficient talk current vspace root cr3 contain root,,
2521,485157c507fa364c5a1676d027b396351191619e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 05:52:27 +1100, , x86 correct register allocation inline assembly constant type int guaranteed machine word size invvpid instruction requires operand machine word size casting constant fix ensures full machine sized register allocated,,
2522,513061150be68ce32ec6cbe5be24c25c8d782bb5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 06:17:02 +1100, , ia32 vcpu need kernelsp ia32 x86 better way swapgs managing per core kernel stack commit hide kernelsp member vcpu_t x86 cause confusion accidental attempted usage,,
2523,134010f8243c334243d78bf78e9e222ccc3b7767,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-07 06:17:39 +1100, , ia32 correct stack setup failure previously kernel stack would set bottom top kernel stack allocation single core incorrect set stack top allocation multicore incorrect select kernel stack current core,,
2524,5c7bd1df5cd79a1a14a4a7be173105782d7b2708,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-06 12:22:59 +1100, , x86 explicitly define vcpu general purpose register previously register vcpu defined bit arch registerset doe actually make sense mode vcpu decoupled well defined regardless execution mode kernel commit provides explicit definition register order vcpu register,,
2525,797b74614b8e68708e2218349492706f993251ac,drian Danis <Adrian.Danis@nicta.com.au>, 2016-12-12 10:13:31 +1100,569, merge pull request 569 sel4 sel4 adanis sel4 syscall master commit enable syscall sce entering long mode,,
2526,62bb8ee1fa9f960bc2f23ebdb3e05688bf379076,eff Waugh <jdub@bethesignal.org>, 2016-12-11 21:13:17 +1100, , enable syscall sce entering long mode appears somewhat correct flip sce entering long mode per operating system including linux,,
2527,d48ef0156f8c84d306eb678b19636fcfca998965,mrzar <azarrabi@nicta.com.au>, 2016-12-08 14:54:14 +1100, , arm fix config dependency ipc buffer location,,
2528,e61f6eb6c02da74987a33a84594aa51d5414e0bc,mrzar <azarrabi@nicta.com.au>, 2016-12-08 14:16:50 +1100, , pc99 group interrupt option kconfig,,
2529,a53e775965b39724e37a9203930c857428aaaa7a,onny Yang <work@kota.moe>, 2016-12-07 16:13:57 +1100,563, merge pull request 563 sel4 sel4 kota sel4 fsgsbase master commit x86 avoid writing base,,
2530,564b9839403721104204cf2aa7737fdf4a7db25f,onny Yang <work@kota.moe>, 2016-12-06 14:39:58 +1100, , x86 avoid writing base,,
2531,5262a71c5197dac80e42682693c8b99ee47aea44,drian Danis <Adrian.Danis@nicta.com.au>, 2016-12-07 10:37:10 +1100,562, merge pull request 562 sel4 sel4 adanis sel4 inline master commit libsel4 optional public symbol external interface,,
2532,803dd5c2ae881312ade334bd50449752f3be324a,eff Waugh <jdub@bethesignal.org>, 2016-11-25 15:46:32 +1100, , libsel4 optional public symbol external interface disable inlining external interface except deprecated function thereby providing public symbol easy linkage language,,
2533,84cb7615e42a39cc73b4183c9602573fee61cc29,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-05 15:44:38 +1100, , x86 explicitly declare adress .phys.bss sometimes linking linker relocates .phys.bss section physical address seemingly ignoring directive work around calculate explicit address based size .phys section set segment address completely equivalent using seems disagree,,
2534,3ba3f2de5489594a2b1c3bf9909d7e1938525a08,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-12-05 11:25:27 +1100, , x86 add region boot phys code uninitialized data structure boot phys code currently get placed section allocated file final image whilst section get reclaimed kernel boot runtime memory wasted result kernel image much larger load transport necesary change add explicit region boot phys code move appropriate data structure,,
2535,d5f9edb81217f65aaab0851b4a75bc79aa8b554a,onny Yang <work@kota.moe>, 2016-12-01 14:13:40 +1100,547, merge pull request 547 sel4 sel4 kota sel4 master master commit x64 always set high bit certain pointer fastpath,,
2536,36a5e73707f755f92917d68f7a4304262877f892,drian Danis <Adrian.Danis@nicta.com.au>, 2016-12-01 14:11:04 +1100,557, merge pull request 557 sel4 sel4 adanis sel4 xsave master commit ia32 support larger xsave region size,,
2537,125bc17149d887c15761382a8473c3c9f34c99e2,mrzar <azarrabi@nicta.com.au>, 2016-11-30 15:53:28 +1100, , selfour 723 kernel config hikey platform also cleanup unused cortex a57 cortex a53 removing arm_cortex_a53 form file define rpi3,,
2538,80ae3286dce65292a5134383ba76c9de78ecf125,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-30 17:44:24 +1100, , ia32 support larger xsave region size,,
2539,cc5d483a2282a85d9ec78c64b4babf97ed16cbe5,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 16:37:24 +1100, , consise string comparison makefile,,
2540,49dd3475e8059df1b3397b2d99d4f783fb6a8285,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 16:28:07 +1100, , fix makefile string comparison bug string comparison would always evaluate comparison empty string true problem common run make argument add check around string comparison prevent empty string compared,,
2541,474d9057ed38938b0e0372f06929f0d0eb69baf5,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 14:03:19 +1100, , added xml python linting make style,,
2542,79610f4c2b71256ad2de6268e6ba419be6d8d409,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 14:02:28 +1100, , bitfields generated ply rather yacc,,
2543,b6cd9f1227c7d669fe34ae5f9221b18aa1bc9b4a,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 14:01:48 +1100, , libsel4 updated api xml dtd file doc tag,,
2544,ccbb035fa7f7374f9f8eaec4ceec4355b09e810f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-30 15:36:57 +1100, , selfour 260 document fault handler permission,,
2545,f9f360a747ebe2af628a9014997126267af4e54a,drian Danis <Adrian.Danis@nicta.com.au>, 2016-11-30 14:43:37 +1100,552, merge pull request 552 sel4 sel4 adanis sel4 fault master commit arm use new cap right structure iospace libsel4 correct vgic vcpu fault type libsel4 correct deprecated macro unknown syscall,,
2546,a09089292d362fdc3840b186e866073bbcfe4771,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-11-30 14:16:22 +1100,551, merge pull request 551 sel4 sel4 ssherratt sel4 caprights master commit libsel4 add remaining combination cap right libsel4 removed stray semicolon shared_types,,
2547,cca56fc5317870f78b5542c635015db5779c0485,drian Danis <Adrian.Danis@nicta.com.au>, 2016-11-30 12:07:00 +1100,548, merge pull request 548 sel4 sel4 adanis sel4 x64mrs master commit selfour 675 x64 increase message register,,
2548,78009dd2450ff9dd3b4d42837b522227885f7ce5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-29 14:36:09 +1100, , selfour 675 x64 increase message register,,
2549,bcd1bcf10eb01b860418861a3c90326871c245d0,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-11-30 12:04:53 +1100,517, merge pull request 517 sel4 sel4 azarrabi sel4 master commit smp remote operation using broadcasting,,
2550,0435985eca5117a9df272e991fd0f8c421515831,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-30 12:01:34 +1100, , arm use new cap right structure iospace,,
2551,8b0e63f09d795568f736019821a678a4637b9a24,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-30 11:59:48 +1100, , libsel4 correct vgic vcpu fault type,,
2552,fe0f417789592fda95a3675bc68ae48b3bf585e9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-30 11:57:47 +1100, , libsel4 correct deprecated macro unknown syscall,,
2553,fbafb777b0569e31a6dee60c6b3898ca1b3a99c3,onny Yang <work@kota.moe>, 2016-11-29 14:50:55 +1100, , x64 always set high bit certain pointer fastpath sel4 always top memory high bit pointer always autogenerated unpacking code know however try conditionally sign extend bit mode waste cycle fast path instead unpacking explicitly set high bit,,
2554,5f6095dec99c868942f6107909625a2ff2e012ab,ofi Doku Atuah <Kofi.DokuAtuah@nicta.com.au>, 2016-11-30 11:08:01 +1100,550, merge pull request 550 sel4 sel4 katuah sel4 printfs master commit add usererror message,,
2555,2e30ac481f212b3490fde8dbd13f496a50d70f49,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 10:36:31 +1100, , libsel4 add remaining combination cap right,,
2556,3fce021c8bc4b9e45c09cee4c20423a7bdc92807,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-30 10:35:47 +1100, , libsel4 removed stray semicolon shared_types,,
2557,251bda61f044cc8b0855b5550883008001572ae0,mrzar <azarrabi@nicta.com.au>, 2016-11-28 14:27:57 +1100, , smp remote operation using broadcasting,,
2558,6eb2ea50f1fe6b74d05af79ec677cef0f49326ea,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2016-11-30 09:31:33 +1100, , add usererror message,,
2559,b548e5d195042df9295473c6159af1b66ca13e59,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 14:22:50 +1100, , manual removed object invocation tex file jira selfour 606,,
2560,d379837e2a6aecfb51182b00a995f81679df430a,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:43:30 +1100, , manual added staging dirs gitignore jira selfour 606,,
2561,d1543065a2b29bc34d239d8235d1f3d8bcab4f9f,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:42:53 +1100, , manual using generated obj inv documentaiton jira selfour 606,,
2562,ca8c1577eed40c0558048a3c69c8ecc042aeb150,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:42:10 +1100, , manual generating tex obj inv header jira selfour 606,,
2563,e0d4bc7fc48e8ada6dad7813d55bade958072b01,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 14:10:02 +1100, , manual fixed bug params order doc jira selfour 606,,
2564,7dd19afcde2c24823c12b111fb94c10ad420b7dd,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:39:59 +1100, , manual tag recognised doxy xml parser jira selfour 606,,
2565,03b2f38d51d69deb5db6dbfdcd54a4eb4129701a,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:39:07 +1100, , manual tool generating minimal obj inv header jira selfour 606,,
2566,cd8b5de27eb1bf675aa250a8c22cd1cd9f5bee20,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:36:36 +1100, , manual add doc arch independent inv xml file also move description tcbseteptroot general object invocation xml file x86 specific one prevent need documentation generating script distinguish vtx x86 invocation truly architecture independent invocation jira selfour 606,,
2567,08bca15c5fa6c06b8f39fc5ca40f21901bae4951,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 12:32:28 +1100, , manual obj inv stub gen generates doxy comment modifies object invocation stub generator generate doxygen comment based documentation xml file par jira selfour 606,,
2568,cbfef30cfef08320a0f0ea94a4abd38db604d960,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 12:28:19 +1100, , manual verbose makefile printout jira selfour 606,,
2569,ed053d6d45d2868ed4c50d0ba5ce1a4b8d7bb5f3,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 12:26:47 +1100, , manual suppressing doxygen warning jira selfour 606,,
2570,28d0d334508190d1d3f42a88c58db02e041604c3,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 12:23:22 +1100, , manual tex filename derived doxy filename rather custom naming convention generated latex file use name based name given xml file generated doxygen turn take name group defined doxygen comment various header file jira selfour 606,,
2571,818a8330b33b0086f9b4679468eac00033eeff34,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 12:18:34 +1100, , manual added libsel4 tool library manual dir jira selfour 606,,
2572,891a5eb587cb13659ffed0d3e421f0b074c696ce,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-29 13:57:12 +1100, , libsel4 trivial whitespace,,
2573,d73d0e8f05bde6cfd9327b1071a7d3c5e8080dd7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 18:29:32 +1100, , x86 write base restoring user context commit move write base allowing much efficient write base x86 smp writing base neccessary write msr swapgs performed kernel exit new value base would retrieved unfortunately writing msr expensive would much prefer use writegsbase instruction instead moving code restore user context able call swapgs earlier use normal writegsbase instruction,,
2574,0197d63b6ab84d029666630c1f898d717b6e812e,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-28 11:12:24 +1100, , replace bools ints shared_types header motivation change fact type true false different userland kernel forcing code including shared_types.h first include appropriate header defining true false change prevents need,,
2575,16062789c7aec787a2e07cda4cf2752a2b7a4af4,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-11-28 12:49:23 +1100,542, merge pull request 542 sel4 sel4 azarrabi sel4 fpu_update master commit x86 initialize store area using xsave variant instruction,,
2576,a529810e5ae8c0c1ea08f73f3e5dbed74c9e4d4a,mrzar <azarrabi@nicta.com.au>, 2016-11-27 10:34:48 +1100, , x86 initialize store area using xsave variant instruction using sse variant mxcsr would assume similar role control word i387 fpu initializing fpu valid value,,
2577,9a35bc06d4243afed20cc4d3c107832cda5f5237,mrzar <azarrabi@nicta.com.au>, 2016-11-27 10:56:21 +1100, , trival initialize local variable,,
2578,93c5f4b5cf009ba6c202de2b56e1ae2de3e0702e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-25 16:47:51 +1100, , explicitly cast usage irq_t type platform irq_t defined int resulting usererror message failing type check add explicit cast,,
2579,4b5a1b6643f63008cc57dd6e341e6089619028b2,ofi Doku Atuah <Kofi.DokuAtuah@nicta.com.au>, 2016-11-25 16:31:35 +1100,539, merge pull request 539 sel4 sel4 katuah sel4 error message master commit debugging add usererror message,,
2580,37a5eedb014f94d4ef6b63d05c2f6d663fd4780f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-25 16:25:31 +1100, , bcm2837 add missing include printf,,
2581,85b4cc1fa30198ec498f5153a7ec0cc92ec9b0ea,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 18:09:23 +1100, , x86 force_inline lazyfpurestore common case function expands single check blank body whilst forcively inling cause code bloat code bloat uncommon code path care,,
2582,811800da3ed105429b5da5805b2248e4ed4e1409,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 18:08:41 +1100, , x64 efficiently pack object fastpath improves packing structure used fastpath,,
2583,5e33a52ce118d85c4338cb385a48b6d863c179cc,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2016-11-25 16:05:17 +1100, , debugging add usererror message,,
2584,db174884e9368c2ad1dba73610abb49ec98af851,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-25 15:18:08 +1100, , libsel4 add missing sel4_allrights macro left commit,,
2585,50990126ae838f7bbfcc159afb45b41a333818bc,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-25 03:52:23 +0000, , style_fix,,
2586,b73651fa62a6222be711d7173b6c7522b4242a5d,mrzar <azarrabi@nicta.com.au>, 2016-11-24 09:13:21 +1100, , x86 check kernel compiled host also move init_cpu nothing initializing cpu rather reading info well cpu_init cause run multiple time smp,,
2587,e7d0a886649e2847df6b66864a0f53b29fb25a59,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-25 14:44:08 +1100, , x86 rewrite config_default config_ternary fpu config_default intended either evaluated passed configuration value default value config exist integer value doe actually work default value always get returned commit reimplements desired functionality config_ternary take argument config switch desired true false expansion,,
2588,fbe5c8457ef7d55fcda81a9deef96c879d958b11,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-25 03:31:23 +0000, , style_fix,,
2589,859100e0a1c75942fe4a859df56f56e53ee358ec,drian Danis <Adrian.Danis@nicta.com.au>, 2016-11-25 14:31:09 +1100,288, merge pull request 288 sel4 sel4 alyons sel4 arch fault master commit selfour 413 change verification selfour 567 use libsel4 selfour 413 refactor libsel4 fault api split fault type arch generic,,
2590,08bc937f21ac2fcfb68e346216a7f96312908085,mrzar <azarrabi@nicta.com.au>, 2016-11-25 14:04:46 +1100, , add dont_translate popcount builtin,,
2591,ed95f84a438aea6365762a180cc493113e9282e0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-09-23 14:44:31 +1000, , selfour 413 change verification avoid using ptrs array another macrofull change brought verification avoid nasty proof const pointer,,
2592,2fea9a0fe2f43c689a1cddf3e72cdbc48f7fb6dd,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-07-19 09:12:26 +1000, , selfour 567 use libsel4 change change sel4_caprights kernel libsel4 deprecates duplicated sel4_caprights libsel4 bitfield generated type fix usage kernel libsel4 impact verification require type change name cap_rights breaking libsel4 api change although code sel4_allrights similar constant break source level constant updated,,
2593,b827ad37ba267e15c3f3da587e7857520a6a1a7e,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-07-15 16:31:54 +1000, , selfour 413 refactor libsel4 fault api breaking api change commit make common kernel libsel4 deprecates existing function sel4 messages.h includes introduces new fault api sel4 faults.h sel4 sel4_arch faults.h deprecates sel4_gettag function work without user calling sel4_settag first passed register set ipc buffer remove previously deprecated function deprecated prior 3.0.0 update sel4 manual reflect change,,
2594,33a771d3cb795195223c9026a9d356dec808ad76,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-07-12 17:26:39 +1000, , split fault type arch generic prior commit fault separate per architecture commit extract common fault type introduces arch specific fault reducing code duplication across architecture,,
2595,b3b7e3cbf9ef50b048395da5438f30575cbae880,mrzar <azarrabi@nicta.com.au>, 2016-11-23 16:24:14 +1100, , x86 use popcount ipis,,
2596,8221326a076cbf0b096b70e8468d6f84a26ef837,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 15:25:52 +1100, , pc99 update standalone build config,,
2597,1c312610e9efc659b0a14200b0a0ab12afee1ce2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 14:43:47 +1100, , x86 switch null fpu state suspect one using add heuristic switch null fpu state think fpu presently use null fpu state efficient enable disable fpu switching thread,,
2598,a1eddc75e429fcf014e657798e595abba04d8b73,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 10:53:09 +1100, , x64 make boot paging structure visible structure used boot code traps.s must visible prevent compiler removing,,
2599,cc6853017d32b5812d2999cb87c91c2b6150b2a8,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-24 10:53:02 +1100, , remove unneeded usage visible using visible needed limit ability compiler optimize especially using whole program optimization,,
2600,59b0e35edcfcd599342e61015810845187874788,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-22 18:18:14 +1100, , manual split untypedretype documentation api documentation untypedretype went great detail kernel object size treatment capability change move part untypedretype documentation relevant section manual,,
2601,024a6a7d20ed7f1c2670401b79f750ba93dbf9ad,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-22 18:16:57 +1100, , manual clarified note device untypedes,,
2602,dc9d025a60454ac98b6b4ae5c0b4774ebd703e64,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-22 18:16:26 +1100, , manual fix typo,,
2603,b9a8bfabb57789e660b8d4d9a0d952d8d607f1a0,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-23 23:54:39 +0000, , style_fix,,
2604,f0d599f54b7d1929847bdb607a94828b36d3a0bf,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-23 18:08:33 +1100, , x86 add force_inline fastpath function compiler fails realize inlining function performance benefit due fact inlining body optimized inlined function,,
2605,dd2675b0f5b2749ea3c4e55ff7e90c2bf81d986a,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-23 18:05:26 +1100, , x86 improve performance use volatile asm block used resulted inability compiler elide repeated invocation inlining volatile needed already want claim function const asm block move reordered deleted compiler wish,,
2606,2d5a32f4d5b23e4910eb729036a9a40e94df3489,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-23 17:10:23 +1100, , arm move initial setting tpidrurw register move setting tpidrurw register first switch initial thread happen enabled,,
2607,1015ff8dd40074205294969425782fd0bc6a9493,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-23 05:49:35 +0000, , style_fix,,
2608,7252ab185b382ed9140567f3c23401e60ea8c4e1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-22 16:22:51 +1100, , x86 avoid modifying thread running different core sendsignal sending signal notification object bound thread runningvm start ordinarily want deliver switching back native execution thread delivering message thread runningvm state different core must modify thread state previously would modify thread state changing running attemptswitchto switching would fail affinity would different core resulting enqueing thread scheduling queue despite thread also presently running commit add check prevent manipulating thread actively running different core well remote operation tell core running recheck endpoint message,,
2609,511f57f5a2c2a2d05b820fb0a6377523466a1cc0,mrzar <azarrabi@nicta.com.au>, 2016-11-23 06:51:45 +1100, , x86 handle switch kernel space smp multiple tcbs thread running different core deleting tcbs would result switch idle thread keeping bitmask set core one tcb remains would always ipi original core,,
2610,bdf10bb4c1d923baace1b2eb104b4a209f162a4d,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-23 12:22:53 +1100, , refactor includes trace point support build benchmark.h requires definition ks_log_pptr previous placement machine.h resulted circular include commit factor ks_log_pptr related definition separate header creates corresponding header x86 prevents circular includes x86 build,,
2611,6e5cb27835e10e5dceeb632c2a01fcf40c040371,ent McLeod <Kent.Mcleod@data61.csiro.au>, 2016-11-23 11:59:13 +1100, , fix ks_log_pptr incorrect naming,,
2612,5340bb790fad098955714eab7c30d5f0b2843fb6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-22 17:22:50 +1100, , correct constant type usererror,,
2613,28d21e68a241ca125ddb92b21dec111e502d3243,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-18 14:43:22 +1100, , print current cpu debug message,,
2614,008f9ae24b20c64fbff1ee37cf18ba89d19ff3cb,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-22 17:13:02 +1100, , style_fix,,
2615,72f3ea2e2dc7092eb16489b015c2fec440a1285f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-22 17:12:19 +1100, , x64 comment,,
2616,d6d8fb54b92f94cb2e87db81b437fb996a38f8cf,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-15 14:04:47 +1100, , x64 multicore tlb coherency,,
2617,303285d70bcc9b12130fbdc6dc3ba7842ddfbf6e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-18 14:43:38 +1100, , x64 force idle thread run kernel address space needed core idle continue run address space get deleted,,
2618,09356a3e46b5512d9e7fc66c3c6c3f12e2e65246,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-14 13:42:01 +1100, , x64 release lock returning kernel,,
2619,25282731c3f10c4833e5ab960e34fa73c194e6a4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-10 14:57:35 +1100, , x64 add entry point,,
2620,a0cb9e6703da43d7fa0e794da5cb25a830005cad,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-10 14:02:14 +1100, , x64 support multiple kernel stack add support per core kernel stack use thread local storage swapgs addition main kernel stack irq stack also need made per core,,
2621,fc56575ea6996cce8bb1386c8fbef62d7b19bb08,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-09 16:07:51 +1100, , x64 define tlb bitmap region defines tlb bitmap located virtually kernel window get initialized bitmap new address space change copy user_top includes initialized tlb bitmap global address space instead kernel window base,,
2622,bd72c0c066353dbffd2b5b51420a448b73a25041,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-14 13:42:11 +1100, , pc99 ignore bogus tsc frequency,,
2623,d14a973a3dac6f9e0b7fc3d5a6111ac8d3693410,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-22 12:28:56 +1100, , x86 pas address space invalidating asid efficient tlb coherency x86 useful know address space asid invalidated last assigned,,
2624,135b320b3b810e07bf6da7e034189b41cff905e0,mrzar <azarrabi@nicta.com.au>, 2016-11-22 09:11:38 +1100, , x86 extend apic support cluster ipis,,
2625,117c53e58303624245cc35e286606c74a77744ba,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-22 11:53:29 +1100, , imx32 update autoconf.h standalone build,,
2626,febe070a284fc69348ae217002f566df3e07da81,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-17 17:14:46 +1100, , x86 increase ipi word,,
2627,d393278c0c05f7068f76f09c55976867574eb012,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-17 15:13:40 +1100, , ia32 use wrapper remote ops,,
2628,198a830504fd0cc92e2ae13b0fbb8dd7894a3fe8,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-22 00:50:52 +0000, , style_fix,,
2629,db0a8184e751294eacaa6d32d0cf5b92cb8b8b0e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-01 15:27:07 +1000, , selfour 553 update standalone kernel configuration change kernel configuration verified platform use globals frame,,
2630,e78cdf9b641d18a8713d42292a0f383399790d16,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 17:23:20 +1000, , selfour 553 support alternate ipc buffer location without globals frame commit add support using threadid register arm mpcore platform storing address ipc buffer instead globals frame choice using user readable writeable threadid register chosen even though mean user use purpose leaf room future support user read register compiler expect,,
2631,9f99e77c38d863a41a3ceb6fd8a037c3aad30ca3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 17:22:25 +1000, , selfour 553 support arm mpcore register commit add support saving restoring additional register exists arm mpcore platform register user wrieable well readable must saved restored kernel prevent gross information channel,,
2632,1875861937c1a24c9d9c74e9d73c8454a1a37de1,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-22 11:13:46 +1100, , style_fix,,
2633,27afc1bd92e395c2ec87526e38e658dd84a4eebf,mrzar <azarrabi@nicta.com.au>, 2016-11-21 14:18:35 +1100, , x86 add logical mapping x2apic ipi boradcasting,,
2634,14528b09aab78cd4ce38965db1f7ce1fd0e8f91d,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-21 15:43:51 +1100, , x86 use wrapper vmclear wrapper additionally set launched status false current vcpu flag used elsewhere sel4 distinguish whether run vmlaunch vmresume hardware mandate performing vmclear must use vmlaunch vmresume,,
2635,becdb483a880f6173aac4c2ccc28ab4046d98bfe,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-11-21 09:58:38 +1100,506, merge pull request 506 sel4 sel4 azarrabi sel4 x2apic_fence master commit x86 add mfence x2apic msrs serializing,,
2636,51a0fad68ce6299ace62c26f2ac8ab5627c7535a,drian Danis <Adrian.Danis@nicta.com.au>, 2016-11-21 09:53:26 +1100,505, merge pull request 505 sel4 sel4 adanis sel4 likely master commit x86 add likely,,
2637,b216c194faacfa070ee963ede54c8020d6494f24,mrzar <azarrabi@nicta.com.au>, 2016-11-21 08:20:38 +1100, , x86 add mfence x2apic msrs serializing,,
2638,38a19912e0cac60da104d70b88eed52fe5296080,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-11-18 17:23:17 +1100,503, merge pull request 503 sel4 sel4 alyons sel4 migrate master commit move migration logic function,,
2639,cde17a7220e0eded68d28d1c6e01eb5861d6f04c,ofi Doku Atuah <kofidoku.atuah@data61.csiro.au>, 2016-11-18 17:01:10 +1100, , fix vtx compile error,,
2640,edc811a872e5d709c2ff78fadf85573cb51b6304,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-18 16:31:39 +1100, , x86 add likely although function called fastpath inside unlikely macro function get inlined knowledge conjunction unlikely somehow lost explicitly putting likely fix,,
2641,8452068cc32d888a437e4515e7cadebaef3161dc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-18 16:34:13 +1100, , move migration logic function make easier port branch migration happen several different place,,
2642,9c1419e58cf5a72a0c58314f9c1c01edfaf2f9da,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-18 15:28:56 +1100, , style_fix,,
2643,31628d9a58c5dc5f3f26be5fb53f04e611bd5b00,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-26 15:45:56 +1100, , remove recycle remove recycle operation add operation cancel badged sends endpoint calling revoke equivalent recycle badged endpoint,,
2644,2955bd46b2d2e166af9a1e7140fd71085105f59e,mrzar <azarrabi@nicta.com.au>, 2016-11-18 07:26:12 +1100, , add x2apic x86 autoconfig,,
2645,af81bb0fd5bf1b5d7a47669ef9555f8a4ccc581b,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-11-18 07:13:15 +1100,499, merge pull request 499 sel4 sel4 azarrabi sel4 x2apic master commit x86 enable support x2apic,,
2646,d746cc9cf61b6f50aee6aacf89e91b1f555b1a88,mrzar <azarrabi@nicta.com.au>, 2016-11-16 14:14:05 +1100, , x86 enable support x2apic,,
2647,8a6936ff1d30a60689e8fe1fc127b753c8d268dd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-17 11:51:46 +1100, , remove incorrect const usage remove usage const according gcc function pointer argument examines data pointed must declared const whilst function presently examine tcb_t pointer argument seems pointless pas something never safely looked function return void const utterly meaningless,,
2648,7f76749448f0403395af31daf5b4b8a1d4cb1d41,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-16 08:40:24 +1100, , revert selfour 242 reverts commits   ,,
2649,abf3ff6d0362329e2cdff4f38d79b6aed05e3cfc,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-11-15 12:19:57 +1100, , repeatedly retry tsc freq measurement attempt handle case running simulator sel4 occasionally fails measure tsc frequency due many tsc tick per pit wrap around,,
2650,3aee0ab7b3ae5ff5294192526fb00823b49048b5,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-15 02:49:42 +0000, , style_fix,,
2651,6b6b965528d16c1e4c946fb920fb95060f84424f,afal Kolanski <rafal.kolanski@nicta.com.au>, 2016-05-15 01:06:55 +1000, , selfour 242 port fastpath test slow path unless test match directly fastpath proof becomes hideous upside slow path skip scheduler enqueue dequeue thread moment later,,
2652,a1421832acd19ed5ede71640af82b982708207c2,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-02-16 12:02:58 +1100, , selfour 242 invert bitfield scheduler optimise commit doe following invert bit field scheduler better cache performance high priority thread peek bitfield scheduler allow fastpath leveraged ipc occurs priority thread correct,,
2653,5f06b364df90bb05be04d7bd0e31a506265444b7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-04 14:00:51 +1100, , x86 disable breakpoints vcpus change allows config_vtx work allow setting hardware breakpoints triggered guest execution rather disable breakpoints switching vcpu addition disabling breakpoints switching guest hardware reload dr7 guest exit breakpoints set thus guest already prevented setting breakpoints get triggered exit guest although breakpoint state cleared switch native thread breakpoint state already get reloaded,,
2654,70538c3941b8ea661bfe916d874259c78b30ced1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-04 13:59:43 +1100, , x86 save guest pat efer already load host pat efer back case guest changed allow guest use changed version next time run,,
2655,f4bfaf3fa96b65917e1b9105e7bf49245dc98e36,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-04 13:58:43 +1100, , x86 save debug control exit setting forcively enabled early version however newer version capable set make sure fact set,,
2656,05bf1ca44d3cca0085196ff3ac186ca52c4bf5d6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-14 08:58:18 +1100, , libsel4 reorder bootinfo struct reorder bootinfo struct place untyped array last element array end make layout information struct easier represent language,,
2657,93f59d4932c5370dfbb5ed38689097813abec08b,mrzar <azarrabi@nicta.com.au>, 2016-11-11 15:28:16 +1100, , x86 updating bootinfo number core,,
2658,2b7c2e02e592f39bb99c66b5f89e8a8ce85c8dc4,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-11 03:15:08 +0000, , style_fix,,
2659,90f6a9863bf4dd7350f8147b101c75d1e7dade98,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-31 17:18:24 +1100, , x86 initial support smp enables code compile set greater add code manage vmcs state different core,,
2660,d50707750cbe98893a98b07755ba05b19a24cc34,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-11 10:13:45 +1100, , x86 use setmr instead setregister vspace otherwise number altered code break,,
2661,5324972e5afefef844419fc88a463a06fecca8ca,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-10 04:44:54 +0000, , style_fix,,
2662,38b2811690fe56d1cf85c96596ef4ad260e59640,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-10 15:21:19 +1100, , trivial remove assumption x86 fault code x86 assumes mrs. change brings x86 code inline arm setmr rather explicit setregister note change redundant arch fault merged,,
2663,629af28e731ff0413ba415f1673938c6be8e63ff,mrzar <azarrabi@nicta.com.au>, 2016-11-10 11:12:39 +1100, , arm enable pmu export,,
2664,2c49729da586eddeef968fc65abd48b6f458dcda,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-09 15:22:09 +1100, , x86 refactor tlb_bitmap mode generic refactors tlb bitmap code generic across ia32 x86,,
2665,9c91fc8f429ccc4f679502f62d1173269f96abf7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-09 12:03:03 +1100, , x86 refactor generic x86 pte pde manipulation previously generic function manipulating page table page directory entry placed mode structures.h moved mode vspace.h instead use existing function defined arch vspace.h function dropped move used instead replaced function creating empty mapping whatever vspace root,,
2666,5a455e1536b1c3d4ec19e0292d496311536ac0f8,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-09 03:56:29 +0000, , style_fix,,
2667,ffd0f34b39137d20642426e64b4e479652acfbfa,mrzar <azarrabi@nicta.com.au>, 2016-11-09 10:31:45 +1100, , clean remove locking dependancy value remove confusing set unset,,
2668,b46e98c10e9452c630d18561b799a4cc24fa5361,mrzar <azarrabi@nicta.com.au>, 2016-11-09 07:37:21 +1100, , smp solve bug tlb_bitmap missing loop counter accessing tlb_bitmap_get missing index generated valid original one used generate etc correct index,,
2669,846254be1f7dbfc8bd157e5ffdba7c043831e93e,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-08 05:55:43 +0000, , style_fix,,
2670,6cec529d84b0c3c727500850a35f1dba28766267,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-11-08 05:55:35 +0000,481, merge pull request 481 sel4 sel4 alyons sel4 tsc_freq master commit x86 export tsc freq bootinfo,,
2671,a42250479221d0e2628bbf411db039b1c707f9f3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-08 14:33:24 +1100, , selfour 254 manual describe mapping attribute correctly describes fact arm mapping attribute set flag together x86 enumeration possible value,,
2672,9e846d5dad05f7babf38571bbb94dfc67e04e0bc,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-08 13:54:23 +1100, , selfour 652 remove incorrect statement physical address,,
2673,41869698c70df9babace3c6a1e0f6128297b5f02,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-08 11:17:52 +1100, , selfour 670 remove empty directory,,
2674,c86669df4301b4c7d4403403435e7a18252a9503,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-01 16:40:17 +1100, , x86 export tsc freq bootinfo read frequency platform info msr export user accurate timing platform support platform,,
2675,828a14d853c6ef1cf0f229f8cc2f0a38eedb0abd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-08 11:46:20 +1100, , selfour 222 configure irq cnode size per platform,,
2676,39c6f24eeb37bc3d291f4156085fc4f29dbe797a,mrzar <azarrabi@nicta.com.au>, 2016-11-07 17:27:23 +1100, , add x86_64 version generated invocation.h .gitignore,,
2677,808f68e1beefbb8b2d0960c2da0211a313d0be64,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 13:48:05 +1100, , x64 mode specific ipi definition,,
2678,9899c60c8b7f6289e8ec173f21fa1e5e6f630e2e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:38:10 +1100, , x86 reduce number irqs 128 x86 irq cnode larger page 128 irqs,,
2679,1173e19aa6f96b1bf4e782ab12d1677185dd2821,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:37:38 +1100, , x86 kernelsp needed ia32,,
2680,6f908324f81fc58261a8ef8146e0c8d38be3f8cc,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:36:02 +1100, , x64 access core local state correctly,,
2681,8b5ec0162618f50b584ad9e5a87a36344999ad32,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:40:02 +1100, , x86 split ipis arch mode portion,,
2682,44fc989cc53015d2ec4cafffddf28efe1da72252,mrzar <azarrabi@nicta.com.au>, 2016-11-04 14:36:41 +1100, , store remote fpu state,,
2683,b90b71581844b170e632aa1ff0d45e5bb10ba1c6,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-07 13:27:52 +1100, , style_fix,,
2684,61c1a4c4ff9a7aac806675fe1ddfb15a1e767ba5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:34:54 +1100, , x64 mode specific smp file,,
2685,a726b4bea5481e04eb1d3eb64b981173b35e172c,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:55:53 +1100, , x86 split cpu management mode general move mode specific smp header move wrapper use generap smp header,,
2686,76b9441eee7d54b6d855351f41629e3f96188449,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-07 10:53:41 +1100, , x86 remove unused function,,
2687,056dbf811b3fe99fd33a3e4de991c04b1574a1f2,mrzar <azarrabi@nicta.com.au>, 2016-11-03 14:02:57 +1100, , selfour 634 support tlb cache management,,
2688,4a82597b7a127c9113799b0a30a541082ef69720,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-11-04 15:03:55 +1100, , trivial change remotetcbstall take tcb instead cap_t allows function used function tcb pointer cap,,
2689,ab91c11a4f327f28e3ee61d46aafb7cfcb4712f3,drian Danis <Adrian.Danis@nicta.com.au>, 2016-11-03 05:05:38 +0000,459, merge pull request 459 sel4 sel4 adanis sel4 smmu master commit tk1 remove temporary smmu memory mapping support arm remove lookup error message arm correctly mask smmu address tk1 correct smmu indexing,,
2690,e87775d4a6a86160b8f8d29ca273b9524f90b814,mrzar <azarrabi@nicta.com.au>, 2016-11-03 10:52:55 +1100, , remove unnecessary,,
2691,a85472a951d7ff3d9855ed3355c207d0f918b903,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-03 10:18:24 +1100, , x86 always consider fpu owernship thread core checking thread using fpu check thread core assumption thread migrates fpu state explicitly lazily migrated,,
2692,858fa717c6a30fe1f0514c4ad8bbbe1003016864,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-02 15:07:59 +1100, , tk1 remove temporary smmu memory mapping support,,
2693,8da6ba0f5c2932105076f82c860dce5ecd4f6756,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-02 15:03:45 +1100, , arm remove lookup error message error case triggered lot regular operation error message result unnecessary spam,,
2694,f02d134a405e142ec014451e684a8d7c34aff601,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-02 15:01:12 +1100, , arm correctly mask smmu address page table virtual address cover single page masked corrects mask left bit used index,,
2695,e3be5fa8e430d999134c48f636214f3be65d0ad7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-02 15:00:47 +1100, , tk1 correct smmu indexing,,
2696,3b19198bf4a5890b941e97acf364e2f17563bebf,mrzar <azarrabi@nicta.com.au>, 2016-11-02 14:18:21 +1100, , include vspace remote call support,,
2697,658eb090dbdea8b1996c2e7db6623e4b2a280061,mrzar <azarrabi@nicta.com.au>, 2016-11-01 15:55:22 +1100, , extend ipi two function parameter,,
2698,03c71b63e19215ef8be6b8c1ac8167d729b3b10c,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-05-16 19:41:13 +1000, , selfour 444 preemptible zeroing retype change order operation timing behaviour retype operation zero entire range untyped cap used first time installing object avoids need long running initialisation large object whose initial content always zero initial zeroing phase preemptible may take multiple timeslices complete,,
2699,13ad834ace9862e9863c3dd401370d5b2536a67f,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-09-15 17:45:19 +1000, , generated bitfield proof use hrs_mem_update technical change proof mode bitfield generator included sel4 source postconditions generated specification _ptr_set _ptr_new function describe entire new heap via new_heap hrs_mem_update ... old_heap previously described content various projection heap precise,,
2700,8d0ed7029dd73d0fc2652e59a8808c5128dd877f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-11-01 13:57:08 +1100, , use correct change constant checking size requested allocation constant also changed correct value verification team suspect check probably unnecessary also resolved waste time investigating,,
2701,061f1b8d4907989ad62ab90a229631cf1e575f8f,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-11-01 02:56:15 +0000, , style_fix,,
2702,a228c492a630bbd99ed9ca97a5474061cc83042e,mrzar <azarrabi@nicta.com.au>, 2016-10-31 14:16:47 +1100, , incuede tlbbitmap keep track core currently accessing,,
2703,c5787ae3774ad83b948a81ba71897275c9422991,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-31 11:18:35 +1100, , manual correct api function link,,
2704,3652e827d944942516e649e1cf09b97b3da1dfc6,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-30 23:21:24 +0000, , style_fix,,
2705,b2295ea036ae2d10b12e51700c73f3498f0b6b8f,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-10-30 23:11:25 +0000,434, merge pull request 434 sel4 sel4 azarrabi sel4 master commit selfour 635 support tcb operation update tcb invocation consider multicore environment may include add affinity invocation transfer tcb different core update tcb structure core checking thread core state performing tcb operation e.g deleting runnable tcb etc,,
2706,436b214ec6a133a46930325e0d31e016f5fadd63,ent Mcleod <Kent.Mcleod@nicta.com.au>, 2016-10-30 23:00:44 +0000,444, merge pull request 444 sel4 sel4 kmcleod sel4 master commit change ia32 use register ipc buffer,,
2707,25bb94372fe4afce072959af88c1afe9ff1c67d3,mrzar <azarrabi@nicta.com.au>, 2016-10-25 11:34:06 +1100, , selfour 635 support tcb operation update tcb invocation consider multicore environment may include add affinity invocation transfer tcb different core update tcb structure core checking thread core state performing tcb operation e.g deleting runnable tcb etc,,
2708,66dfc2e786614a34c18ad2d7c20c04c69e589a97,ent McLeod <kent.mcleod@nicta.com.au>, 2016-07-30 15:35:42 +1000, , change ia32 use register ipc buffer register used gcc ipc buffer get way,,
2709,1f11cf701ca1b03a02dcc630fb94c85c9e63b1a1,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-28 05:37:54 +0000, , style_fix,,
2710,40383a9882c9b0093312b2fa1e912a867f8ea074,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-10-28 16:02:55 +1100, , fix arm build broken 44ed6adb6,,
2711,8a49b948939c69f79207b59adc05914c6cc6c303,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-28 04:35:09 +0000,446, merge pull request 446 sel4 sel4 adanis sel4 withmrs master commit libsel4 allow invocation use ipc buffer retain register error description using ipc buffer,,
2712,3ad71a0f9ef584bc2f24bb8f924f33ceb9376f9f,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-28 04:28:00 +0000, , style_fix,,
2713,be68b0c0bde5bfa439376fac4c8be255dacaa958,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 15:24:09 +1100, , libsel4 allow invocation use ipc buffer reintroduces kconfig option removed allows invocation use withmrs variant syscalls instead using ipc buffer,,
2714,f0cb354755440a776b05de9e5a2b2b648085fdc8,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-10-28 04:21:25 +0000,410, merge pull request 410 sel4 sel4 alyons sel4 cache master commit add arm ia32,,
2715,44ed6adb616590a0f6ae8b0ad8c442afed625457,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-10-13 11:58:02 +1100, , add arm ia32 available set flush cache running cold cache benchmark,,
2716,dc3d53417e7e806638592a40a7ceb9c8b92b450a,eff Waugh <jdub@bethesignal.org>, 2016-10-27 13:52:15 +1100, , retain register error description using ipc buffer fix lost error description using withmrs system call variant store real register ipc buffer error error struct returning function return early without setting struct member pass sabre qemu test suite ... without buffer http sel4.systems pipermail devel 2016 october 001079.html,,
2717,e77d4d48cc54c37927ae0677e03203d0200bbd73,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-28 03:33:30 +0000,443, merge pull request 443 sel4 sel4 adanis sel4 recvwithmrs master commit also let aarch32,,
2718,151e95d9085d98c895cd62337a268c7a91833b34,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 14:09:28 +1100, , libsel4 update vtx invocation use condition instead config,,
2719,654e366f5eb08b8b4ee1dae70b4f09549edef048,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 13:58:51 +1100, , libsel4 update condition seteptroot using config guarding invocation changed condition seteptroot updated,,
2720,261d1f536c16d112877d0ddb6796f65d9766318e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 13:58:22 +1100, , arm use define using define allows post processed code identical purpose verification,,
2721,30f1d1fa7b6ee823ad212182585d64b89007071f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:31:59 +1100, , x86 comment endif block clarity,,
2722,120a5e5496fe9d0b36aa9651a9a46fcdf759c9f1,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-28 01:34:31 +0000, , style_fix,,
2723,0012ea3e2e70a09abd0fef7a730a60bae14c0c58,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:20:17 +1100, , x86 fix fpu smp build,,
2724,48f99701c3af50de31f626dbbf0e251d68c89559,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:16:41 +1100, , libsel4 move definition common x86,,
2725,da409659d0350f0f6270a6a65359f6f3df36a4e1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:14:16 +1100, , x64 match asid change ia32,,
2726,e83769322fcfc1e37d30a88565c80e219603228f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:13:42 +1100, , x64 update port cap type match ia32,,
2727,f8e6b4d9d633e9cabcaaffe214e022cbc729cdbf,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:12:46 +1100, , x64 guard yet implemented guard needed yet properly supported x86 build guard removed,,
2728,679d28c9920f0ea9b7d4fa115867f75e2ac32f33,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-28 12:12:04 +1100, , x64 correct fpu handling code,,
2729,339096d39eee5f85362ff5bbd1fcce7b81bacd71,eff Waugh <jdub@bethesignal.org>, 2016-10-28 12:04:15 +1100, , also let aarch32,,
2730,6a86cbf5c73e26db01dcf8ee46b7d3b2cedf7b3b,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-27 05:34:49 +0000, , style_fix,,
2731,7fbde1bbcb83d3c32d09c8e4eb21a9f7a9abbc5e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-15 14:22:37 +1000, , selfour 287 bit implementation implementation x86 kernel running ia32 mode,,
2732,cb79c0dd97cc741c53e95238d404c35d070eeb13,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-27 02:54:57 +0000,437, merge pull request 437 sel4 sel4 adanis sel4 stubgen master commit let x86_64 callwithmrs,,
2733,87efb8fca1ccc77802722cabe2bf9a1efddb9724,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-27 02:54:46 +0000,438, merge pull request 438 sel4 sel4 adanis sel4 init master commit let aarch32 callwithmrs,,
2734,59d48b778b6daf50cc612f7bd4f64c9d1bdf2e21,eff Waugh <jdub@bethesignal.org>, 2016-10-27 04:13:52 +1100, , let x86_64 callwithmrs work x86_64 without passing buffer,,
2735,df1f021cc6b14c0efc969a8c377d27db74b3fc96,eff Waugh <jdub@bethesignal.org>, 2016-10-27 04:39:27 +1100, , let aarch32 callwithmrs initialise message variable per ia32 x86_64 libsel4 build run without buffer simple thing appear work sel4test aarch32 qemu happy  bootstrapping kernel warning using printf serial set work printf backed mapping.h called ignoring call ignoring call sys_gettid sys_tkill assuming self kill ,,
2736,246030a253599d37146aa570850427faddf74507,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-26 00:00:27 +0000, , style_fix,,
2737,1855b59780ee11d22133b54b47d4f4266ec38645,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-25 23:53:10 +0000,433, merge pull request 433 sel4 sel4 adanis sel4 l2cache master commit disable cache initialisation,,
2738,56df83e948c73ef1f5d9c5b89c294a8af635d1cc,eff Waugh <jdub@bethesignal.org>, 2016-10-25 12:04:06 +1100, , disable cache initialisation fix sel4 sel4,,
2739,6519eba0b569a6ce4c8bfa06a083899b6fc90027,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-10-23 23:58:30 +0000,430, merge pull request 430 sel4 sel4 ssherratt sel4 18b64f77 0e5d 4e0e a67e 619326d26d8a master commit replace circular includes perl script python,,
2740,71d02cbf4cf2b3be2e35d45435c5b3ed8fd7d9cd,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-10-21 15:53:48 +1100, , replace circular includes perl script python,,
2741,048be2be1bc33c73e74a3f15d3276287b28662c8,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-23 23:37:03 +0000, , style_fix,,
2742,5ebe19a98f4e18c092e5f26dc7568513f6c3da72,oel Beeren <joel.beeren@nicta.com.au>, 2016-10-20 14:32:01 +1100, , fix comment better reflect maximum object size device untyped change,,
2743,f050e6a9c58be7b118dcfb88c25db29cb7db392d,mrzar <azarrabi@nicta.com.au>, 2016-10-21 15:44:23 +1100, , implement layout ipi interrupt handling,,
2744,b25b826415a397ee92160724c0cb761a5377f0e1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-21 14:11:02 +1100, , makefile fix typo,,
2745,2bdc2941beabfeca7e18302d3bc70757f9169a27,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 15:43:51 +1100, , check circular includes add tool check pre process kernel_all.c_pp circular include chain run part kernel compilation process,,
2746,ea47c2d4a45ce670f45f0fb5d350e3267f3da79c,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 15:33:07 +1100, , remove self include,,
2747,ccb2e4b446ba9b0cb0dab11af227c8e829a45bdb,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 15:23:19 +1100, , remove circular include machine hardware.h already including machine interrupt.h,,
2748,80dbdf5ed0910575585f970629e78a0523d9905f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 15:14:21 +1100, , remove unused include,,
2749,7c08bc25e930bcf76b854763743989b4ba2a4e13,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 15:12:11 +1100, , remove include basic_types arm arch types.h doe require definition basic_types stdint already directly included,,
2750,63649f2636d4b72738002ce78fbf938725e2dd99,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 10:31:45 +1100, , remove arch machine.h include statedata.h statedata.h get included arch machine.h statedata doe require machine.h definition result removing various previously missing includes need added,,
2751,b90238d089e38b34af5ab7996e2ae2c146653aa2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 10:09:20 +1100, , replace pragma include guard,,
2752,d6eafad1a57db90a3a62d5278d89c9da5cf9f749,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 09:53:13 +1100, , move cap definition objecttype header,,
2753,325643ac19183937b33c2bd1bebc2689f0cae114,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-19 18:00:52 +1100, , remove circular include debug benchmark_track doe depend upon anything debug.h doe need include include removed debug.h pull definition kskernelentry,,
2754,c3370f770b65c0644344a2f973c5044ae9ce7484,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-19 17:59:29 +1100, , x86 remove circular include x86 arch machine hardware.h get include via types.h header header defining compound type really need access basic type i.e stdint.h,,
2755,49f26d5c84f19874a48c06ac0fcb2567eea105c3,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-10-20 15:05:17 +1100, , fix lowest syscall number doesnt fit bit change  also storing number also fit bit invert store,,
2756,1c50cec9e822d9e5eb9c3427528c096c8720e5e2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-19 17:58:49 +1100, , arm remove duplicate definition pptr_top ks_log_pptr defined mode header commit remove duplicate definition general arm header,,
2757,39e192d5f56bf589b574ce1888d241de90e274dd,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-10-20 02:23:55 +0000,424, merge pull request 424 sel4 sel4 halmatary sel4 fix x86_64 master commit trivial correct x86_64 return value,,
2758,423f3eaf4a920708fe2716bd31677aa343533708,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-10-20 02:23:29 +0000,423, merge pull request 423 sel4 sel4 halmatary sel4 benchmarkrefine master commit benchmark move arch dependent benchmark.c api new benchmark directory benchmark pack arch independent benchmark related file separate directory,,
2759,3c01da701850abd1a6bfd006f2a91ffca07ac5f8,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-10-20 12:14:35 +1100, , trivial correct x86_64 return value,,
2760,e3f764a65be484d89e29ebc22ea406f1438ae3d3,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-10-20 12:03:19 +1100, , benchmark move arch dependent benchmark.c api new benchmark directory,,
2761,5f7fa2fcc81e5240a0f0cbd08b80c7006044cc07,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-10-20 11:37:55 +1100, , benchmark pack arch independent benchmark related file separate directory,,
2762,59f50c7183b1eb6b45f966e34bfefc0348f4dec7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 10:57:40 +1100, , x86 use vspace_root_t type passed variable type vspace_root_t pde_t commit brings two line,,
2763,65484767ef437a9686e2117b8a5c0debf45a85f9,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-20 00:07:33 +0000,421, merge pull request 421 sel4 sel4 adanis sel4 oob master commit am335x prevent bound array access,,
2764,93967837410b4ca26abdc9c240bdfbc15454e8e1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-20 10:56:58 +1100, , am335x prevent bound array access,,
2765,7711d54664a24def41164e229f13245bbf08a328,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-10-19 23:51:14 +0000,419, merge pull request 419 sel4 sel4 halmatary sel4 fix debug master commit debug avoid syscall_names unsued werror debug mode enabled debug putconsolechar defined config_printing defined,,
2766,2ab27839a1f98dbc4ae73996bab28d9790eec1a0,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-10-20 09:06:57 +1100, , debug avoid syscall_names unsued werror debug mode enabled,,
2767,1793036afa70d0eca967420859d26b7fccfa7cf3,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-10-20 09:03:29 +1100, , debug putconsolechar defined config_printing defined,,
2768,e43c31b43f6e1886563850ff0e595fc3194055c4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-19 17:41:21 +1100, , arm_hyp correct vcpu_save use active flag function inverted,,
2769,84f55c74cf2be67581ef8a5a884c5b3088a5860e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-19 00:44:08 +0000,415, merge pull request 415 sel4 sel4 adanis sel4 cache master commit selfour 702 correctly wait clean complete,,
2770,fb5436854d4ae738eab3f569ca6d7c3805b7cb86,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-18 22:01:08 +0000, , style_fix,,
2771,280dcc33e79713f281f8834eff1e226a2f12e074,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-19 07:10:54 +1100, , selfour 702 correctly wait clean complete,,
2772,2d462d4ad91a38bd24aa0a726d0717965d9e49c7,mrzar <azarrabi@nicta.com.au>, 2016-10-18 11:29:06 +1100, , add basic api setting affinity,,
2773,3a185a5c324ec535fda7b2f761969a1ed586ebcc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-10-18 14:05:01 +1100, , debug generate list syscall name,,
2774,4f2123b7636305faa28fb8d17d593721f06ccc13,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-17 04:25:17 +0000, , style_fix,,
2775,01e0ed7d9ac5c906c7639f6eeb47fa90fa52b468,afal Kolanski <Rafal.Kolanski@nicta.com.au>, 2016-10-17 04:25:01 +0000,406, merge pull request 406 sel4 sel4 adanis sel4 lazyvcpu master commit arm_hyp used cached value num arm_hyp add lazy vcpu switching arm_hyp declare armhscurvcpu header arm_hyp correctly destroy armhscurvcpu arm_hyp move hype state correct statedata header,,
2776,5921a5308e9c911a9d03b1a0a171f64331d4c619,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-10-17 02:38:39 +0000,409, merge pull request 409 sel4 sel4 azarrabi sel4 xml_config master commit update xml format replace config condition,,
2777,e0d2a83fa6291caa10b760ebe30b915c12ff6596,mrzar <azarrabi@nicta.com.au>, 2016-10-17 13:02:51 +1100, , update xml format replace config condition,,
2778,b5804a698e18b36fa3fc6f518a518cc0538beb0d,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-10-17 01:52:00 +0000,407, merge pull request 407 sel4 sel4 azarrabi sel4 xml_config master commit update ifdef auto generated file,,
2779,ee75f086f33f36d14f26523e005054a4d277c6de,mrzar <azarrabi@nicta.com.au>, 2016-10-17 09:42:49 +1100, , update ifdef auto generated file,,
2780,1a98a2a31f1b650abf3ad5438528080fd5c42ae2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-17 09:53:58 +1100, , libsel4 reorder bootinfo struct reorder bootinfo struct place untyped array last element array end make layout information struct easier represent language,,
2781,cfe0f8e9dbd8360eb01986cbf34c76cde7a39363,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:37:04 +1100, , x64 support hardware debugging using sysenter hardware debugging already supported using syscall kernel invocation add support using sysenter sysenter special entering kernel flag masked case taking debug exception kernel need handled also unlike ia32 race performing popf calling sysexit interrupt received race avoided performing full state restore iret thread single stepping,,
2782,cdc869309b69d04c8682f166755c26cc7a401667,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-14 14:27:20 +1100, , arm_hyp used cached value num,,
2783,2a1d1e94d748e658dfeee7120488bc6f46e5e391,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-14 11:32:55 +1100, , arm_hyp add lazy vcpu switching,,
2784,04612f16c6b1d1ae94b42117b655b08a93b14edd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-14 11:01:41 +1100, , arm_hyp declare armhscurvcpu header,,
2785,fce6c03a7e0cd841edb4f9e9c959d5f075ab3b2d,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-14 10:57:11 +1100, , arm_hyp correctly destroy armhscurvcpu finalizing vcpu current vcpu defined armhscurvcpu update current vcpu change doe ,,
2786,fdad50853ac65c6e669e33cc4763ed469f14ad02,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-14 10:30:50 +1100, , arm_hyp move hype state correct statedata header hypervisor state declared arch statedata.c defined arch statedata.h commit move definition arch statedata.h match state arch statedata.c,,
2787,36e5db7aacd563c710fc13bd219db2ebdae36e37,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-10-14 00:22:46 +0000,399, merge pull request 399 sel4 sel4 azarrabi sel4 smp_idle master commit update smp idle thread handling,,
2788,1887ae9dce65c3a32df244c19b635cbe5e3d72bf,mrzar <azarrabi@nicta.com.au>, 2016-10-14 07:16:37 +1100, , update smp idle thread handling,,
2789,7813c9c133e20e925b947bf12f1bc84e3d196eab,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:27:53 +1100, , ia32 document popfl sysexit correct ia32,,
2790,580ecbc16e9b6c791eaa579765cede11a47788c0,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:28:52 +1100, , x64 use explicit interrupt stack commit interrupt stack table introduced x86 force interrupt always use new explicit stack legacy behaviour new stack used switching privilidge level meaning got interrupt user mode would get new stack prior pushing register interrupt kernel mode would push register directly current kernel stack using ist allows interrupt kernel mode also switch new stack prior pushing register allowing much consistent semantics dealing interrupt,,
2791,0e1a8071457b954b24fcad7f3bb0c2a6807c84ff,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-13 06:02:44 +0000, , style_fix,,
2792,235a02ec4e942158f9a936f94ee9b2e8f31dbd63,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:27:24 +1100, , x86 use flags_ defines instead magic number,,
2793,8ad4e1ba0841aea859b6775454874ec023d48da2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:34:43 +1100, , ia32 always forbid setting trap flag user allowed set trap flag cause kernel exception setting thread enabled running sysenter instruction result debug exception generated sysenter instruction executed priviledged mode,,
2794,b01cf7f0d7c247ae940aeb93921888f2e4b1a93e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:25:13 +1100, , x86 make stack.h mode specific header functionality ia32 specific commit move mode specific include location,,
2795,a4c014ca8eb18dbe34801beb1ef2b68c8ee8dcf9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-13 14:26:33 +1100, , x64 missing c_exit_hook,,
2796,394994c2f18a1a659d767231134912228a977dbe,mrzar <azarrabi@nicta.com.au>, 2016-10-12 11:28:16 +1100, , x86 replace idle halt idle.c,,
2797,f72d02f61e18f6001c83cb262069104df94f41ce,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-12 16:10:39 +1100, , arm libsel4 update vcpu fault definition introduction debug fault number vcpu fault got changed commit update accordingly,,
2798,d1d45681141db25a74a431c3811d286e134d561d,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-12 14:38:00 +1100, , x86 define flag bit instead magic number,,
2799,a3c88cfc5ba755ef94a71c57251da4b3371b8ff9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-12 14:18:55 +1100, , pc99 update autoconf.h standalone build,,
2800,a328f0fd39e1ca6dbdc7f5209d676e57de95ccb6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-12 14:13:23 +1100, , fastpath rename cap_vroot variable cap_pd renamed cap_vroot correct name across different architecture rename happened cause visible rename verification commit undoes change,,
2801,f062dcdcf98cd7833762134cd733aa14a90dfd71,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-12 03:07:32 +0000, , style_fix,,
2802,6d07c44329be42d643dcb937789f2bed3c83eb90,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-11 14:49:37 +1100, , x64 partial hardware breakpoint support implementes debug support using syscall kernel invocation method work yet sysenter,,
2803,6294225ca77ada82af5b0c35fde6b5ec9695eeb3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-11 15:24:04 +1100, , x86 rename flag flag different name flag register creates unnecessary difference ia32 x86_64 code since regardless name size bit register mean exactly thing,,
2804,e2bf4881c82b0891c6f8ee9025f2a33f12ca585e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-11 15:19:46 +1100, , x64 refactor split mode arch portion,,
2805,48df6d3ab4a4aaf0844741af4bf462c047392051,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-11 15:13:16 +1100, , x64 define kernelbase breakpoint code,,
2806,600fe2bc09ff59b808c206ca98153b563f1f4d4a,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-11 15:02:57 +1100, , x86 move hardware debug state assembly trap rely register kernel stack known offset,,
2807,9c1d204eaf01bbbe8bc69b2dcf1132e5f15a4b3e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-10 15:08:35 +1100, , x64 correctly invalidate pcids,,
2808,2acccc92df11b8697ecd6565a8e65de001aa1ec5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-07 16:06:48 +1100, , x64 force return via irq path register writes affect,,
2809,e29db6103cd4bbfec188dedaee2212c2fd90c037,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-07 16:06:15 +1100, , x64 sanitize instruction address avoid fault,,
2810,4f09f9c42dad5ce25287115820d8bbc4773b3eef,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-07 11:52:27 +1100, , x86 refactor elf code,,
2811,7d50c439a853ec751fd5db33f15b603c04278768,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 11:14:10 +1000, , defined untyped size range libsel4,,
2812,4c94f43c51d6f92ff319d5b154db53d6e38cb814,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 11:13:54 +1000, , x64 fastpath,,
2813,f3094f2e864accaaeda5509c9a5eca4f1fb3e591,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 11:09:01 +1000, , x64 extend message_info_t bit,,
2814,067b71cad4ffdf8cc224c12d64fd4aeb400567c4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 10:58:24 +1000, , x64 libsel4 add x64 libsel4 implementation,,
2815,7f9970e5e2d1ee70d87968077b1348987af987f4,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-21 13:53:18 +1100, , x64 add x86_64 support,,
2816,68858c2e4b9f8c202b4c4f7d8c46204943a4cb7a,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 10:26:37 +1000, , x64 modify linker script bit build,,
2817,726f5edaf516838c22f9c8e89b7abee974a84b94,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 10:11:17 +1000, , x64 check size unsigned long,,
2818,03ec049d6bc03a11f0b2695f6ab9ffd09c42ea8a,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 10:44:24 +1000, , x64 bit elf loading,,
2819,0fbe80b73495062a008941410d8322c1cfb15712,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-14 12:29:11 +1100, , x64 use sel4_arch determine mode include dir choice prepare bit build using sel4_arch determine mode include dir choice add bit mode src directory,,
2820,e1d4ffd13e18940ca9445937b56cb565e91e92ab,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-12 00:17:10 +0000, , style_fix,,
2821,f80be7055b28fb3372321c4ac0b42afc641fb4d3,mrzar <azarrabi@nicta.com.au>, 2016-10-12 10:11:51 +1100, , add visible attrubute state,,
2822,447fe1a0a2a61994d52cadcbc3e03884927becc4,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-10-11 06:17:10 +0000,386, merge pull request 386 sel4 sel4 azarrabi sel4 multicore master commit selfour 632 implement core non architecture dependent structres,,
2823,cc1fb892b8b649ea3010be867167473eca149752,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-11 10:33:08 +1100,40, trivial quote tool path fix bug original path source_root variable space close,,
2824,3f9eb7c8734985ee9a5895d96d2dc933e01ad6a6,mrzar <azarrabi@nicta.com.au>, 2016-10-07 14:30:53 +1100, , selfour 632 implement core non architecture dependent structres,,
2825,77c4954a007b31071aa50eb48d757a07a284925c,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-10 03:11:19 +0000, , style_fix,,
2826,bebfcf6d2755d956d7c4dad499dde1527afd89c5,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-06-23 23:09:44 +1000, , selfour 499 x86 arm add userspace invocation hardware debugging commit implement body selfour 499. api expose x86 dr0 arm coprocessor feature userspace virtualizing context switched register tcb implemented tcb invocation feature built selected add low level support routine setting unsetting getting enabling disabling breakpoints add support single stepping well single stepping supported armv6 since hardware support arm implement single stepping instruction breakpoints configured fault every instruction achieved mismatch mode supported armv7 onwards also support explicit software break request bkpt int new invocation     new constant event type    access type    export        see documentation sel4 api manual,,
2827,8b39c73544377422b942550601af8db95ab79c22,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-06-27 10:40:40 +1000, , define kernelbase bit x86,,
2828,e3974daac16bc7cdfde2426da3d9bac8b0d90e28,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-06 01:10:16 +0000, , style_fix,,
2829,e63be664c6abd984f9996a61fec8edf7c24f77c9,mrzar <azarrabi@nicta.com.au>, 2016-10-01 15:22:16 +1000, , selfour 631 implement clh lock barrier infrastructure,,
2830,32e98e072d3bdd90ffdf6fdbe85e9bb84a3feddc,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-06 00:15:50 +0000,381, merge pull request 381 sel4 sel4 adanis sel4 x64support master commit x86 define large frame type x86 generic x86 support syscall,,
2831,3961ed8c5a17f6f70c9cff3ded380b72082dd2c8,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-05 22:58:44 +0000,384, merge pull request 384 sel4 sel4 adanis sel4 pae master commit add stub x86 pae,,
2832,45622671de2cd6c23e676be657c03e61a8c9f17e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 10:36:42 +1000, , x86 define large frame type,,
2833,602836a21b3b8a90bb6f839da9ef44b9393e52de,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 11:15:46 +1000, , x86 generic defines generic replace setcurrentpd mode generic code,,
2834,74cb86c202827ffb5343b9df884f7ed9d33742f1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-27 10:00:40 +1000, , x86 support syscall syscall sysret additional way performing kernel entry exit whilst instruction supported running bit mode commit provides config choice well generic support code,,
2835,7f9c9ce0efa6958785d47a42ff3d48538317b463,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-05 05:41:17 +0000,378, merge pull request 378 sel4 sel4 adanis sel4 untrigger master commit x86 rename,,
2836,d72cd75136c83ac873af3c7f14c0f209ae3791f9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-29 15:33:10 +1000, , x86 rename,,
2837,4f625591efc8d14c7b06d5bed13da8686178f2f4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-05 14:27:55 +1100, , arm libsel4 correct sel4_debugrun a3e60fd025d23a6 sel4_debugrun refactored incorrectly commit corrects name argument function call,,
2838,5970a03f3e54302173e18f36bb2ddd7d749bd1b3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-05 14:06:02 +1100, , arm correct fail case reading writing vcpu field,,
2839,f56d1ec1be992fd37957ba2b7e8226fac7be0d23,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-05 00:39:04 +0000, , style_fix,,
2840,9effe043e963739f6b65538ce75ebba5706bde98,att rice <ratmice@gmail.com>, 2016-10-04 17:20:48 -0700, , add stub x86 pae,,
2841,1d5d8d4f8e71157ae9c53d22427d76ed6dc6b4a3,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-05 00:20:35 +0000,374, merge pull request 374 sel4 sel4 adanis sel4 syscall master commit ia32 libsel4 refactor syscall function arm libsel4 refactor syscall function,,
2842,b77903cc6f9ec4fd750a3dddb6fcc99521c04a55,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-05 00:14:58 +0000, , style_fix,,
2843,8050cf098718665660382a301ee1db68c7f1298e,atthew Brecknell <Matthew.Brecknell@data61.csiro.au>, 2016-09-20 11:31:55 +1000, , selfour 276 remove redundant check existing thread priority mcps already guaranteed sel4_maxprio,,
2844,7336303b7f76293cba083355d14dd45156caab8a,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-09 12:15:45 +1000, , selfour 276 add mcp field thread mcp maximum controlled priority commit add  change argument  commit thread create set thread priority including mcp previously kernel check thread priority prevented thread setting priority,,
2845,8a0a781441d98abd630b3a8ae1cdc879c5479dc3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-28 15:44:45 +1000, , ia32 libsel4 refactor syscall function refactors syscalls use common base function assembly stub base function duplicated create pic variant,,
2846,a3e60fd025d23a67d5c89ef18bcc5bdaee161082,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-10-04 17:21:22 +1100, , arm libsel4 refactor syscall function refactors syscalls use common base function assembly stub result refactor problem low optimization level breaking syscall stub also resolved,,
2847,43772b2dc20ce52897c56d0719568a5da0d55f01,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 15:27:01 +1100, , x86 rename,,
2848,964156562957380e124f318a1c50622835e9d060,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-10-04 00:02:10 +0000, , style_fix,,
2849,f094fc33bebc141fad1c7e5503fbbf97d6913830,drian Danis <Adrian.Danis@nicta.com.au>, 2016-10-04 00:00:27 +0000,373, merge pull request 373 sel4 sel4 adanis sel4 iommu master commit x86 fixup iommu implementation,,
2850,c8a9178c8ac02f9db63a57fd564ca529d1d93d4c,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-09-29 23:10:01 +0000,372, merge pull request 372 sel4 sel4 halmatary sel4 master commit selfour 603 benchmark add null syscall benchmark add new generic benchmark entry mode,,
2851,2320d909044d271960d4d11dc84a0294e391dbc6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-29 16:09:16 +1000, , x86 fixup iommu implementation add mapping type frame cap track kind hierarchy cap mapped mmu iommu future ept structure additionally iommu code updated correct functionality verification friendly,,
2852,b1f8d21e96796f8cc49788bcf787b6a6d5343c40,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-09-29 10:59:09 +1000, , tk1 split mux controller misc region tk1 manual address map 16k mmio region called misc region lump together several controller page aligned including usb controller sata controller kind also lump pinmux controller misc region pinmux controller page aligned boundary device sharing page split device untyped also make easier request mapping userspace,,
2853,2cbc7123b646f1e1c67c9fa8811262de3f3b3220,mrzar <azarrabi@nicta.com.au>, 2016-09-28 16:10:25 +1000, , selfour 630 preliminary booting application processor update core detection code kconfig file update kernel stack managment bsp doe use boot stack ipi aps move arch dependant data single structure add cache line size kconfig add cpu indexing apic mapping boot aps halting state add guard kernel stack one core,,
2854,9c507cffd1472a41700417c91d87d7e12d1eb641,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-09-28 10:57:08 +1000, , selfour 603 benchmark add null syscall,,
2855,c7c294a1fc7b7ddd0c1e442a2d3fe99775aeb988,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-09-28 10:52:27 +1000, , benchmark add new generic benchmark entry mode enables non feature specific benchmarking mode defines ,,
2856,b80e11d38aad996e3b8a0585529a849724acd341,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-22 11:46:20 +1000, , selfour 209 document bit badge,,
2857,2a6a53fa72f9e8a24db4a1c16b2e54ed283d01f5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-21 17:20:33 +1000, , selfour 664 support prefetcher cortex add support enabling prefetcher cortex,,
2858,017cb20b783633cbc163227f754daff051e22732,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-21 17:18:15 +1000, , arm move actlr function pl2 header actlr register pl2 exclusive register architecturally defined exist although content register implementation defined,,
2859,a150f5dde782197eb838f2e2352faa3e898169e7,drian Danis <Adrian.Danis@nicta.com.au>, 2016-09-26 00:50:13 +0000,365, merge pull request 365 sel4 sel4 adanis sel4 selfour538 master commit selfour 538 avoid bound read debug mode,,
2860,6f001183146337641e10fc567cb54fd46805d6ae,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-09-23 15:13:38 +1000, , trivial move kskernelentry definition debug build see sure built previously,,
2861,bdd9beff6d68a1c85e34e50e304ef054e92cf34f,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-09-23 14:19:20 +1000, , style_fix,,
2862,2a84b7d79248860136bf28c39e0a69f21622efe0,drian Danis <Adrian.Danis@nicta.com.au>, 2016-09-23 04:16:22 +0000,120, merge pull request 120 sel4 sel4 adanis sel4 deviceuntyped master commit selfour 421 add padding untyped bootinfo selfour 421 minor change refine selfour 421 fix boolean equality selfour 421 added device check sameobjectas selfour 421 changed use new ghostupdates device page selfour 421 introduce explicit device frame untypeds,,
2863,8e77cdb5e91e971f49747492a3350c2b443a3827,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-22 15:41:36 +1000, , selfour 421 add padding untyped bootinfo,,
2864,59aa0ccd6ffa71f5c99dff7e5b1783ccd3831b17,"in,Gao <xin.gao@nicta.com.au>", 2016-08-31 15:43:59 +1000, , selfour 421 minor change refine,,
2865,1ec7ce8653f4bd755b67d599c7c4dd07bd1993ff,oel Beeren <joel.beeren@nicta.com.au>, 2016-03-02 11:40:23 +1100, , selfour 421 fix boolean equality,,
2866,2ffb8d0089dddbaa0d37edfdff1816e74bfc497d,oel Beeren <joel.beeren@nicta.com.au>, 2016-02-29 16:58:10 +1100, , selfour 421 added device check sameobjectas,,
2867,2d74ae7eb8e109cea08d53b45903713b1510ef7b,oel Beeren <joel.beeren@nicta.com.au>, 2016-04-12 16:14:36 +1000, , selfour 421 changed use new ghostupdates device page,,
2868,d507b2d39ef9308fb7aded6c4174cabe5ac640ec,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-10 11:18:18 +1100, , selfour 421 introduce explicit device frame untypeds kernel object created device untypeds exception frame get zeroed used ipc buffer device untypeds additionally used construction asid pool change api rootserver i.e bootinfo send device untypeds instead device frame arm device untypeds previously exported device frame region x86 pci scanning removed physical memory address important kernel integrity released user order bit frame untyped cap arm number software asids reduced maximum untyped size reduced,,
2869,97a9b9ab9e70cfb67ace608e96c14c4f0b69fa47,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-09-22 15:37:34 +1000, , fix tcb max name length macro previous macro computed sizeof tcb_t basically negative number really big unsigned number macro basically allowing tcb naming length,,
2870,4044e204122eaaf8f1b2fdf7da3ae0034476411b,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-22 14:22:18 +1000,358, revert merge pull request 358 sel4 sel4 azarrabi sel4 multicore master reverts commit reversing change made,,
2871,8ffc353172d36429f7924f4f9847735c0afa2fda,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-22 14:22:08 +1000, , revert style_fix reverts commit,,
2872,7f4694ec3e56c318dd0385cfaccc89e3de765950,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-22 14:10:08 +1000, , pc99 update standalone config cache_ln_sz,,
2873,d29f743bbcc3acff2f61b40dedb4fe0839db38b8,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-09-22 04:01:23 +0000, , style_fix,,
2874,ce2f666bb811c5e4c779829fcb09d5a189ebcdbb,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-09-22 03:59:32 +0000,358, merge pull request 358 sel4 sel4 azarrabi sel4 multicore master commit selfour 630 preliminary booting application processor update core detection code kconfig file update kernel stack managment bsp doe use boot stack ipi aps move arch dependant data single structure add cache line size kconfig add cpu indexing apic mapping boot aps halting state add guard kernel stack one core,,
2875,5fbcda43c594045ae5e863e9697c3a7660492bb4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-22 12:15:33 +1000, , selfour 538 avoid bound read debug mode,,
2876,dc183f96b81f2344d7d0d910fc430f924eaae940,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-21 15:46:52 +1000, , selfour 429 document x86 interrupt invocation add documentation exist x86 platform,,
2877,8d32cc26fc00087a560e05ba6175c10fb8d60dc8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-09-22 08:24:27 +1000, , trivial fix typo libsel4 makefile,,
2878,0a6871c441bd565488336fdb2205addb89036a98,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-09-21 14:57:10 +1000, , manual remove reference nicta replace old reference nicta built version manual,,
2879,df6fe18acfdeaf3cb4a64a2d5ec4edad9db2ffc5,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-09-21 10:11:18 +1000, , link libsel4 macros.h kernel also include libsel4 macros.h link types.h,,
2880,fbc071b4f11b3d7d423e26908a661f416b07cda2,mrzar <azarrabi@nicta.com.au>, 2016-09-13 13:11:39 +1000, , selfour 630 preliminary booting application processor update core detection code kconfig file update kernel stack managment bsp doe use boot stack ipi aps move arch dependant data single structure add cache line size kconfig add cpu indexing apic mapping boot aps halting state add guard kernel stack one core,,
2881,9e104c16260fe0e812515c0299a28502d1541ac0,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-09-20 00:22:49 +0000,353, merge pull request 353 sel4 sel4 halmatary sel4 benchmarkreset master commit benchmark implement per thread reset syscall,,
2882,41ec5cf754ca0626b21b9412d8c718a717d8e89e,ent McLeod <kent.mcleod@nicta.com.au>, 2016-08-22 15:27:04 +1000, , selfour 537 support raspberry pi3,,
2883,c464470d6cb408a9c978831062c910dd6005b52d,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-09-13 16:34:51 +1000, , syscalls doc manual generated doxygen add dummy header syscall prototype doxygen comment build process manual includes parsing comment using doxygen doxygen produce xml file parsed script generate latex included manual approach chosen doxygen native latex output gain greater control formatting generated documentation take advantage existing api formatting support sel4 manual related issue selfour 606,,
2884,5a0bdb7480dacef0023f3f130f8e640f599db611,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-09-14 12:36:16 +1000, , store active irq global variable kzm first time irq number read controller interrupt acknowledged subsequent read irq number result invalid irq number read modifies kzm interrupt controller driver save current irq number first read interrupt controller preventing need future read controller next interrupt arrives,,
2885,7e9b46d54ad1cd54a7a8328c38acdaf27a579def,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-09-13 01:34:13 +0000,354, merge pull request 354 sel4 sel4 azarrabi sel4 ioapic_id_check master commit xapic 256 availabe system bus apic serial bus available check apic xapic system 32bit system,,
2886,aaa6ecc6ad6285a1f242c3867c63e0e28e282777,mrzar <azarrabi@nicta.com.au>, 2016-09-13 08:30:22 +1000, , xapic 256 availabe system bus apic serial bus available check apic xapic system 32bit system,,
2887,af576aaee5d85050cb02e8c9acf518467b5ab679,hristian Helmuth <christian.helmuth@genode-labs.com>, 2016-09-12 10:00:34 +0200,36, pc99 check thre writing char serial fix,,
2888,8808ba7fa00591528c1c730c6cfeb4ee6ef82e8b,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-09-08 15:58:49 +1000, , benchmark implement per thread reset syscall,,
2889,0fb224b0952dd0859aeaa546f2223b61fef7d415,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-31 10:48:04 +1000, , x86 correct sel4_debugrun syscall stub stub messed merge  commit corrects,,
2890,4491cae5217ac111b1d12502b3faf1d14772a7f6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 16:04:42 +1000, , selfour 556 rationalize bit index_bits pgd_bits pgd_index_bits current convention say x_bits log base size object log base number index,,
2891,35c50cfdaf5d84ec0cea692ce2f2dd056f7f34b0,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 16:03:15 +1000, , selfour 556 rationalize bit index_bits pd_bits pd_index_bits current convention say x_bits log base size object log base number index,,
2892,3cde4fa8f340c4865b3ea596d3082ca5636d5160,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 16:02:24 +1000, , selfour 556 rationalize bit index_bits smmu_pd_bits current convention say x_bits log base size object log base number index,,
2893,f251953f608cd1f172c274569b0d9e9fbbb2d0f3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 16:00:04 +1000, , selfour 556 rationalize bit index_bits pt_bits pt_index_bits current convention say x_bits log base size object log base number index,,
2894,1103e5a30b53c4dcb75dcab92bea48c19a4985a3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 15:58:11 +1000, , selfour 556 rationalize bit index_bits asid_pool_bits current convention say x_bits log base size object log base number index,,
2895,bbc98573e700bf76c1c8f785ad0ed919838125d8,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 15:51:46 +1000, , selfour 556 rationalize bit index_bits vtd_pt_bits current convention say x_bits log base size object log base number index,,
2896,935b055c5e91406c6a7c33cd40102923a34e8f29,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 15:27:35 +1000, , selfour 556 rationalize bit index_bits pdt_bits pdpt_index_bits current convention say x_bits log base size object log base number index,,
2897,f4188c6cd382cb57ce732d5079cfbb4bc4e79b68,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-08-31 08:59:24 +1000, , style_fix,,
2898,92c95c8f0ecd3601dcc1e7935b7256ccdad31e91,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-08-30 22:19:00 +0000,335, merge pull request 335 sel4 sel4 azarrabi sel4 halt_recur master commit selfour 614 calling halt hikey platform result infinite data abort selfour 408 halt doe halt,,
2899,af77b451e5f502537c80f85343bf04a2e247a386,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-08-30 14:42:20 +1000, , style_fix,,
2900,b114f6b9ead057c9a0ebfcffd7c3d09c74672b9e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-08-30 04:37:28 +0000,346, merge pull request 346 sel4 sel4 adanis sel4 github34 master commit x86 support position independent syscall binding,,
2901,25f366817ff6dbceb9fb90429f73f0aa08f6ca87,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-29 10:36:02 +1000, , merge branch issue_34 ssh github.com alex sel4 head conflict libsel4 ia32 sel4 sel4_arch syscalls.h,,
2902,702f8c690208daa6492dbe342617e264aaec4c3a,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-08-29 13:58:43 +1000, , fix prototyping constant address pointer previous change introduces const inconsistently two pointer,,
2903,96566beda9b3d496ec7b605c6ab650753c065e48,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-08-02 17:24:59 +1000, , adjust left shift violates standard use 0xf bit platform violates standard since value default signed left shift cause sign change also lead quantity head scratching line translation check adjusting 0xful solves problem,,
2904,adf91d4be0d805976a56fe48ba5cc76fc9572b53,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-08-04 14:04:13 +1000, , mark constant address pointer const pointer structure fixed hardware address gic_dist priv_timer known constant,,
2905,fbeb95edb927fa1c7f8cd9b0b33d3db1d7725339,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2016-08-26 10:58:30 +0200,34, x86 support position independent syscall binding fix,,
2906,fb19c78e123c7a706c952ebf19280c66ff892fc5,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-08-25 11:39:24 +1000, , benchmark share trace point log structure user,,
2907,5ef4cbfa7f839732938fa997b5846ef25a184caf,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-08-25 10:54:11 +1000, , benchmark fix bug trace point enabled user level log buffer user level log buffer addition code writes log must check user already set log buffer properly,,
2908,3b99d874547cb48b029eb4e67d265612f6098f5f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-24 15:19:20 +1000, , selfour correctly implement revoke port commit allows port correctly revoked,,
2909,362e41f285cd9d29743788513dbd6c4eb6a33965,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-08-24 11:40:27 +1000, , style_fix,,
2910,4cedb287b508fdb10705f0ddcaea0bd9a675ffbf,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-24 11:12:44 +1000, , fix putchar,,
2911,ada2fc5f14a0fa3740eddcf7ada6643c93bbf532,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-24 10:17:10 +1000, , selfour 624 fix ia32 debug build separate putdebugchar putconsolechar effect x86 serial port initialised kernel arm putconsolechar call putdebugchar,,
2912,e2bc428df4a33122c2fde9c2f69e2f4b70e4aa11,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-22 15:17:19 +1000, , style,,
2913,ef00e98689d674b63984146fca22fa82afdb11c9,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-22 11:46:47 +1000, , selfour 615 arm entry point stub,,
2914,297ad035a621ff20f84ec55c598618397995642f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-10 14:35:36 +1000, , selfour 615 create c_traps.c arm outside mode move slowpath mirror x86 layout,,
2915,e0f8111faa9cc50f684e5789d81c065911e8b910,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-29 15:49:59 +1000, , move benchmark code arch hook,,
2916,5466105cb915a434f87aaf6b6034981f24d6b786,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-29 15:45:49 +1000, , call arch entry hook entry hook,,
2917,4c57e6e577ef8730b58ca3cab92faed2734f0e4b,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-29 15:44:50 +1000, , define arch entry hook instead,,
2918,a217102b4ec6632a60556c00d669a6217b37aac6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-28 15:30:57 +1000, , consolidate benchmark entry exit move benchmark pre post amble existing entry exit hook function,,
2919,3c05b79a6e62cddacf4529ab43239a3ceb4ed6d2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 17:18:37 +1000, , provide generic entry exit hook routine deseriable run code user mode write assembly commit add stub get called first last code coming kernel,,
2920,57f1352ff70cb2de18768174d257d151e4fd12e8,mrzar <azarrabi@nicta.com.au>, 2016-08-22 11:03:25 +1000, , selfour 614 calling halt hikey platform result infinite data abort selfour 408 halt doe halt remove assembly file halt idle thread add wfi armv,,
2921,c0817f4979f6cab01157869396860d49d45fdea4,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-08-23 03:11:52 +0000,339, merge pull request 339 sel4 sel4 alyons sel4 bye lcok master commit trivial x86 remove unused lock,,
2922,5bd050f42fa6957a43db4ab20735f10d11f60bcd,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-23 11:41:26 +1000, , trivial x86 remove unused lock,,
2923,04e7eba3d0284898cef78c58dcc8d8b7b181dec2,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-08-23 01:38:56 +0000,338, merge pull request 338 sel4 sel4 alyons sel4 selfour 624 master commit selfour 624 remove redundancy,,
2924,49510f9df47ae75c764ac317f2d63abda7b2c784,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-22 16:57:05 +1000, , selfour 624 remove redundancy clean bit,,
2925,2322103d36bc2613011cfcaef0f5d329764d1aa7,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-08-22 00:36:24 +0000,334, merge pull request 334 sel4 sel4 alyons sel4 fix pae master commit selfour 617 fix pae build,,
2926,fefcbddaaa4f256b00d5f8587e841ce4a1eb6584,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-22 10:05:00 +1000, , selfour 617 fix pae build build broken,,
2927,d33e48540c92dca863fa3a74e5420b4c1d095b76,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-07-14 15:39:38 +1000, , use unreachable instead,,
2928,2576eef364b17565b20c5eca104004b3c5dfd4db,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-07-14 10:49:55 +1000, , x86 popf immediately sysexit change call popf sysexit also change way register loaded access memory guarded current position stack pointer reason change eflags.tf trap flag take effect instruction instruction set eflags.tf reason intel amd way allow kernel enable eflags.tf userspace without taking effect kernel instruction cpu actually returned userspace eflags.tf enables single stepping full picture since executed instruction popf sysret instruction triggering single stepping kernel solve must put popf immediately sysret,,
2929,c3826e0efe8cbb0d5afc47ad0c04b5e76d62ebce,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-08-19 12:57:03 +1000, , selfour 518 benchmark user level log buffer delete dump size system call given log buffer user level kernel dump send size user user take care,,
2930,f34f354a5dd4083cd591a4454038ab42d45d9ab1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-17 12:42:38 +1000, , selfour 617 one source memory object size add following constant libsel4 kernel arm arm x86 pae arm sel4_datafault ,,
2931,0a2a9842d2f4f1d428f919741ec1aa561057d1df,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-08-16 17:05:34 +1000, , libsel4 explicitly casting cap right,,
2932,9c72698655ab0d1c7bdacb229a4b180269bd18ea,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-08-16 03:41:10 +0000,327, merge pull request 327 sel4 sel4 ssherratt sel4 cap right interface master commit libsel4 tidied comment moved compound right libsel4 use pragma cap right header libsel4 added cap right interface wrapper,,
2933,79291252a8cf7bf88a6597a96e25313d56e9c7a5,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-08-16 00:34:21 +0000,304, merge pull request 304 sel4 sel4 halmatary sel4 selfour 518 master commit selfour 518 user level log buffer benchmark share use ks_log_pptr pptr_top x86 arm,,
2934,da0c39f473270a965d8ad73774a204290dd5b44b,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-08-15 15:43:43 +1000, , libsel4 tidied comment moved compound right,,
2935,16c3481109e2024d6fd65365ea94265ead37dcca,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-08-01 14:25:52 +1000, , selfour 518 user level log buffer remove global kslog use ks_log_pptr instead benchmark log buffer use global page table,,
2936,cdf539de1e6d0e0336e1a51beeaabd116f45dab9,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-08-15 11:29:16 +1000, , libsel4 use pragma cap right header,,
2937,216ed975140f239affdd7916286a3f5eb3445918,tephen Sherratt <Stephen.Sherratt@data61.csiro.au>, 2016-08-15 11:22:01 +1000, , libsel4 added cap right interface wrapper,,
2938,90628a75a73f0774f864a0a81e4eec04680c3444,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-08-12 10:09:04 +1000, , benchmark share use ks_log_pptr pptr_top x86 arm,,
2939,7090a30e9a105c2112f2accb6efba181348801b9,drian Danis <Adrian.Danis@nicta.com.au>, 2016-08-10 05:56:17 +0000,325, merge pull request 325 sel4 sel4 adanis sel4 idle master commit arm restore cpsr_idlethread usage,,
2940,b727ede2c5c054277bf386566d4d966254883620,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-10 14:16:13 +1000, , arm restore cpsr_idlethread usage cpsr_idlethread introduced a5f61c7 mask fiqs asynchronous abort usage lost merge commit restores usage update cpsr_idlethread use correct pmode depending whether kernel running hypervisor mode,,
2941,dd7644f687ae8a0a7c009c5abd0b15110c6b28c2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-10 13:48:01 +1000, , trivial remove unused prototype,,
2942,b3ada7957f7923271aef1f5aad26b459c0489128,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-10 08:42:43 +1000, , trivial remove unused includes whitespace,,
2943,ecf596cb0c80ea089008a186ad567816ca7c9003,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-10 09:04:32 +1000, , trivial move compile_assert avoid warning,,
2944,f33ae44e13ae3bb1fe14e8bcd0398a5061ecd356,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-09 10:32:08 +1000, , selfour 612 one generic timer impl commit unifies implementation arm generic timer clean existing code,,
2945,872cd4923a637dacb76f5e47f7520555984b25a8,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-08 13:20:54 +1000, , fix problem omap irq code irq max irq came unlikely would result array bound flow gcc detected result inlining irq function,,
2946,ce2c058f3db264b7b404d115c8d4e2011a22dc1d,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-07 09:30:38 +1000, , selfour 607 inline remaining irq path function,,
2947,3b85582e7bfa549128506560e9e3a8e86b762636,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-04 17:01:56 +1000, , selfour 609 introduce virq type bitfield introduces bitfield defined virq type used replace manual bit packing virtual irqs vcpu vgic register,,
2948,adb0c08e2328ee5c6a39565b25fe394072dbb09e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-09 11:21:34 +1000, , arm tk1 explicitly define device region size armsectionbits variable depending current virtual addres space scheme,,
2949,0fd41318f1435516015767b5bde6e48d7e50349f,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-09 09:50:52 +1000, , trivial fix tk1 release build,,
2950,d727922b972a4d7061e6e5f72b78ce95a816919a,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-08 13:20:38 +1000, , trivial fix arm build,,
2951,652cafd729364e3c032e759af45c876d416ff0da,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-08 11:52:59 +1000, , trivial fix beagle release build,,
2952,4a486779acb4e54399ca55b79d69e1154e56d0e2,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-06 17:51:21 +1000, , selfour 519 remove duplication move device static array hardware.h use one higher level function map,,
2953,ed61b3030c3c00d1f2ea661d97598f1f3a86cd8c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-05 17:05:10 +1000, , selfour 607 remove stray irqinvalid def,,
2954,9456b3e69088256f2bb8c5cb5060049b7dc7318c,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-05 17:04:29 +1000, , selfour 519 remove duplication hardware.c move p_reg function level move p_reg definition hardware.h,,
2955,8d8cdba302f3b95497857b7dff1f2383e9fb03dc,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-05 16:43:19 +1000, , trivial fix bbone build,,
2956,859091b4142b0aa140bb9be40727e05756f58952,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-05 11:30:21 +1000, , selfour 519 remove duplicated constant rename physbasemapping base_offset physbasemapping used explicity place move duplicated arm definions level pptr_top paddr_top base_offset,,
2957,e1050535819445459bb97a5c690b20780b5a3b5f,afal Kolanski <rafal.kolanski@nicta.com.au>, 2016-08-05 16:42:04 +1000, , update prototype maskinterrupt match implementation prototype ultimately removed mismatch presently breaking verification,,
2958,6859e3bbd98d184ba2e8e9ba2d1af35553d76fe0,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-05 10:45:32 +1000, , selfour 607 unify irqinvalid arm gic_pl390.h,,
2959,ef2fca4bc1e1f26b7846e50e092d1f735f2c0bb3,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-04-27 09:29:35 +1000, , selfour 607 gic_pl390 inline cleanup inline non boot irq function called irq path improves performance interrupt path code locality additionally remove unused function use bit macro rather redefining,,
2960,95a0f9ef12b5ae0cc1299bd284c7c925279667b1,nna Lyons <Anna.Lyons@data61.csiro.au>, 2016-08-04 10:21:55 +1000, , trivial fix typo,,
2961,28175f77f9aca4e0067dcde72bf8f4981151bc66,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-08-01 11:09:32 +1000, , x86 split arch function mode header arch mode portion,,
2962,36a419eafeac062a6fe2624926d0127a3127197d,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-07-28 04:06:05 +0000,302, merge pull request 302 sel4 sel4 halmatary sel4 selfour 526 master commit selfour 526 refactor benchmark debug syscall kernel entry,,
2963,500bdd038a4ebddd227d20316d6460ab7149f557,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 17:10:47 +1000, , arm remove unused,,
2964,c6247d36a36d211ecb26ff906c37fcfbda0e4f99,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-28 10:29:42 +1000, , selfour 526 refactor benchmark debug syscall kernel entry,,
2965,a5690c444b5e156155ceb6079a040566619e763f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 15:41:26 +1000, , selfour 551 prevent vcpu_boot_init appearing verification hypervisor extension enabled boot code actually call vcpu_boot_init symbol name even exist fixed defining macro expand nothing,,
2966,b4caa7e9d16aa630a33aaa7371c6e25cc6b36451,amboo <bamboo@keg.ertos.in.nicta.com.au>, 2016-07-27 17:03:11 +1000, , style_fix,,
2967,6d891b0a48db515194fc69abb7e35189e9f16954,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 12:03:06 +1000, , selfour 551 remove direct access machine data structure commit wrap access vgic function marked dont_translate global constant determined boot time number register prevent loop undefined bound,,
2968,8e0315f4430f27e600003ba7431fe91c7bb6d58f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-27 11:23:36 +1000, , selfour 551 standardize vcpu capitalization acronym sel4 doe cap cap change function cap,,
2969,d1b2b421ba56af8fbfc2878b85594a2be7993f80,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 16:01:44 +1000, , selfour 551 setthreadstate perform function move instance setthreadstate decode function perform function,,
2970,e4a732d53c2fabc167e6d0465e02f12c13d06a1d,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 16:01:18 +1000, , selfour 551 remove unused argument,,
2971,a185335e62de48aaf6d70660decc5944c2edfbe5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 15:57:16 +1000, , selfour 551 swap argument order ssociatevcputcb attempt create consistently across function vcpu first name also vcpu first argument list,,
2972,9d7f36c876e2c0bde8f91fb783de6a9a0a41f9e3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 15:49:23 +1000, , selfour 575 remove unnecessary derivecap,,
2973,98f8172ba4159c7f4ebdb52bf61ded4e52e39990,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 15:42:19 +1000, , selfour 574 remove schedule vgicmaintenance call path vgicmaintenance call schedule activethread operation therefore redundant confusing verification,,
2974,ea9ebc28cc0ac0cd4133d87d24b570d00a42ea03,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 15:38:59 +1000, , selfour 562 update cap calling perform preferable verification update information cap pas updated cap perform function pas information perform function update cap,,
2975,239946549498f52d7cc3762e133f2292e660d6a4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 15:31:34 +1000, , selfour 561 arm_hyp,,
2976,9d356b1ac77d5078b47bd2322b44bcfc4a5441c4,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-26 10:39:23 +1000, , remove .arch directive intermediate build file due limitation certain compiler reported architecture support kernel need compiled assembler one architecture assembled another architecture unfortunately generating kernel_final.s file architecture passed compilation get inserted .arch directive directive override architecture later passed assembler commit ugly work around strip .arch directive assembler file,,
2977,c4de796da1676fefc213090905c44186351f670c,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-07-23 04:06:01 +0000,292, merge pull request 292 sel4 sel4 halmatary sel4 fix armhyptraps master commit verification translate function implemented assembly arm hyp fix arm hyp implement slowpath restore selfour 526 arm implement slowpath,,
2978,3ffa58aa1fb75c65fac4d1351bc6e014bdda2b64,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-22 17:07:26 +1000, , verification translate function implemented assembly,,
2979,abaf3dfcfb8e1c7823b677010a5a6262491748d8,drian Danis <Adrian.Danis@nicta.com.au>, 2016-07-22 04:35:24 +0000,245, merge pull request 245 sel4 sel4 crichardson sel4 configurable python master commit selfour 418 allow overriding python executable used python env var,,
2980,9c7f178f9f8f6dd6af66f11b5aaae60b0462f21e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-07-21 05:03:02 +0000,274, merge pull request 274 sel4 sel4 mfernandez sel4 8dafd43a daa8 4d38 ad7e 3ac425d50087 master commit mark strncmp pure function fix make visible expand nothing clang,,
2981,85e70f02e03e1a03adfd7d1412de6896227837fd,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-07-20 05:24:17 +0000,294, merge pull request 294 sel4 sel4 ssherratt sel4 6cff0b6e 92d8 4997 a625 e85f9bf709d9 master commit fixed clobbered register signal syscall stub,,
2982,778043a73ceeaa250b1cf11187f28127e76a2e83,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-19 15:27:26 +1000, , arm hyp fix arm hyp implement slowpath restore,,
2983,91718da4a286f625b4101945abe8f897bd2f9869,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-07-19 14:14:12 +1000, , fixed clobbered register signal syscall stub,,
2984,5bd5d9cfca177a0afc2ff29719375bfb3e65a4a6,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-18 10:54:59 +1000, , selfour 526 arm implement slowpath,,
2985,56030fc3cc693cca9bf20b248e098c9ec333bc83,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-07-07 11:09:14 +1000, , x86 fix cpuid family model composition fix bug previously model_id defined define model_id 0xf0000 0xf0 incorrect take account conditional nature actually shifting low bit keeping model_id high bit way around patch also introduces foundation sane testing cpu vendor family model brand_id,,
2986,d97603bd846f68e72501af541cff5ac8dc6ae91e,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-15 12:30:17 +1000, , selfour 566 decouble config_printing,,
2987,4f5ad9d8f3474e2382114943e6a9256cf2a41d7f,artha Susarla <parthasarathi.susarla@nicta.com.au>, 2016-07-13 17:54:46 +1000, , merge branch master ssh 7999 sel4 sel4,,
2988,e70cd7613bb3aed71d3df58c72146cc44a60190e,artha Susarla <parthasarathi.susarla@nicta.com.au>, 2016-07-13 17:31:47 +1000, , update version file 3.2.0,,
2989,8e02adc3448009c8f2be2d097d4c142cb1dcc352,artha Susarla <parthasarathi.susarla@nicta.com.au>, 2016-07-13 17:31:47 +1000, , update version file 3.2.0 dev,,
2990,bb4bda4b7f752a0524740aa06416e8d37e88971d,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-07-13 01:33:13 +0000,286, merge pull request 286 sel4 sel4 alyons sel4 29e0070 master commit trivial remove duplicated,,
2991,62b8cf1eeaee715cb62f9041fae769f78a8ab3e6,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-07-12 05:32:20 +0000,287, merge pull request 287 sel4 sel4 halmatary sel4 astyle2.04 master commit astyle make comment compatible 2.03 2.04 astyle version,,
2992,2f163e27b7f7a95a63f0f1c9d1d64c069036243b,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-12 14:54:28 +1000, , astyle make comment compatible 2.03 2.04 astyle version,,
2993,69f140a2268532523b4f52f26d2692963e61b468,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-07-12 14:06:57 +1000, , trivial remove duplicated,,
2994,11916d76010edeeb62c71bb9ae7d42bc16006d1b,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-07-12 04:37:44 +0000,278, merge pull request 278 sel4 sel4 halmatary sel4 unifiedcentry master commit ver 619 pas verification related newly added built unreachable selfour 545 x86 cleanup c_traps.c file use new traps.h selfour 526 arm dummy unreachable statement fastpath call selfour 526 arm unify entry point system call,,
2995,cee1268e9bf9619b60bd85cfda0a5d5306e8cf8a,lejandro Gomez-Londono <alejandro.gomez@nicta.com.au>, 2016-07-11 14:40:18 +1000, , ver 619 pas verification related newly added built unreachable,,
2996,2b3a305ef854e185567d6839026a4cf00207cdc7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-08 16:55:33 +1000, , selfour 560 remove unused cap,,
2997,c50926b505dd0cb37ec052b0d445624abc024696,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-08 16:39:09 +1000, , selfour 559 cleanup armpageunmap mapping commit move setthreadstate outside perform stage invocation renames actually perform decode,,
2998,5ca374b34cc061eb08b8bf869d7db33f9696af9c,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-08 16:27:02 +1000, , selfour 558 consistently name unmap instead unmap,,
2999,75299d05a9328b6da547e554830bdcf4619a5823,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-08 16:17:09 +1000, , selfour 557 isiospaceframe,,
3000,a4ed36a4042b217ec74e092ee09964baceb673d7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-08 15:07:34 +1000, , selfour 555 rename kscurcpu armhscurvcpu,,
3001,382dc2d60ec90a8baa91f525781c958ce00ac88b,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-08 14:52:25 +1000, , selfour 554 update vcpu page table cap added commit fix mark physical object,,
3002,9bedaaa873237501972a124def77942526269c5b,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-07 16:33:36 +1000, , selfour 552 translate asids table previously looking page directory base systemmu done writing asid hardware reading currently set page directory asid confusing verification commit introduces global translation table converting asid page directory,,
3003,f9ea6383f3b3f0190b6e0926b4fe96e9ccedf3f4,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-08 10:39:17 +1000, , selfour 545 x86 cleanup c_traps.c file use new traps.h close selfour 545,,
3004,4d431722923b41e6a21510929c4beec442cabb10,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-07 16:27:58 +1000, , makefile prevent macro redefinition warning defines added makefile standalone debug build would printing debug support however case non standalone kernel build redefinition fine except possibly getting defined something different reuslting compilation warning commit move definition open occur standalone build actually happening,,
3005,edefda53528c6fbf5cb6c7c464b06b3e7d148c37,drian Danis <Adrian.Danis@nicta.com.au>, 2016-07-06 23:35:06 +0000,280, merge pull request 280 sel4 sel4 adanis sel4 stubgen master commit fix word size invocation,,
3006,9fc8194b1f89a0cb0f73cce32d413248a587e9d2,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2016-07-06 15:43:36 +0200,29, fix word size invocation fix,,
3007,3f099700c372d47c30ae79db5b346928bbcfbbe2,drian Danis <Adrian.Danis@nicta.com.au>, 2016-07-06 07:38:31 +0000,225, merge pull request 225 sel4 sel4 crichardson sel4 selfour 299 master commit selfour 229 add error condition root task overlapping kernel window arm,,
3008,4deaadd27da75fe79fdf1980848e1e29e3afaebd,drian Danis <Adrian.Danis@nicta.com.au>, 2016-07-06 06:27:52 +0000,279, merge pull request 279 sel4 sel4 adanis sel4 bda master commit x86 add link explaining bda x86 read default serial configuration bda,,
3009,f3ee45cc0aa36005bb2bcb3867c17587998743d9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-06 14:34:28 +1000, , x86 add link explaining bda,,
3010,7c7fd1bc6548f3be8a9e784147a136b63a40b18b,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-06 11:11:52 +1000, , selfour 526 arm dummy unreachable statement fastpath call,,
3011,39c692cc3592c9976ef0cdfd64d6a523937c4f06,esham Almatary <hesham.almatary@data61.csiro.au>, 2016-07-06 10:32:26 +1000, , selfour 526 arm unify entry point system call,,
3012,d95f10a416dfa240257e35742e5d3589162afd71,lexander Boettcher <alexander.boettcher@genode-labs.com>, 2016-07-05 15:33:55 +0200,28, x86 read default serial configuration bda bda biosdataarea fix,,
3013,082882449fe430d9f68648cd4d082943aee72354,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-07-05 09:28:06 +1000, , merge branch master http github.com zhicheng sel4 master,,
3014,ffc15e95bbbcba10839a51c6392f341844f8d4d3,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-07-01 12:16:02 +1000, , selfour 436 libsel4 __swinum __sel4_swinum namespace definition undef,,
3015,d36447b35f88705f796e17f47bf9033918fd2ed0,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-06-29 17:04:28 +1000, , mark strncmp pure function simply performance optimisation effect functional behaviour,,
3016,fee3af3dd3dc706474ef88ccd0601184a7da9b41,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-06-29 16:58:47 +1000, , fix make visible expand nothing clang visible macro designed selectively inhibit effect gcc whole program link time optimisation necessary function referenced context outside compiler visibility e.g assembly file far determine clang link time optimisation already account possibility need information manually indicated see example linux compiler support header event __attribute__ visibility default equivalent __attribute__ instead controlling symbol visibility library like setting commit remove incorrect expansion,,
3017,7a2ede80f8ed5f29d2ff7073a6a44a7aaaa19c4c,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-29 06:37:25 +0000,272, merge pull request 272 sel4 sel4 jalim sel4 master master commit add nostdinc cppflags,,
3018,dbc9ae3f4c56a4bff5978296437a8d3d5bf1e44e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-24 09:18:11 +1000, , readme.md update readme serial output,,
3019,8082f7cb370b734d74321f2374ff3ba54ac8c8bd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-24 09:17:59 +1000, , readme.md update readme verified platform,,
3020,3afa45a83acc89576ef587cf6bb79ab0f150bbe2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-24 09:16:41 +1000, , makefile remove linker.lds_pp clean changing platform file removed make unable realize rebuilt,,
3021,234c9fefcec6ca9b13decd8c5897b182aabad9dd,afal Kolanski <Rafal.Kolanski@nicta.com.au>, 2016-06-24 16:41:43 +0000,271, merge pull request 271 sel4 sel4 adanis sel4 stdbool master commit remove include stdbool.h,,
3022,fa63ab738fe5cf00865807f0cb1dd1fc74b32863,apheth Lim <Japheth.Lim@nicta.com.au>, 2016-06-24 14:57:15 +1000, , add nostdinc cppflags cflags already contains nostdinc forgotten cppflags,,
3023,e450377a6f26ba4a32dd0e6535c8b472bae9faff,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-24 14:37:07 +1000, , remove include stdbool.h sel4 stdbool.h including simply causing gcc pull random stdbool outside control,,
3024,7d5a5dd74261c77a1ecdd61b4d4bced44f07a5ec,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-24 14:11:59 +1000, , hikey plat make get_dev_p_reg definition meet declaration otherwise hikey build fails machine compiler,,
3025,935e8054a64c311f1dd16e6d6e56ff56a7575711,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-24 12:44:09 +1000, , selfour 448 benchmark add pmu irq support arm platform currently supported board imx6 sabre tk1 jeston kzm,,
3026,09358f9b6aff630649fc084ecd7fec708ffa5347,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-24 12:43:09 +1000, , selfour 448 benchmark track thread cpu utilisation time,,
3027,b986bbfccbb4157fbbea8f5fe6a02ac6afe9c58e,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-23 14:55:14 +1000, , benchmark armv6 implement,,
3028,b108cf4f6025bb44e5c3f4cef15ba68bf0a346f7,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-20 15:00:50 +1000, , x86 use setcurrentpd instead write_cr3 setcurrentpd cache copy value written cr3 value used operation invalidatetlb avoid read cr3 order rewrite fix bug benchmarking enabled invalidatetlb called boot code setcurrentpd ever called result writing garbage value cr3,,
3029,b92d3f3caa1fada3c79d8231b030a0eb1ead20d7,afal Kolanski <Rafal.Kolanski@nicta.com.au>, 2016-06-22 12:40:05 +0000,264, merge pull request 264 sel4 sel4 arm_hyp master commit commits arm hyp rearrange registerset add compile_asserts arm hyp simplify return condition arm hyp use bit macro arm hyp add preprocessor guard comment arm hyp rearrange ifdef arm hyp comment sctlr_default arm hyp remove trivial style trivial fix previous merge arm hyp hide definition arm hyp hide armpagemapio invocation arm hyp add condition invocation arm hyp push arm_hyp config check traps.s arm hyp hide call isiospaceframe arm hyp hide call isiospaceframe arm hyp rename pd_val instance arm hyp pander parser arm hyp correct previous merge master arm hyp hide iospace cap ifdef arm hyp remove unneccessary cast ...,,
3030,e38288f805a434faf9052ecf96dd12838f8bf2bd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 16:25:09 +1000, , merge branch master arm_hyp,,
3031,2b347793e713f7436dc79245c2e0031da5b651a3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 16:21:23 +1000, , arm hyp rearrange registerset add compile_asserts,,
3032,87b524475037ddc1ab891bc06b28f3470b88149f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 14:43:48 +1000, , arm hyp simplify return condition,,
3033,5f7a1ef5aa7496f285c136ebc57f5deef5757c39,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 14:43:40 +1000, , arm hyp use bit macro,,
3034,0830533513907b8534edd1c7b3fd59af72586df8,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 14:24:53 +1000, , arm hyp add preprocessor guard comment,,
3035,71bd25249ec9a8038d620ced7cc19b40095c7010,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 14:22:24 +1000, , arm hyp rearrange ifdef,,
3036,eb0b1deae1edf84559bb2ba8ec15794a986368e3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 14:21:11 +1000, , arm hyp comment sctlr_default,,
3037,7a113a200d4501116f77e8da76ad13a042168b16,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 14:17:07 +1000, , arm hyp remove definition removed master,,
3038,f488e25e516263590cf3650ed93b8e56396d713a,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-22 13:40:34 +1000, , selfour 448 benchmark implement ccnt armv6,,
3039,037584196c20f1344f1b88171f1b78c55ee996d7,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-22 11:57:48 +1000, , tool updated dtd conditional invocation label,,
3040,06645e8b9b08e31c768aef2120ff8480bfabddc2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-21 14:55:30 +1000, , trivial style,,
3041,5578c55df3ce2b3f1858489e64180e5993f39ed0,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-21 14:44:53 +1000, , trivial fix previous merge,,
3042,cd96226421f86c286adab0b0b9e0bfdf27343c01,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-21 14:39:32 +1000, , merge branch master arm_hyp conflict include arch arm arch mode object structures.h,,
3043,8f4ea75929569ac492ebb0dd2892653579e665eb,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-21 04:37:15 +0000,263, merge pull request 263 sel4 sel4 halmatary sel4 selfour 516 master commit selfour 516 remove,,
3044,90fa2feb5ce1982a0b31ef8f8e5ad2dbcdca117e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-21 04:27:05 +0000,261, merge pull request 261 sel4 sel4 adanis sel4 invocation master commit tool support conditional invocation label,,
3045,8541b8732690446769f6a4faeffe63607d400d28,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-21 14:25:26 +1000, , selfour 516 remove,,
3046,46462a66a40aa4315c916bc2e773835c54b57bc2,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-21 03:40:51 +0000,260, merge pull request 260 sel4 sel4 jalim sel4 master master commit bitfield_gen write output file atomically,,
3047,bc3e62c85d5e3116b8cf4c611f27cec49e1669e2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-21 11:48:06 +1000, , trivial style,,
3048,1eea33c857a43ab2f4153c6716e427edfe2672d9,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-21 01:39:09 +0000,197, merge pull request 197 sel4 sel4 adanis sel4 selfour208 master commit selfour 208 warn downgraded write mapping,,
3049,ce8dfb159021bbd94fd5c271b802d21c59c968f8,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-21 09:18:34 +1000, , tool support conditional invocation label condition invocation label added commit commit guard usage conditionally generated label generation syscall stub,,
3050,6cd10e9369ac03ee391683ff79b688898b4c0cf6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-21 08:50:15 +1000, , merge branch master arm_hyp,,
3051,cffe5a5ce733918625368b8eda29e55cf0c9b314,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-20 10:45:01 +1000, , selfour 511 remove wdeclaration statement change line code verification test work,,
3052,c517dba449ad47ae0314c89a2ca777fd537b62ff,apheth Lim <Japheth.Lim@nicta.com.au>, 2016-06-19 21:32:49 +1000, , bitfield_gen write output file atomically,,
3053,13709e5ac16fc0ce711bfe99b411408c66e7b268,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-17 14:24:33 +1000, , makefile add script dependency target use ensure rebuilds happen correctly script generate code change script dependency rule,,
3054,591ec1e7cecd1643f2d07af7e284da8a7abb515a,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-17 10:31:25 +1000, , selfour 512 hide xsave_size menu option arm option added without correct dependency,,
3055,fb1fa45d1ebb47886e8147fb1d912f0180ff4c60,atthew Fernandez <Matthew.Fernandez@nicta.com.au>, 2016-06-17 00:22:41 +0000,255, merge pull request 255 sel4 sel4 mfernandez sel4 047e0321 08df 44ac 88fc 49ee54bd2c72 master commit kconfig simplify arm platform selection,,
3056,82034bbc02904d62b5b237059cc8c1ce72ec920b,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-17 09:57:07 +1000, , merge branch master arm_hyp,,
3057,c8819792d76ae5aecd89bcff656ca561e62959a5,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-16 23:56:56 +0000,254, merge pull request 254 sel4 sel4 adanis sel4 invocation master commit tool remove arithmetic invocation generation,,
3058,f403c347c8c0273e9a08e68083ef0ad685126087,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-06-16 16:47:37 +1000, , kconfig simplify arm platform selection commit leaf config variable intact refactors menu obviate need know cpu arm version target platform order locate,,
3059,fd2f5ec85b0a79ec6028e17d1f5bd51f331bfae3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-15 16:51:11 +1000, , explicitly check capability physical previously return value cap_get_capptr compared sameregionas emulate check abstract specification test cap physical cap overloading result scenario legitimate deviceuntyped child get considered child capptr change add explicit function return whether capability physical sameregionas,,
3060,cf8be6639ff95484b9a0e89c58c1a1c784911460,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-16 15:21:58 +1000, , tool remove arithmetic invocation generation invocation hidden behind config guard count many invocation wrong compiler correctly assign value enum auto numbering need override,,
3061,11c665f53a05ea44e0bb6656bedfac1234b11abe,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-16 15:34:07 +1000, , arm hyp hide definition,,
3062,06041ab0ed3676705b5ebea5384dada850f266ec,atthew Fernandez <Matthew.Fernandez@nicta.com.au>, 2016-06-16 04:48:07 +0000,252, merge pull request 252 sel4 sel4 mfernandez sel4 3ce5c4cb dbf7 4f3b bb0d a33908959c3f master commit fix standalone debug compilation armv6,,
3063,9a3a4504193c5d7f7ffa40326ee7eac285094ad5,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-16 14:19:39 +1000, , x86 use page table size defined libsel4,,
3064,7ad7cfba0a539a6a08b437e368fc67d92b0b7bac,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-06-16 12:09:17 +1000, , fix standalone debug compilation armv6 commit move declaration kskernelentry guarded debug additionally config_printing allows kernel built standalone debugging enabled using following invocation debug toolprefix arm none eabi cpu arm1136jf plat imx31 arch arm armv armv6 make,,
3065,8e43e6be7c26c786e4a2b8b8d4dbe7f6ab924511,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-16 00:50:19 +0000,250, merge pull request 250 sel4 sel4 alyons sel4 master commit tool emit error first invocation conditional,,
3066,9fca296f8aecca8ac8b268484afb156bf001a1d8,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-16 10:43:56 +1000, , tool emit error first invocation conditional placing config condition first define sel4arch.xml fail currently first define must start last define previous invocation enum ever required autoconf.h need passed script check config variable,,
3067,4605d29e238f129ac4ccd5e4f578700effb0524f,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-16 00:39:04 +0000,247, merge pull request 247 sel4 sel4 alyons sel4 master master commit tool add conditional invocation label defines trivial fix warning benchmark enabled refactor benchmark menu,,
3068,73837c8aceabdb1a986bcc2e179f55bf9ee0de3a,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-15 17:09:50 +1000, , tool add conditional invocation label defines,,
3069,bae7367d0da79be9935fae05be87fc0eb7d9a545,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-15 17:54:28 +1000, , arm hyp hide armpagemapio invocation,,
3070,f14dcdd0da1fef5eaf9d179be7110925bc5a1b3f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-15 17:51:06 +1000, , arm hyp add condition invocation,,
3071,5210cf22bfadaf2b637a1e5ccb1b508eaecb9b7e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-15 17:44:58 +1000, , merge branch master arm_hyp,,
3072,85adf1ff14108064d38f60669624de5455438ba6,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-15 17:09:50 +1000, , tool add conditional invocation label defines,,
3073,6a8f97c2e46246929d3cbc04daa413c0077b4952,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-15 16:12:14 +1000, , arm hyp push arm_hyp config check traps.s,,
3074,fb98d91ec97d6be6671f135c3b22a75cf593b135,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-15 15:41:02 +1000, , trivial fix warning benchmark enabled,,
3075,88e4a1274ab1f9c1dbdaa7421df1182652a5267b,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-15 15:40:18 +1000, , refactor benchmark menu make impossible define without one benchmarking feature defined previously would result kernel compiling,,
3076,785e2d7b37f7c54d993e6efb0410f868f349e372,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-14 16:27:03 +1000, , arm hyp hide call isiospaceframe,,
3077,89a046f4216c00c7534018ba7b1c606de061b667,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-14 16:22:53 +1000, , arm hyp hide call isiospaceframe,,
3078,9b7d6e9ce7733ef39e568258d44c31888f3ffddc,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-14 10:52:31 +1000, , arm hyp rename pd_val instance aid parser variable named pde_t renames usage word_t pd_val,,
3079,9f9bbc5b89fac99c0d5e132ad5ca3dcfa494e4dc,orey Richardson <corey@octayn.net>, 2016-06-10 15:52:56 +1000, , selfour 418 allow overriding python executable used python env var,,
3080,8a6ebc05fd6aed97120b94736dc15841df7de64d,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-06-10 10:34:45 +1000, , trivial fix comment typo,,
3081,624bdf72cd289a9f1bfdbfa01ac2b4501c2de6c3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-09 12:08:11 +1000, , arm hyp pander parser parser accept switch statement default case change add pre processor gymnastics hide switch would result case,,
3082,1d777adbe4b7b314287a60b63e6f56212c8f286b,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-08 15:11:16 +1000, , arm hyp correct previous merge master,,
3083,e67be6acee003fcd0ad33a8736502970a1bad547,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-08 15:04:03 +1000, , merge branch master arm_hyp conflict src plat exynos5 machine hardware.c src plat tk1 machine hardware.c,,
3084,48555c38640c9c5d08d3112c98e3978cdaff5349,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-08 14:53:24 +1000, , arm hyp hide iospace cap ifdef cap type existing even unused break original verification,,
3085,abdf2cc681a60845b3bec7f8766602a354ee68ab,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-08 02:09:10 +0000,238, merge pull request 238 sel4 sel4 halmatary sel4 master commit benchmark include scheduler time,,
3086,0b1456d7391f012d306f6177885e9e56501b424c,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-08 11:55:46 +1000, , benchmark include scheduler time,,
3087,2b90ed467bb4fb786b93b8e7df79933205a536f1,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-08 01:31:48 +0000,236, merge pull request 236 sel4 sel4 adanis sel4 x86 master commit x86 move xsetbv general header,,
3088,c4dcc75c56aa61eefb09108d1f7a84923a3069c3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-08 08:59:52 +1000, , arm hyp remove unneccessary cast cast cause problem parser,,
3089,0712ebc421dd4421124b9578493eaa0396adeb4d,ofi Doku Atuah <Kofi.DokuAtuah@nicta.com.au>, 2016-06-07 06:06:20 +0000,233, merge pull request 233 sel4 sel4 katuah sel4 sel4 num error master commit libsel4 add sel4_numerrors enum sel4_error,,
3090,b1e7e073df53639c81cb7b9ae4b2f568afa8eb16,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-07 14:27:27 +1000, , x86 move xsetbv general header xsetbv write_xcr0 wrapper bit specific placed wrong location originally,,
3091,6d6b047b2dbfb9d77a3dd25c5d5b80b5efee5867,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-07 13:35:55 +1000, , minor fix arm platform,,
3092,c5b6a6a58aae75129cdf5a83f861bdacddbf51d6,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-07 11:48:24 +1000, , refactor duplicated code hardware.h one copy rule,,
3093,c9684b964fbb4e982fc21009eea69675f4014706,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-07 10:17:45 +1000, , trivial consolidate timer function declaration move timer function declaration single header instead duplication platform,,
3094,9a7b1aecfd7d4b78ff8c85867e0131a4e8bf9de3,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-07 09:02:48 +1000, , trivial move printfs wrap printfs reduces redundancy,,
3095,0ec5e93771dafd55c1042d91dd098cb692a6a9b1,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-07 09:01:41 +1000, , selfour 402 remove isreservedirq provided hardware platform function never called,,
3096,1b11d4b601c262aefaa1ed876087e776000b6935,ofi Doku Atuah <kofi.dokuatuah@nicta.com.au>, 2016-06-07 10:55:40 +1000, , libsel4 add sel4_numerrors enum sel4_error,,
3097,218ec2815636609757f884a554c984d128e1d1fb,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-07 00:22:17 +0000,232, merge pull request 232 sel4 sel4 halmatary sel4 bug master commit fix kernel debug build fails without kskernelentry,,
3098,efde16c864dee87bad0ae2e57388235e9d95c991,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-07 10:17:46 +1000, , fix kernel debug build fails without kskernelentry,,
3099,e309b5d269abd79279bc3e75438e50981b132939,atthew Fernandez <Matthew.Fernandez@nicta.com.au>, 2016-06-07 00:03:13 +0000,230, merge pull request 230 sel4 sel4 mfernandez sel4 a756e134 6a2d 44e8 aaa4 5afb41d14856 master commit revert gen add backend autocorres,,
3100,8a159d70cd6e6230b42fb17e1f48558a8ffe25dc,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-06 23:32:48 +0000,228, merge pull request 228 sel4 sel4 halmatary sel4 master commit selfour 446 benchmark share kernel entry type user level,,
3101,a84964ba4cd8e6ca4a9527041a8cfddae27a0c3c,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-07 09:19:31 +1000, , selfour 446 benchmark share kernel entry type user level,,
3102,7a9b81d23786df0e164410b4b6ab6f43446acc7b,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-06-06 16:55:41 +1000, , revert gen add backend autocorres reverts commit backend previously used experiment towards libsel4 verification project since adopted different strategy backend unused meanwhile backend lagged behind breaking change autocorres commit remove backend avoid confusion user believe functional,,
3103,5f0ae410f4d376098976e764176c089dac0c8465,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 16:58:07 +1000, , arm hyp minor cleanup cleanup small licensing whitespace configuration detail,,
3104,c64ae63e5cc538d03034019637e3b2816edddba9,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-06 11:51:46 +1000, , merge branch master arm_hyp,,
3105,47e8700ef6eb063cd2dd9ee45def0a6c6820bdea,hicheng Wei <zhicheng@opensourceforge.net>, 2016-06-02 14:57:37 +0800, , add config_printing debug build fix typo src plat pc99 machine acpi.c acip acpi,,
3106,319183597e862d8130428dbbf802da3ea448a576,orey Richardson <corey@octayn.net>, 2016-04-28 20:57:48 +1000, , selfour 229 add error condition root task overlapping kernel window arm,,
3107,d410e13b1f3733d02b06f661c93f7222cb0c26b1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-03 10:30:38 +1000, , trivial style,,
3108,6915cf03bece78dce7fe11d6a3ce96fe90474bf3,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-03 09:42:37 +1000, , x86 update autoconf.h standalone build,,
3109,bc987b55f4acbf6090776234fce84709b541095d,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-02 23:37:19 +0000,222, merge pull request 222 sel4 sel4 adanis sel4 xsave master commit x86 introduce support xsave feature set x86 add function writing extended control register x86 rearrange init_cpu boot code add config_default macro x86 add missing cr4 bit definition x86 add missing cpuid function x86 add msr definition x86 calculate register offset structure,,
3110,95909cd8bc3eb151fb0209cda8d85d29567603aa,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-02 12:29:16 +1000, , default compatibility library apps assume benchmark disabled,,
3111,5105c089007d82a509d35ffd5a5335aff03da271,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 12:20:39 +1000, , trivial style,,
3112,41603a26ca2991162f3bd3a29356f326798d8987,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 12:15:46 +1000, , correct merge master,,
3113,56b8b0b975170ed7b0d0edf787b654a0a03819be,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-02 12:02:59 +1000, , merge branch master ssh 7999 sel4 sel4,,
3114,8150e914c377bb2d94796c6857d08f64973a7295,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-02 12:02:19 +1000, , update version file 3.1.0,,
3115,85da74258c094b41161eed0a78dea1d898426bef,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-06-02 12:02:19 +1000, , update version file 3.1.0 dev,,
3116,93bca86e4012a6bb25c36f3002807e3febfeae29,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:55:29 +1000, , x86 introduce support xsave feature set xsave feature set future proof way x86 cpu manage extended cpu state extended state mmx fpu sse avx etc register replacement current fxsave 512 byte fpu region xsave introduces problem commit address alignment xsave region 64bytes instead byte fxsave region xsave region size dependent desired feature detected run time multiple variant xsave instruction different potential optimization always supported solution order fpu state user register user context struct new xsave region first thus aligned 64bytes without needing lot padding provide config option desired feature including xsave instruction variant required xsave region size checked boot time ensure cpu meet requirement,,
3117,96bcba168baba5043e960517472f5eed98c918f2,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:51:24 +1000, , x86 add function writing extended control register,,
3118,bdcbfd51ed202dd77d53b1680563d75056cfcf68,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:49:51 +1000, , x86 rearrange init_cpu boot code cpu initialized calling init_sys_state attempt manipulate thing fpu may valid state performing full cpu init order perform init_cpu earlier init_vm_state also moved init_cpu make sense begin,,
3119,1cb58c1f3708dd06b1fd1124454b18bd2ef45084,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:42:31 +1000, , add config_default macro macro allows using value config_ variable situation may defined could due dependency another config_ variable currently defined arrises code block like config_set config_foo return  compile config_foo set using return config_default provides way built,,
3120,e667a7e04b163eef4461e72246e8effd7be8f9fa,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:41:52 +1000, , x86 add missing cr4 bit definition,,
3121,58f26d2f30eda7738cda1e525892b223691397bf,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:41:27 +1000, , x86 add missing cpuid function,,
3122,2516e65cfa6e5b112f1c4b8a2f335df96f51aafb,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 10:15:30 +1000, , x86 add msr definition,,
3123,4d76c71e314978ded57861c1ea13e0e372bf3c93,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 09:38:41 +1000, , x86 calculate register offset structure address calculated end user context array need done magic number offset tcb_t commit take index actual array using constant defined length array,,
3124,b001bc448936ce60ca25780e35bf05d6d790d433,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-06-02 10:57:12 +1000, , merge branch master arm_hyp conflict kconfig libsel4 tool src plat exynos5 machine hardware.c src plat tk1 machine makefile src plat tk1 machine hardware.c,,
3125,46698d5383ac4be65382d0c5bed48f180189aa4a,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-02 00:53:20 +0000,192, merge pull request 192 sel4 sel4 halmatary sel4 feature syscall_bench2 master commit selfour 446 unify code base trace point track feature selfour 446 benchmark track interrupt user fault fix move correct file selfour 446 benchmark track syscall feature,,
3126,bcf0a235b114fe8c24c3a187f55c67c373f259d3,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-06-02 10:49:25 +1000, , selfour 446 unify code base trace point track feature,,
3127,f32353a32e34b878dc6a6c7970c0bbe02b7c207c,drian Danis <Adrian.Danis@nicta.com.au>, 2016-06-01 10:43:57 +0000,221, merge pull request 221 sel4 sel4 azarrabi sel4 aarch32_armv8 master commit trivial styling,,
3128,245bb761ee131d2e07d5b5ae292eec4d7a9c03e5,mrzar <azarrabi@nicta.com.au>, 2016-06-01 17:25:22 +1000, , trivial styling,,
3129,a1f7a824a56550cdcec7164a2082f2b292fc645e,mirreza Zarrabi <Amirreza.Zarrabi@nicta.com.au>, 2016-06-01 05:07:00 +0000,218, merge pull request 218 sel4 sel4 azarrabi sel4 aarch32_armv8 master commit add support armv8 hikey 32bit,,
3130,128768edac8e1ee22a63a7de4083147dea978af7,mrzar <azarrabi@nicta.com.au>, 2016-06-01 14:15:29 +1000, , add support armv8 hikey 32bit,,
3131,eec8af8de63aa1b7c90b522e0f53c7741973e39f,drian Danis <Adrian.Danis@nicta.com.au>, 2016-05-31 05:53:45 +0000,214, merge pull request 214 sel4 sel4 adanis sel4 github master commit fix makefile delete source incase sensitive filesystem fix defined debug,,
3132,7cbaeb8ed039683bbaa02f5690fa33af8bf0abe9,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-05-31 08:54:57 +1000, , selfour 446 benchmark track interrupt user fault,,
3133,dfb3551eef6459a6a51c3e8d72b7bdb80799e763,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-30 16:33:28 +1000, , arm hyp tk1 address review comment,,
3134,0f52fd5e5b96cb2da74c2c9a5b782e4cb6831e4b,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-30 15:51:37 +1000, , merge branch arm_hyp ssh bitbucket 7999 yshen sel4k feature arm_hyp_tk1,,
3135,c85094bb7574362081710ecb9e7f0cb733756bff,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-30 15:37:22 +1000, , arm hyp tk1 add guard plat compile,,
3136,3251215a3b134e0320a8c7d17a55a6fe75e2c76f,drian Danis <Adrian.Danis@nicta.com.au>, 2016-05-30 04:58:12 +0000,196, merge pull request 196 sel4 sel4 adanis sel4 removebound master commit selfour 489 remove bound field tcbs,,
3137,ff723626e910b3eae3e3fefeb955fff1a394c3ff,hicheng Wei <zhicheng@opensourceforge.net>, 2016-05-30 11:37:04 +0800, , fix makefile delete source incase sensitive filesystem fix defined debug signed zhicheng wei zhicheng,,
3138,4b357744e0af3a73516897bbc0b98b422716daa4,anyan Shen <Yanyan.Shen@nicta.com.au>, 2016-05-27 06:16:04 +0000,199, merge pull request 199 sel4 sel4 yshen sel4k feature arm_hyp_tk1 arm_hyp commit arm hyp tk1 add arm_hyp dependency arm hyp tk1 remove unnecessary check arm hyp tk1 make style arm hyp tk1 address review comment arm hyp tk1 address review comment arm hyp tk1 trap smc guest kernel arm hyp tk1 remove const number arm hyp tk1 make style arm hyp tk1 add default smmu translation arm hyp tk1 enable smmu interrupt arm hyp tk1 reserve smmu interrupt arm hyp tk1 fix bug found testing arm hyp tk1 add missing return arm hyp tk1 put iospace cap bootinfo arm hyp tk1 disable enable smmu secure mode arm tk1 connect object smmu invocation arm tk1 checkpoint iospace.c arm tk1 checkpoint smmu implementation,,
3139,eee71654b2c7e13ff282109845073794b337b060,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-27 12:45:51 +1000, , arm hyp tk1 add arm_hyp dependency,,
3140,1009034c601250e0f74b16f90b030428518bba06,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-27 12:41:39 +1000, , arm hyp tk1 remove unnecessary check,,
3141,b783eeccf91a167f5982ea186261c6c643421001,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-27 11:29:16 +1000, , arm hyp tk1 make style,,
3142,55f8b14417ca36c460786a3ecf86c9f3f2b0a6fb,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-27 11:00:01 +1000, , arm hyp tk1 address review comment,,
3143,27ecdffe3c42e9c4b7ec89021415ee0ff5e1194f,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-27 00:16:53 +1000, , arm hyp tk1 address review comment,,
3144,6ec7582317f09dbd532bc7af6eeb8e842953cfbf,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-26 12:22:12 +1000, , selfour 427 correct discussion untyped allocation documentation untyped retype invocation manual incorrectly stated allocation policy however correct allocation policy already described managing kernel memory section commit deletes incorrect description link section described correctly,,
3145,8891f42a59927c7cb8a4c47d268d54c4a5b02dcd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-26 12:03:06 +1000, , trivial style,,
3146,efb93272c64eec1fee2901bb41df18de89bdd901,drian Danis <Adrian.Danis@nicta.com.au>, 2016-05-26 01:20:50 +0000,201, merge pull request 201 sel4 sel4 adanis sel4 shift master commit selfour 433 shift bit value,,
3147,a2a15fd25777007b65234726fedbe74db572218b,drian Danis <Adrian.Danis@nicta.com.au>, 2016-05-26 01:17:14 +0000,188, merge pull request 188 sel4 sel4 adanis sel4 status master commit selfour 484 x86 get status bit invocation,,
3148,98428013820920a37cb181d8c8d72c3243bc51db,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-26 10:57:05 +1000, , selfour 433 shift bit value shifting unsigned long long doe work arm compiler kernel linked libgcc,,
3149,0d73506a21e76a5bab7070f5f21ea3c22d39f3ee,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-24 14:04:14 +1000, , selfour 484 x86 get status bit invocation add invocation page directory return status accessed dirty bit mapping,,
3150,16b1bcf0a84e4b9544ee39eefc1768ed79c53408,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-25 15:18:52 +1000, , selfour 489 remove bound field tcbs probable meant boolean flag represent whether tcb bound notification object however field unused presence confusing,,
3151,13ae16a76bfc8e5a9516f14b05c2233a6b6bf149,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-25 17:03:32 +1000, , arm hyp tk1 trap smc guest kernel,,
3152,98d4cf7df5e32cd06a0af6890b5cd0748c753f11,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-25 17:02:36 +1000, , arm hyp tk1 remove const number,,
3153,5650a8fa8447147120fe1300390d07afee47ab6f,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-25 16:35:02 +1000, , arm hyp tk1 make style,,
3154,bb9e84e6ec9bc9b4d64c45b6d45aae90d7fc512b,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-25 16:31:26 +1000, , arm hyp tk1 add default smmu translation,,
3155,73a54b0cbcdc12fd087ddb2c51aa15f3e1c27a7e,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-25 16:29:52 +1000, , selfour 433 prevent undefined shift usererror message,,
3156,bcb6dfd3c2fde94997132e3ab117c76a80687728,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-25 16:15:28 +1000, , selfour 208 warn downgraded write mapping,,
3157,28faf3634314263461a329cd4cab7c3449c053db,afal Kolanski <Rafal.Kolanski@nicta.com.au>, 2016-05-25 05:10:07 +0000,191, merge pull request 191 sel4 sel4 jalim sel4 haskell_remove master commit drop haskell kernel readme remove haskell code moved l4v repository,,
3158,d500e333939f39581b5493c080d7f56382012d62,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-25 13:57:48 +1000, , trivial style,,
3159,9ec83284c409c74cd1ee74f2cd2c69bb463b9d5f,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-05-25 13:48:43 +1000, , fix move correct file,,
3160,fc1feb670e4f69bc4247a259f168412a62ca3a93,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-05-25 13:47:49 +1000, , selfour 446 benchmark track syscall feature benchmark feature currently keep track system call info start time duration capability type invocation tag log number invocation system call log number invocation capability type per syscall new syscalls dump reset get size new feature existing log buffer 1mib x86 arm since number syscall invocation deterministic logged number invocation limited size buffer suggested enable user pas user level buffer enable flexibility later parent config option trace point system call track feature used time,,
3161,aff2f9cda87124e4d1565952520ca54a953ea0fd,apheth Lim <Japheth.Lim@nicta.com.au>, 2016-05-24 14:56:40 +1000, , drop haskell kernel readme late correct said red queen said thing fix must take consequences.,,
3162,dcccdd37d23890acdb681f9eb6597189b4836197,apheth Lim <Japheth.Lim@nicta.com.au>, 2016-05-23 18:30:01 +1000, , remove haskell code moved l4v repository,,
3163,9aeee9879246799d9ce3f0cfefa836a8269974bd,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-24 18:02:33 +1000, , selfour 449 implement user stack trace double fault,,
3164,e5de455b2b5cb8c6b14ab7b5ba7a48b81be85e7c,drian Danis <Adrian.Danis@nicta.com.au>, 2016-05-25 01:59:35 +0000,187, merge pull request 187 sel4 sel4 adanis sel4 tlblockcount master commit mark tlblockcount visible discarded,,
3165,56f7b3fc8d7c4ac94b4bdbc6e26bd7edbbcefb66,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-24 17:01:31 +1000, , libsel4 arm reintroduce warning,,
3166,bbdf7a89a79eecd1fa845c6f826fcb0ca4ee3eaf,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-24 08:46:54 +1000, , mark tlblockcount visible discarded variable referenced assembler need get discarded optimizer prior linking,,
3167,39a2c4f108267ba02371517fb51ebdea562c70b5,elix Kam <Felix.Kam@nicta.com.au>, 2016-05-23 06:30:42 +0000,181, merge pull request 181 sel4 sel4 fkam sel4 master commit make locktlbentry comply decompiler,,
3168,b648b297e79172906a378da5f5e09c42621237d1,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-23 13:55:50 +1000, , x86 reorder argument,,
3169,0c1d959b0e351f42feab4cc9cba462dd5e61c0d8,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-23 13:59:14 +1000, , x86 define additional msrs define msrs preparation use x86_64 port,,
3170,17ec138bf21dcef0c25662f64518c8de6879364a,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-20 17:05:44 +1000, , arm hyp tk1 enable smmu interrupt,,
3171,a56c5ff16e4b7ca69f6fbb29f9753116c0b9f8a5,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-20 12:24:52 +1000, , merge branch feature arm_hyp_tk1 ssh bitbucket 7999 yshen sel4k feature arm_hyp_tk1,,
3172,b1e4f92fbd9707e796f50dc58fa0928b745150f3,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-20 12:23:51 +1000, , arm hyp tk1 reserve smmu interrupt,,
3173,11720f23ad3fc2b3f822d87d47548106ae799b1c,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-20 00:00:46 +1000, , arm hyp tk1 fix bug found testing,,
3174,a861e1357694a04ed8bfdf84c40e3ed9485d0b6d,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-19 14:26:23 +1000, , arm hyp tk1 add missing return,,
3175,b5af815d4edefe4ef49aec59999825043dc90b22,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-19 14:03:32 +1000, , merge branch feature arm_hyp_tk1 ssh bitbucket 7999 yshen sel4k feature arm_hyp_tk1,,
3176,851fccc2db738edbdabc287b2f95d495e0222430,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-19 14:03:06 +1000, , arm hyp tk1 put iospace cap bootinfo,,
3177,d48e9174fecea8c8afaee55cfb0f759ef8ffca49,atthew Fernandez <Matthew.Fernandez@nicta.com.au>, 2016-05-19 03:48:50 +0000,183, merge pull request 183 sel4 sel4 mfernandez sel4 3114474a ad05 461b 8f8d f01c37f2ea29 master commit manual fix trivial typo,,
3178,cbdd9c86e129c22a0fac190b4b5ad8c0fe24ec91,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-19 11:13:22 +1000, , arm hyp tk1 disable enable smmu secure mode,,
3179,086b5192c5c75d9d9a566b7885da9e0fddb1fd0f,drian Danis <Adrian.Danis@nicta.com.au>, 2016-05-19 00:17:03 +0000,180, merge pull request 180 sel4 sel4 adanis sel4 printing master commit correct separation printing debug build,,
3180,b9a7f3c9a13ff7e997e28b63676a1dd2a1b7f381,elix Kam <felix.kam@nicta.com.au>, 2016-05-05 16:38:21 +1000, , make locktlbentry comply decompiler locktlbentry assembly function tlb_lock_count symbol needed placed sufficiently close loaded stored offset addressing assembled symbol would turn function opposed within literal pool variable constant .bss data section decompiler handle use case likely change turn tlb_lock_count global variable placed .bss data section split locktlbentry two part critical section still fit byte aligned region therefore guaranteed live within single page,,
3181,1c1e976de2d7e404a22a7628871795b98295933f,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-18 11:44:38 +1000, , x86 improve translation invalidation x86_64 pcids enabled support fine grained invalidation approach tlb page structure cache change expands number kind information passed certain invalidation provides implementation ia32,,
3182,293b9b2a7c98b5c1d2ba689af1fcfd14f5c10eae,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-05-17 16:33:34 +1000, , manual fix trivial typo,,
3183,1287590e9736f48e30b42fe678f2bf081a8c1874,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-17 14:05:21 +1000, , correct separation printing debug build fix build issue well allowing debugging via capdl interface happen printing turned,,
3184,508e87477f8c2bdd0933919a4b896288d432813d,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-17 12:16:34 +1000, , arm tk1 connect object smmu invocation,,
3185,541289a32603cee8242b5360b05e8f0c52795433,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-12 11:42:24 +1000, , separate release verification build originally building kernel largely considered done one two way release build assertion debug symbol printing generally considered verified build debug build assertion debug symbol printing since various option added code injection option wanted build assertion option affected performance depend upon debug build large warning sign saying enabling release build would give verified trusted kernel recently ability print kernel release mode added reason tying ability print performance reduction various debugging always desireable change attempt unify current state single top level option enable verification friendly build option assertion printing code injection depend upon configuration set,,
3186,1563e87b427345b0535e1ec6162aad5b0f2003bf,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2016-05-16 16:49:34 +1000, , kconfig fix trivial typo platform name,,
3187,55e58e1a416f006b2ac44d7a2c18f9e68b291500,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-13 22:40:13 +1000, , arm tk1 checkpoint iospace.c,,
3188,879d9724c13a3aac9d460ef28515f46569ae09e9,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-13 16:42:53 +1000, , arm tk1 checkpoint smmu implementation,,
3189,716c2838f83430a6a07b1391c3b345ea107fff00,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-13 10:37:02 +1000, , x86 correct compile error,,
3190,3fdc41adde65e9b810655f50c539568f44a347e6,drian Danis <Adrian.Danis@data61.csiro.au>, 2016-05-13 10:36:51 +1000, , x86 correct link error fwhole program,,
3191,a745a6bd6cc0f07631376802e826d5a3598c2781,anyan Shen <Yanyan.Shen@nicta.com.au>, 2016-05-10 05:25:32 +0000,171, merge pull request 171 sel4 sel4 yshen sel4k feature arm_hyp_tk1 arm_hyp commit arm_hyp tk1 address review comment arm_hyp tk1 fix gic code expose linux memory arm tk1 address interrupt hyp mode arm tk1 add system mmu structure tk1 arm arm_hyp remove ifdef arm_hyps arm arm_hyp replace macro explicit inline arm_hyp remove unused macro arm_hyp arm_hyp ifdefs func inline assembly arm_hyp remove unused function declaration arm_hyp add file contain hyp mode inline funcs arm arm_hyp remove ifdef arm_hyps arm arm_hyp replace macro explicit inline arm tk1 add support nvidia tegra board arm_hyp remove unused macro arm_hyp arm_hyp ifdefs func inline assembly arm_hyp remove unused function declaration arm_hyp add file contain hyp mode inline funcs,,
3192,c4692926a87076d816a207fadee6e0fa3bd66673,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-10 13:15:08 +1000, , arm_hyp tk1 address review comment,,
3193,25d8153eb5577d158f5cb6d61447f5862bb27a9e,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-09 12:47:24 +1000, , arm_hyp tk1 fix gic code expose linux memory,,
3194,2f34d63353231998fec36b17026b0c3e29a60abf,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-05-05 12:09:26 +1000, , manual corrected introduction cnode radix,,
3195,449f1fe1a5b730f00302e035966f4dde8cc4e90b,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-05-05 10:59:17 +1000, , manual expand explanation boot chapter,,
3196,454efecbcfcb7dbe4e2c3992525ab2d78324f202,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-04 17:05:34 +1000, , merge branch feature arm_hyp_tk1 ssh bitbucket 7999 yshen sel4k feature arm_hyp_tk1,,
3197,fa9b6e43128731226ac7209ed3c4f77f0c7ea13c,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-04 16:53:27 +1000, , arm tk1 address interrupt hyp mode,,
3198,c13eeffddcbf2e0586d7ea5ae339377625b1c5a9,anyan Shen <yanyan.shen@nicta.com.au>, 2016-05-04 16:42:35 +1000, , arm tk1 add system mmu structure tk1,,
3199,8c111818a263857791d60c193445e74260433aa9,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-05-04 15:31:30 +1000, , manual reword cspace explanation clarity,,
3200,35add5ee0bffe0620023dda790f9ed3f1019c877,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-04-28 13:43:58 +1000, , updated bootinfo doc userimagepaging field,,
3201,fd5246f829d0fa0932b04afdc9e5f5bd85ab3dcf,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-04-28 10:53:51 +1000, , use constant specify first dynamic cptr doc,,
3202,861f4f0aa3839520b5b6f687939c38e739740ca1,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2016-05-02 11:33:45 +1000, , added kernel_master config flag make possible statically check kernel master kernel user level useful writing user level code expected work different kernel version,,
3203,128abb835626c2f74868c2a54ad9a609b273e891,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-04-28 04:27:29 +0000,162, merge pull request 162 sel4 sel4 halmatary sel4 master master commit benchmark add definition x86,,
3204,12efee6a76ad77ecbd33e082302fb884a848d7df,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-04-28 10:55:00 +1000, , selfour 404 fix bug related double word would get shifted size type rather size word detected initially master branch kernel doe double word type api,,
3205,e7c6140cf061fc4e9432f445451e2b4231a711d5,esham Almatary <Hesham.Almatary@nicta.com.au>, 2016-04-27 12:07:46 +1000, , benchmark add definition x86 update selfour 446,,
3206,dd5d5d77641ac96436dc704dee3478d11d3c62b8,artha Susarla <parthasarathi.susarla@nicta.com.au>, 2016-04-20 15:15:45 +1000, , boot trivial patch check mod_count using patch reorder code actually check module represented mod_count setup lookup done,,
3207,f186c71b9abc6d1beed5b200121d385d1d22f968,artha Susarla <parthasarathi.susarla@nicta.com.au>, 2016-04-04 15:31:22 +1000, , selfour 404 remove hardcoded constant stub generator hardcoded constant word size patch remove constraint make word size argument program instead word size either passed either command line arugmemt option path build configuration file given option generator use value instead makefile libsel4 call generator configuration file option ideally architecture determined configration file since unit test generator make one change time commit also includes change make python 2.7 compliant,,
3208,5a48ee12b5b0579e3acec078a193af5e35a061b9,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-04-06 10:21:23 +1000, , update version file 3.0.1 dev,,
3209,94e13b7e605676b4d5bd61497d38f0858cf2bb2f,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-04-06 10:21:23 +1000, , update version file 3.0.1,,
3210,f2771c004c80043188c8747fcb8158e38aa2968e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-04-04 11:45:53 +1000, , libsel4 define arm_hyp,,
3211,00538bb658ff220427441c6d68e119991afda7d4,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 16:48:45 +1100, , arm arm_hyp remove ifdef arm_hyps,,
3212,4d8f933aba7725f67376e07e54129efc90fc6a99,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 16:47:40 +1100, , arm arm_hyp replace macro explicit inline,,
3213,90a3cdfb74b091da4516bf88c57ea2e65b67dba5,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 16:23:21 +1100, , arm_hyp remove unused macro,,
3214,67bcf2357c0c9be72f72ed8878bc5222f00ed374,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 16:03:22 +1100, , arm_hyp arm_hyp ifdefs func inline assembly vcpu.c encapsulate inline assembly inline function added device_pl2.h file file replace ifdef arm_hyp config_set arm_hyp,,
3215,d195a02b91f0bbdebb82a3afe39eebace16d1f57,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 15:57:13 +1100, , arm_hyp remove unused function declaration remove function declaration,,
3216,cbb6bf15d1aee0542d78d849de3cc035d27f54c1,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 13:49:45 +1100, , arm_hyp add file contain hyp mode inline funcs machine_pl2.h new place hyp mode inline function boot.c replace ifdef arm_hyp config_set arm_hyp vcpu.h machine_pl2.h add empty function arm_hyp defined pas compilation,,
3217,6932e6a725d4f1ee909a304b86500f1c5f52d143,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-22 16:48:52 +1100, , merge branch master arm_hyp,,
3218,cc729fab451bd2fa1e52dc6e184683462874ab50,anyan Shen <Yanyan.Shen@nicta.com.au>, 2016-03-22 05:31:49 +0000,145, merge pull request 145 sel4 sel4 yshen sel4k feature tk1 master commit arm tk1 add support nvidia tegra board,,
3219,b9410822c17886309021671ac547589f4f76db05,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 15:54:00 +1100, , arm tk1 add support nvidia tegra board,,
3220,bea92de3b9a395892648407a6b58ed6c059737ed,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-03-21 15:31:03 +1100, , verification adjust use new proof feature apology final adjustment got lost previous pull request round version actually work,,
3221,b327dac1f9dc45b62e02d891d268424a35083d66,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-21 00:16:17 +0000,146, merge pull request 146 sel4 sel4 tsewell sel4 master master commit verification use new proof feature,,
3222,5493f8c33093c8ae3d78039da5ce198b6445647d,afal Kolanski <rafal.kolanski@nicta.com.au>, 2016-03-21 11:05:20 +1100, , move inline text block handleinterrupt rephrase inline text block permitted without extra spacing literate haskell file tweak make haskell kernel build,,
3223,13715658aa1ffd4f151308463e43ab99b556db81,homas Sewell <Thomas.Sewell@nicta.com.au>, 2016-03-14 23:56:07 +1100, , verification use new proof feature plan move proof script complexity embedded text bitfield_gen utility generic proof helper l4v repository bitfield_gen use modularly simple first step,,
3224,9d431e293beab821181a81712d5079aef9736f4b,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-17 03:45:53 +0000,152, merge pull request 152 sel4 sel4 alyons sel4 fix version master commit use correct version file manual.tex,,
3225,3554358c587c5f1938a73d93db2ab495b4424519,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-17 14:40:53 +1100, , use correct version file manual.tex,,
3226,de8a73676b64d0a2a499ca6e6a60bddc6305591d,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-17 11:20:36 +1100, , trivial add unlikely,,
3227,831892a43bfddc3036f99ea44819b6517f91f260,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-17 11:07:17 +1100, , trivial fix type printing type irq_t differs per platform commit force conversion int sufficient debug message,,
3228,18c824a352094bd00d766146b89205037a1c9059,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-17 00:01:47 +0000,148, merge pull request 148 sel4 sel4 alyons sel4 gpt9 master commit selfour 435 change kernel timer gpt11,,
3229,06bd6e00603d8741703f44a7567aafd43983a21a,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-02 17:53:29 +1100, , selfour 420 avoid indexing invalid irq,,
3230,9ae867cbf2f7fd5974cb951ab72b7445ff6b7eb9,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-16 11:15:16 +1100, , selfour 435 change kernel timer gpt11 gpt1 configured uboot run 13mhz gpt10 run much slower clock,,
3231,3287bb0e2d54bab1320b893ebdf2ca69fbf230b0,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 16:49:30 +1100, , merge branch arm_hyp feature arm_hyp_tk1,,
3232,96222bfce796fca16337fc756ed2e0f9bcb7482d,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 16:48:45 +1100, , arm arm_hyp remove ifdef arm_hyps,,
3233,4178a9e79f9e0f101b189efacbd50ed953f82c76,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 16:47:40 +1100, , arm arm_hyp replace macro explicit inline,,
3234,6b2c9ade2a55e391966e889f70f1a7eb1dc21bcf,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 16:45:28 +1100, , merge branch feature tk1 feature arm_hyp_tk1,,
3235,b0b5d5aaab9406ce9a1ab92baf39b462807c0f90,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-14 15:54:00 +1100, , arm tk1 add support nvidia tegra board,,
3236,24747dc5591302eb81065951400b4e8806d6a01a,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 16:23:21 +1100, , arm_hyp remove unused macro,,
3237,8e2e8db9763fdaa54f20ac7c6a215db77bc2d4c2,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 16:03:22 +1100, , arm_hyp arm_hyp ifdefs func inline assembly vcpu.c encapsulate inline assembly inline function added device_pl2.h file file replace ifdef arm_hyp config_set arm_hyp,,
3238,1cdc450cb38896db9ededeaa888bb1ab2f62bdd1,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 15:57:13 +1100, , arm_hyp remove unused function declaration remove function declaration,,
3239,3abf177c5b2119df1f61efe997c944e8cb96e8e6,anyan Shen <yanyan.shen@nicta.com.au>, 2016-03-03 13:49:45 +1100, , arm_hyp add file contain hyp mode inline funcs machine_pl2.h new place hyp mode inline function boot.c replace ifdef arm_hyp config_set arm_hyp vcpu.h machine_pl2.h add empty function arm_hyp defined pas compilation,,
3240,603484f958467ffce768c41652cd135f3deadd2d,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-03 11:30:11 +1100, , selfour 114 trivial add missing type x86,,
3241,702930246a571943845d5827c985b310cfac377c,oel Beeren <Joel.Beeren@nicta.com.au>, 2016-03-02 23:47:20 +0000,53, merge pull request sel4 sel4 alyons sel4 reduce dup master commit selfour 114 remove bootinfo.h duplication,,
3242,6bc6e78d6ee2478c9c3dffb6816bb059a8f79cb9,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-02 04:32:18 +0000,141, merge pull request 141 sel4 sel4 adanis sel4 phys_code master commit x86 change phys_code boot_code,,
3243,d1657c143b4534c12added06614c0a3a0ef41d1a,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-02 12:33:09 +1100, , merge branch master ssh 7999 sel4 sel4,,
3244,81dca9c7ccdb6204183d28a0c8aa9964d4f54b5d,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-02 11:53:47 +1100, , update version file 3.0.0 dev,,
3245,634d4681a88bdb43fa1e1f8fd8c330f43f6d6712,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-03-02 11:53:46 +1100, , update version file 3.0.0,,
3246,a68243c46d5e6afbe6c19909a15b009cc20a7024,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-02 00:41:55 +0000,140, merge pull request 140 sel4 sel4 awondo sel4 manual page_getaddress master commit selfour 251 add description,,
3247,58b6a1f195ccd2202dbdc0bf2b107e7f70e970f0,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-02 00:38:02 +0000,136, merge pull request 136 sel4 sel4 awondo sel4 manual arm cache master commit added api documentation arm cache flushing function,,
3248,602f5369403b5729fcd6856af0366656a630b720,drian Danis <Adrian.Danis@nicta.com.au>, 2016-03-02 11:11:48 +1100, , x86 change phys_code boot_code function pit_init previously marked phys_code despite called boot_code elsewhere bug present time masked compiler inlining involved function typically happens,,
3249,2027e2e337678ed0e51d7aa33027dc40132023e1,ddo Wondo <addo.wondo@nicta.com.au>, 2016-03-02 10:13:07 +1100, , selfour 251 add description,,
3250,d20309381a5fdadf9515aecc83852d7476d8ed19,ddo Wondo <addo.wondo@nicta.com.au>, 2016-02-29 15:07:38 +1100, , added api documentation arm cache flushing function selfour 262,,
3251,289bf92bf0713f9060f3a43c0ee91f2a06d9e4d7,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-06 09:34:38 +1100, , selfour 114 remove bootinfo.h duplication,,
3252,bc457614f559b30c333cbfa5ed622a55ee51bccd,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-29 20:46:58 +1100, , x86 explicitly disable sse previously external build system relied upon sse desirable affect disabling sse entire user level build instead since want disable kernel disable kernel makefile,,
3253,69b7e077792033fb5f7684cbdd1e718393c3d2a3,anyan Shen <yanyan.shen@nicta.com.au>, 2016-02-26 14:35:43 +1100, , trivial make style astyle 2.03,,
3254,9d12a09646a8bb30f1c8d331e0f2cbcb5fa49163,anyan Shen <yanyan.shen@nicta.com.au>, 2016-02-26 10:47:04 +1100, , trivial make style commit,,
3255,81fe0a7fa6540f62048b95d3bc47d0ca711f6b54,anyan Shen <yanyan.shen@nicta.com.au>, 2016-02-02 15:11:38 +1100, , arm imx7 add support imx7 based sabre board,,
3256,c59783ffada9b923814e5e50531d4fda65964c42,iki Tanaka <miki.tanaka@nicta.com.au>, 2016-02-10 14:12:10 +1100, , haskell updated selfour remove diminish right ipc,,
3257,e61a1056ccfea0cb8bb00990bad06c3e4b33e69b,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-04 11:28:34 +1100, , selfour remove diminish right ipc diminish right prevent user sending writeable cap read endpoint turn security worked around without difficulty putting cap cnode sending cnode making current diminish right implementation functionally useless removing diminish right benefit simplifying ipc path,,
3258,6523fe40e43df523fb540ffd9800102329441d60,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-22 16:20:00 +1100, , correct previous merge,,
3259,22623be2f8fd29081562d0c076fe50ba4e3347e2,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-22 15:55:31 +1100, , merge branch master arm_hyp conflict include arch arm arch mode object structures.h libsel4 aarch32 sel4 sel4_arch types.h src arch arm model statedata.c,,
3260,d9329d6ba36fc283f16fe13ad628e8534a68fc22,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-22 15:55:10 +1100, , merge commit arm_hyp conflict src arch arm kernel vspace.c,,
3261,d0a42bbf490a7802a2f86a4ff592982993881b14,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-22 15:02:12 +1100, , merge commit arm_hyp,,
3262,75499e00c55294a535eaf9a476f3a4523559ace7,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-22 15:01:29 +1100, , merge commit arm_hyp conflict src arch arm makefile src arch arm kernel makefile src arch arm object makefile,,
3263,51ef223945b06d38dbc9d3f6ffcee795966428d0,mondy <Luke.Mondy@nicta.com.au>, 2016-02-18 14:20:23 +1100, , newline latex compilation one strictly required clash regression test,,
3264,5b09e084d78a49c41f6e422934b52863abf3b399,mondy <Luke.Mondy@nicta.com.au>, 2016-02-17 16:43:47 +1100, , fix doc building latex need newline text,,
3265,9e35b398cc3232b38833c8448c5a437b72273944,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-21 15:56:46 +1100, , x86 refactor vspace code verification friendly invocation,,
3266,088846311051705e9c1302071aa252165cf26053,"in,Gao <xin.gao@nicta.com.au>", 2016-02-12 16:37:52 +1100, , fix typo comment style,,
3267,df594e1194f58f8b5aa5d798336d404130a89178,ao Xin <xgao@xinmac.keg.ertos.in.nicta.com.au>, 2016-02-15 10:45:46 +1100, , fix asmrefine,,
3268,075f9f1ed949f3f040ceecf2b1b5dc634d36a8de,"in,Gao <xin.gao@nicta.com.au>", 2016-02-03 05:49:17 +1100, , haskell minor fix input checkirq,,
3269,0a06e7e453fa621710c4c1be4bd407024ea71568,"in,Gao <xin.gao@nicta.com.au>", 2016-01-28 15:00:27 +1100, , move kernelbase arch specific file,,
3270,67369750815e21e588f416be8c0cc838e0dc67ad,ao Xin <xgao@xinmac.keg.ertos.in.nicta.com.au>, 2016-01-11 11:04:17 +1100, , l4v proof porting make parser haskell translator happy,,
3271,205077d4a6f2cabfe7dd1fd6e0318ea1ae1e04b8,"in,Gao <xin.gao@nicta.com.au>", 2016-01-10 15:49:59 -0800, , haskell change def initfailure haskell translator,,
3272,d9019cc3e36dc9d1185e4e7b0fd8b64b84b128db,"in,Gao <xin.gao@nicta.com.au>", 2016-01-06 20:38:00 -0800, , haskell fix pas sel4test haskell qemu emulator,,
3273,7f5a6bf78611e224926ab33556edca9abdda9687,"in,Gao <xin.gao@nicta.com.au>", 2015-11-30 17:36:54 -0800, , haskell mct added fix performance bug deleteobjects,,
3274,ee215947e30dacb23154cd5fa8548df956afc0b4,"in,Gao <xin.gao@nicta.com.au>", 2015-11-19 00:20:30 -0800, , haskell misc fix rebase,,
3275,b9bf1f33496fd97f54861e04cb47aa7e2736b6a9,"in,Gao <xin.gao@nicta.com.au>", 2015-11-19 00:16:56 -0800, , haskell gic pl390,,
3276,45a862d4d34da4340d9901e38eaaa506d119e01c,"in,Gao <xin.gao@nicta.com.au>", 2015-11-16 18:39:00 -0800, , haskell fix kernel init progress multi platform support,,
3277,dd59353944f2614936a6ba99ced95ed876a1a456,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-07 14:43:08 +1100, , x86 portable user mode port restriction x86 disable instruction user mode requires permission map set properly tss setting map base field tss larger tss work bit bit commit set permission map usable bit bit kernel change tss use mapping permission bitmap appened bitfield generated tss_t resulting tss_io_t structure,,
3278,775ca8c9291101badbe8bfb2e7666657152db751,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-15 15:57:13 +1100, , x86 fix clflush invocation flushcacheline fix flushcacheline flush line pointer vaddr cache line stack location holding vaddr pointer,,
3279,1ca0fa1fc2060bee58078e6072fbeb35b261618d,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-12 14:08:08 +1100, , imx6 update autconf.h standalone kernel compile,,
3280,11bc9b21afd2d8022219f93ccd38069bfb746ea6,obert Kaiser <robert.kaiser@nicta.com.au>, 2016-02-12 11:53:08 +1100, , add aarch32 version generated invocation.h .gitignore,,
3281,cdf7179b3803d120bfd6a18d467461bfa229a982,obert Kaiser <robert.kaiser@nicta.com.au>, 2016-02-12 11:54:47 +1100, , kconfig trivial typo fix,,
3282,c0bc7d8fc1a15dbec53a5bf29fdbd37fcf3f37c7,obert Kaiser <robert.kaiser@nicta.com.au>, 2016-02-03 15:36:15 +1100, , added change wandboard,,
3283,d20ca20a13928fc5884db5f5651daf57e8ce125f,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-14 17:08:39 +1100, , x86 rename ia32 x86 stylistic commit make name variable constant function kernel consistent thing ia32 specific generic x86 get renamed x86 name,,
3284,30e5b5948d577f05f8689bf3068d7f7a7457a5da,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-10 17:01:57 +1100, , trivial style,,
3285,5349282478cc694777ab1f2af317058f813e9f8f,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-07 15:49:13 +1100, , x86 libsel4 rename ia32 x86 rename function constant type libsel4 general x86 architecture x86 name instead ia32 name libsel4 kernel share name requires changing kernel well original ia32 name still used moment marked deprecated,,
3286,eb5b792bcab94a750fb36c0bd082c33c9a7b4213,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-10 11:48:31 +1100, , trivial style,,
3287,cfcaf49c2d71dfa9a3b6fbd1268c6b1596404e19,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-01 16:17:51 +1100, , selfour 399 object size globals frame addr come source,,
3288,1489b58af69ee2b90fc277012c458ccf7505e41b,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-05 05:30:17 +0000,113, merge pull request 113 sel4 sel4 adanis sel4 autoconf master commit x86 update autoconf.h standalone kernel build,,
3289,00d1191368a7ed7dc003e8e0595da487447ee684,mondy <Luke.Mondy@nicta.com.au>, 2016-02-05 15:36:34 +1100, , fix latex processing,,
3290,3c9f304a409c6097c2d0910c4cf6eef82263ef42,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-04 15:00:49 +1100, , x86 update autoconf.h standalone kernel build,,
3291,be6b6be119097f4d51adfb7aa178fe61cf3bc37e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-25 16:27:54 +1100, , x86 base msrs gs_base_msr used set base addreses user application touch regiters kernel load proper selector establishing limit attribute segment,,
3292,fa3989eff654dcbdec60900579a860608dafa1ae,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-04 11:58:19 +1100, , trivial style,,
3293,91b38f371eaed916aa3013a7637a4720878a0860,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-04 11:32:05 +1100, , x86 rename mistake usage x86 ia32 fix build error,,
3294,d53aa04fd8df9d3a2e40823d1f23cf9c058f327c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-14 20:37:58 +1100, , x86 abstraction setting benchmarking log,,
3295,1a85b40904186a54b5c18e700082837161bd06f7,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-09 10:36:14 +1000, , libsel4 change cast constant correct word size,,
3296,4b47b164fe717c648d6585d71e43234acf71e0b5,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-03 15:58:04 +1100, , libsel4 change sel4_word sel4_uint32 bootinfo merely aligns libsel4 bootinfo declaration kernel change corresponds place kerne bootinfo_t structure using uint32_t,,
3297,9b7a8405c23fadf59abd6585735c4f1411f0e14b,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-22 16:22:09 +1000, , change bootinfo generic slot region paging structure current bootinfo defines two slot region paging structure one page directory one page table doe easily generalise level paging structure change single region known order object however many level exist,,
3298,a2f414dc18a4be9cf537d9188cda3a2efea5469d,obert Kaiser <robert.kaiser@nicta.com.au>, 2016-02-02 18:46:54 +1100, , run idle thread system mode rather supervisor add platform dependent code using macro autoconf.h make idle thread run low power mode armv7 armv6 except kzm board board doe seem support low power mode although chip according manual part selfour 419,,
3299,417e3e1ccf57f046dcd1e5f5e775f362ddf8bca0,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-03 04:14:34 +0000,103, merge pull request 103 sel4 sel4 azarrabi sel4 aarch32 master commit remove mode dependant code initial thread architecture dependant boot code,,
3300,812a73a9f58670cb18c36694d505dcd742c2ba8b,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-02 16:24:23 +1100, , trivial style,,
3301,bddd804a6e44f7189b03040d85145b139dcf3933,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-07 15:58:08 +1100, , x86 ioapic msi syscalls restructure x86 interrupt handling allow flexible method using ioapic msi interrupt essence change allow user pick ioapic msis cpu vector use additionally future support api sel4 eventually protect msi interrupt interrupt routing table api behaviour legacy system using pic preserved part selfour 281,,
3302,3959ced3418c08d174e3c7533fc7459d2286fe15,mrzar <azarrabi@nicta.com.au>, 2016-01-18 07:16:19 +1100, , remove mode dependant code initial thread architecture dependant boot code,,
3303,a3dde555c270ff1f32c408f6a3d5b44dbe348d53,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-02 04:15:50 +0000,99, merge pull request sel4 sel4 azarrabi sel4 aarch32 master commit rearranging source aarch32,,
3304,d1eb5a12ec78eea6b6fb69c5e37be74db460a681,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-02 15:00:05 +1100, , correct previous merge,,
3305,86942825bbf081eba56c9a10bf1fae4f58fb5d4f,mrzar <azarrabi@nicta.com.au>, 2016-01-16 13:33:50 +1100, , rearranging source aarch32,,
3306,95c33147c09d44aadcc86bb6f82693635578ad7e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-02-01 13:52:13 +1100, , merge branch master arm_hyp conflict kconfig include arch arm arch fastpath fastpath.h include arch arm arch machine.h include arch arm arch machine hardware.h include arch arm arch machine registerset.h include arch arm arch model statedata.h include arch arm arch object structures.bf include arch arm arch object structures.h libsel4 arch_include arm sel4 arch exipc.h libsel4 arch_include arm sel4 arch types.h,,
3307,0107e601694931547a948decec114422dfb75391,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-29 14:10:54 +1100, , ia32 reduce total number asids 16bits 12bits change brings ia32 api line planned x64 api 12bits asid aside providing consistent api change also free bit frame cap allow x64 change unified,,
3308,e35adcb52f512377bf914eb0bcc9d756d622d511,aniel Matichuk <daniel.matichuk@nicta.com.au>, 2016-01-29 12:02:53 +1100, , remove mention arm arch independent invocation label,,
3309,1306132c86b61af4a58a360933ae58db0a1668af,aniel Matichuk <daniel.matichuk@nicta.com.au>, 2016-01-28 18:54:11 +1100, , refactor haskell allow multiple architecture,,
3310,4f7ac5e19697c432d6b599e1374a7cc4f723cb17,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-27 23:39:01 +0000,95, merge pull request sel4 sel4 adanis sel4 used master commit add used attribute memcpy prevent optimizing,,
3311,21d9f7aeabce0c47033b402c07ec78a36c69c2f4,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-27 17:20:29 +1100, , add used attribute memcpy prevent optimizing version gcc replace struct copy call memcpy fully right unfortunately arm platform direct call memcpy optimizer presence fwhole program drop implementation memcpy even outputting call add used attribute prevents optimizer dropping function eagerly,,
3312,3fc76c25f60981f2a24f46d00bcb07c658b45304,mrzar <azarrabi@nicta.com.au>, 2016-01-16 11:15:06 +1100, , rearranging header aarch32 mode,,
3313,4b043d767fc4faada8b5131e9816abb37d69514e,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:45:34 +1100, , tool print error stderr,,
3314,41d98e45c01c6584087e86e3dff0fbdb74193d78,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:28:55 +1100, , tool bitfield_gen use six access range py3 xrange py2,,
3315,8ab5e037d5638ffd64e56e150f2eadac9b7d9d53,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:28:06 +1100, , tool bitfield_gen use itertools.chain instead concatenating list efficient python moreover python3 method return iterables list,,
3316,486aefc26657dcdba13276c848abc13aec8a796d,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:26:07 +1100, , tool bitfield_gen use integral instead duck typed division,,
3317,6ad2273005283fe83446f5273ab9a43b832db47f,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:05:40 +1100, , tool bitfield_gen iterable list optparse,,
3318,22a1c15aa9eb33044089bf643f0116a2ff3e4531,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:05:14 +1100, , tool bitfield_gen use ... ... instead dict.has_key,,
3319,424e74e83a4ce6d6f0c153f4405798d263326a5c,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 16:23:58 +1100, , tool bitfield_gen use print_function,,
3320,703dcaca328f007084ce4cc72d5bd0b2807db40d,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:30:51 +1100, , tool bitfield_gen remove trailing whitespace,,
3321,141290eb483729137fbf7937587c62487b846b88,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:04:27 +1100, , tool yacc fix broken python3 compatability hack module seems extracted larger package expects structure place patch check slightly work also maybe elsewhere,,
3322,d71b7ae5c6cc95989ca6437853591178a2c1f13f,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-25 15:00:05 +1100, , tool yacc remove trailing whitespace,,
3323,90ac09c23eda1115ccd4e4156e2f144d852a30bc,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:27:50 +1100, , tool python3 compat,,
3324,9fa4457a84bccf2c700bcd518fe543888b53cf01,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:26:44 +1100, , tool remove trailing whitespace,,
3325,db3c54ec07145646ad50a8e7f86582d79a48f1b0,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:25:25 +1100, , tool bf_autocorres python3 compat,,
3326,36e8b1d4944973f7ec0d7f14336a48109cc0c8f2,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:23:23 +1100, , tool python3 compat,,
3327,1234892209c8781b7aab2ee0902ad6ff38112084,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:23:00 +1100, , tool remove trailing whitespace,,
3328,9d6edfa286b27d7045698ece5290abe4a0dbae32,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:22:36 +1100, , tool umm python3 compat,,
3329,e8665db6d8e2b18de0471a11c3cb3002d289b87d,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:21:32 +1100, , tool umm remove trailing whitespace,,
3330,2e3e09ab929626bdd41a9dd8aa516d4226e96f3d,orey Richardson <corey.richardson@nicta.com.au>, 2016-01-22 15:20:44 +1100, , manual gen_env python3 compat,,
3331,915a404d5c6143469866fe33e81564f64aeb6cb1,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-09 10:06:53 +1000, , libsel4 provide layer indirection around types.bf shared_types.bf allow bit variant,,
3332,0115ad1d0d7a871d637f8ceb79e37b46f9981249,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-21 10:42:47 +1100, , update version file 2.1.0,,
3333,be67fdb0bc7be530db45c577ad01eaa337546f53,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-20 09:26:11 +1100, , libsel4 move arm object type aarch32 objecttype.h back arm objecttype.h moving section super section object aarch32 mode header caused object order reordered break verification commit undoes either verified refactored different way,,
3334,a7014810956895ebe81a97ea70febfccf002fc67,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-19 05:17:46 +0000,85, merge pull request sel4 sel4 azarrabi sel4 aarch32 master commit modify kconfig makefile aach32 sel4_arch libsel4 update include aarch32 sel4_arch,,
3335,1a1110a0949c76a2d372e2bba6b2526898c51a68,mrzar <azarrabi@nicta.com.au>, 2016-01-15 17:07:44 +1100, , modify kconfig makefile aach32 sel4_arch libsel4 update include aarch32 sel4_arch,,
3336,c3b04449d77e11387b9ae7f543a482b9d8e4a3dc,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-07 15:38:56 +1100, , x86 remove nonexistant iospace syscalls,,
3337,380697ab5cf8cfaa5cb330682faa438d8c82ce5d,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-19 11:30:30 +1100, , fix recent merge master branch,,
3338,93ca3581fc57bb856869be16899068b4fbe8c120,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-19 10:52:25 +1100, , merge branch master arm_hyp conflict include arch arm arch api objecttype.h libsel4 tool src arch arm kernel vspace.c src arch arm object objecttype.c,,
3339,e11bb32f7858a23403929cf3a5be04ab75a2991f,oel Beeren <joel.beeren@nicta.com.au>, 2016-01-18 11:47:21 +1100, , archirq fix x86 invlabel,,
3340,1ff5a552c9c4adc1296641392868917a9775b86e,oel Beeren <joel.beeren@nicta.com.au>, 2016-01-18 10:29:48 +1100, , archirq rename missed label invlabel,,
3341,a6aa7472f318517040d2f58430fb036f68d7234d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-25 18:08:03 +1100, , remove redundant invocation replace mechanism actually decode arch specific irq invocation part selfour 281,,
3342,87bb72c6a28efc5cbcd7955d4af1f4269bdbe338,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-14 17:17:42 +1100, , trivial style,,
3343,e89bb3f37a4952b9bdd902c2346483c29af99d96,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-07 15:45:06 +1100, , x86 avoid packing unpacking ioportout,,
3344,0b88c56246673f92aa263edb8c9a752e301c2fad,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-07 15:12:35 +1100, , x86 add missing check mapping unmapping paging object,,
3345,ff2d59182e466c886ee72fe4f51cadf763a6ddfb,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-27 14:07:32 +1100, , x86 creating asid pool mark untyped object used,,
3346,ae847a7ff0d39e49f911128d8daa7f766416b41c,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-14 16:03:08 +1100, , trivial add new sel4_arch invocation.h file .gitignore,,
3347,2dd0a4d5e1bd6e5a996fbd0d9d1912f189480540,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-13 11:49:21 +1100, , libsel4 explicitly generate number invocation label handle case invocation,,
3348,8b280a07b7052c3a2ed272e3d03783c5b2bb1b3d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-25 17:40:40 +1100, , x86 introduce mode specific unmap remap operation,,
3349,210fc1f3fc516e2ee72b813f9bcfce6134872d66,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-25 17:07:44 +1100, , x86 factor bit specific part fastpath,,
3350,c58098c97a904dceac8d99fc8b4869764a7d1279,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-04 15:16:38 +1100, , x86 factor ia32 specific objecttype code,,
3351,cf6e5c8e1237124ccd00fb5da410a54b2b87386d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-18 16:16:32 +1100, , x86 use typedef vspace root instead void,,
3352,ba2350c0456350843d6e7d57858db8c83bac55c2,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-12 12:01:17 +1100, , x86 fix parse_mem_map exclude physical memory addressable bit system running one,,
3353,0fa6a0cebc553538218489c1f22fcc6b47761047,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-12 11:18:53 +1100, , trivial style,,
3354,da7e068d791ee6bbfb8578668d57aeceb70f42b6,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-12 11:14:14 +1100, , trivial fix printing x86,,
3355,68887cd83679abe96ecdb53fc829289af6382f1a,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-12 10:29:38 +1100, , x86 populate freemem list multiboot mem list multiboot memory list exists may contain single contiguous memory region listed mem_upper therefore use populate complete free memory list exists,,
3356,1399527956e76ae180582c881fa797aef1cec477,anyan Shen <yanyan.shen@nicta.com.au>, 2015-10-19 15:45:34 +1100, , libsel4 use sel4_word avoid packing architecture int machine size,,
3357,e971b9bcafa2d73d310a94ee1793163d6e1de14f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-03 14:33:55 +1000, , libsel4 make force_long_enum actually force long instead int,,
3358,6c6a925233aa613eb747abd1b737896590ee3153,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-12 10:33:16 +1100, , selfour 406 fix message length used sel4_signal libsel4,,
3359,6d573e1797830f04f9722fb46fa2aa7376c118ed,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-19 14:55:58 +1100, , x86 move unmappage currently called twice unmappage behind guard performs invalidate active vspace one contains mapping second time end unmappage without guard commit remove unguarded version replaces guarded one earlier function,,
3360,933bd8b00a3d0eb0166f34123fd41d7c1e82c4e3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-11 16:49:32 +1100, , x86 add kpptr_to_paddr commit introduces idea kpptr simply address kernel symbol allows future two different translation pointer physical address one kernel symbol one memory,,
3361,486a80fe789a01802b296b951ae1cd89d18ebc1c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-23 15:46:20 +1100, , x86 mark boot_code,,
3362,e13c41fa57bfb5a2af6b917f4359e0f91f50f318,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-24 15:45:55 +1100, , x86 use unsigned value domain state verification prefers deal signed number reason signed,,
3363,e2f7cf46380ae5d62462ec97dda06bb0cac51007,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-25 11:58:33 +1100, , x86 implicitly mask virtual address mapping frame mask made call completely redundant removing mask relying check bring x86 line arm behaviour,,
3364,fbc2667fb6c1c6b96122d6249e00ad9e3f41d8f8,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-11 16:38:51 +1100, , trivial fix makefile change dropped merge,,
3365,2dd7b04c4754283501ff0f00ff91300298dcbc4a,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 04:52:40 +0000,59, merge pull request sel4 sel4 adanis sel4 word_size_bits master commit libsel4 allow word_size_bits changed syscall stub generator,,
3366,2be92b88ac71d6fd15f845c268d26593b983806e,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 04:51:36 +0000,61, merge pull request sel4 sel4 adanis sel4 x86_ver master commit x86 remove underscore symbol violation standard x86 move cpu boot_state avoid taking address local variable x86 use string literal violate cparser x86 fix compile assert x86 correct loop verification x86 add user_data_t needed verification,,
3367,545294136b05a63380afd6fedf55ef44cfb8532d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-21 10:00:13 +1000, , libsel4 allow word_size_bits changed syscall stub generator,,
3368,e74123c37b51ada05be30749edf9ad96fa6b3ab0,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-11 14:50:35 +1100, , x86 remove underscore symbol violation standard,,
3369,4222e2c517f74f0350f095d7d7842fb5531d9531,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-11 14:19:42 +1100, , x86 move cpu boot_state avoid taking address local variable,,
3370,f3db33ec268b742081bfb23c3b43cc9cd3e366e2,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-11 12:20:00 +1100, , x86 use string literal violate cparser,,
3371,cbb8e9db49971ae1881521000ab2784cf5f0ba7f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 15:40:24 +1100, , x86 fix compile assert,,
3372,6fd24dd34c25c0d12e6ba3ed946d1468463cc5cd,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 15:39:57 +1100, , x86 correct loop verification,,
3373,650a0f10bc2740eaa6667d4f6c31d6acea3326e5,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 15:38:38 +1100, , x86 add user_data_t needed verification,,
3374,8238b391c084f97a767f6d571454eb6777e71951,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 04:16:12 +0000,24, merge pull request sel4 sel4 mfernandez sel4 4bfffad6 8c14 469d 8790 ea2e8d556805 master commit remove unused clzl macro remove clz indirection via clzl macro remove boot_clzl fix missing include,,
3375,f4cb2f6e9fd88c139dd3e4984fe043d8d2544513,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 03:29:04 +0000,33, merge pull request sel4 sel4 mfernandez sel4 737990ae 9ee8 4acd 8720 26da70a7602d master commit x86 use phys_code abstraction instead explicit section name,,
3376,54fdda0bea4fe797d4e4b1fee033e47889079b03,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 03:28:50 +0000,32, merge pull request sel4 sel4 mfernandez sel4 2aadcc6c 5d97 4cab 82eb d35f8d62b9eb master commit add configuration option disable ansi colour,,
3377,74bc11feac23f91da148e2496edc004df7105fdd,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 03:28:38 +0000,31, merge pull request sel4 sel4 mfernandez sel4 6cba8db4 2bfe 4fdd 93da 8b22840c6227 master commit kconfig adjust default root task cnode size align manual,,
3378,bbb841325a6bcbeeb11384d55e2192525930b352,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 03:26:52 +0000,18, merge pull request sel4 sel4 mfernandez sel4 b9822ce6 bd06 46ac bb43 010e3478ba1f master commit fix make setting actually take effect spurious interrupt reporting,,
3379,9b444eddaba1e7a37fb68e4b6410fe038761b167,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-11 03:26:14 +0000,17, merge pull request sel4 sel4 mfernandez sel4 c7422aa2 0bab 4675 977b 709a7281c3b9 master commit fix comment reference haskell error,,
3380,e619975c0e92170862f1570716509f6343fad58e,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-05 12:41:57 +1100, , selfour 114 make ipc buffer definition accessible kernel,,
3381,d93699c9a33b1c080f34de7d356189e7ddda8e9a,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-05 12:15:58 +1100, , selfour 114 remove duplication adjust naming avoid cparser mangling,,
3382,c7410d235712d96b278e527a5bb05c08a689e023,drian Danis <Adrian.Danis@nicta.com.au>, 2016-01-08 10:35:07 +1100, , make standalone kernel build backwards compatible arm addition sel4_arch,,
3383,44a522dce2c4e4a4478543d20c7e978843bb2ad3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-19 14:35:56 +1000, , libsel4 generate libsel4 definition current arch well sel4_arch,,
3384,a7c7ba2ef8091b16cbab383d231f05e2ebc73c8e,nna Lyons <Anna.Lyons@nicta.com.au>, 2016-01-04 23:19:35 +0000,22, merge pull request sel4 sel4 alyons sel4 fix sanity master commit selfour 244 symlink duplicated file libsel4 kernel rather duplicating remove sanity target result,,
3385,77588998443c6a5536b5af7db8d66480bbc1acf5,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-12-17 12:00:36 +1100, , selfour 244 symlink duplicated file libsel4 kernel rather duplicating remove sanity target result,,
3386,3439c6bd7eec14d899d6834f3418f4650ed9e906,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-29 14:51:33 +1000, , switch root thread cpu initialization done,,
3387,75153a08acdf402c313f4df04e4e6450c1439be6,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-07 15:05:58 +1000, , x86 use constraint inline assembly doe work correctly bit code,,
3388,2f3b3e755c470a525a150a562e2c8599d23cdc78,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-03 17:16:04 +1000, , x86 map one kernel page table user access,,
3389,371a891dc4dd2e9ba39e4b03d83438bf2201befd,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-03 16:44:26 +1000, , x86 move getfaultaddr general hardware.h read_cr2 already specialized machine mode,,
3390,1afedd5382d4ca53de6d9f0948c9fe56de2ed242,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-04 14:42:51 +1100, , x86 add output format linker script,,
3391,c6139ce4af0227eea45be5870fb547b03954c0a1,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 11:43:08 +1000, , x86 rename,,
3392,37cc3bec93886c3947d89875eebebf74a934dd66,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 10:22:14 +1000, , x86 move function c_traps_32 c_traps bit specific,,
3393,59d820a0cc981e74cb7a2db3ad1efa4008513eae,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 10:12:52 +1000, , x86 use standard calling convention instead fastcall measureable benefit using fastcall calling convention one usage location compiler inlining function call making calling convention completely irrelevant,,
3394,1fbe14b45a6f527066665945969c511818164e47,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-01 12:32:56 +1000, , x86 make arithmetic bit trap magic number,,
3395,6cfa8337d4926d5d572a088d09623908ac5a8b1e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 17:40:19 +1000, , x86 make hardware.c bit compatible,,
3396,d827cf33d1406791f15dc68c9a3b84a65487f96e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-22 13:23:11 +1100, , trivial style,,
3397,74f620d1474b1dc9470890221550f2725d394a55,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-29 18:03:03 +1000, , x86 rename faulteip nexteip faultip nextip allow bit independent code,,
3398,2271185e71c626876055f732aeaa78e0f3d693cd,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-21 15:11:18 +1100, , x86 add missing include,,
3399,9227ee88b8cb5713453b324fc8500299aa3acaed,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-22 15:02:33 +1000, , x86 move bit specific initial address space creation vspace_32,,
3400,601cd7ded2cd25d97dd44e954df140ae4dcd28ea,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-18 13:32:37 +1000, , x86 stack rewinding frame definition linker script,,
3401,4e81ed05b0388b807733f6f985a22146e9059582,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 15:19:50 +1100, , x86 extract bit specific vspace function mode vspace.c,,
3402,19620c9395a85635c0cba82e0def6bc492d59648,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-17 16:31:05 +1000, , x86 create bit specific statedata,,
3403,8e15c42921e42be2b80b2645f750fce7238fe231,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-04 15:47:19 +1100, , x86 port iommu change experimental branch change iommu using passthrough device instead directly mapping reserved region needed device,,
3404,878874fb2115da90eca754050ec01ba018a2fc07,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-18 13:58:42 +1100, , x86 use phys_code abstraction instead explicit section name,,
3405,0cb33dec6df40b0e4d4c1e6f2fa646017b26f40f,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-18 12:22:01 +1100, , add configuration option disable ansi colour note default ansi colour enabled behaviour unchanged project update commit make build configuration change,,
3406,99db89f6e04524ae922c6e68464be4dcc7281504,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-18 12:09:09 +1100, , kconfig adjust default root task cnode size align manual default cnode size root task described manual kernel header bit consistent building kernel standalone context sel4 project kconfig default applied mean default cnode size root task set bit building full kernel userspace commit adjusts kconfig default default reduce future confusion,,
3407,b03c6dbf7d0ddc9d59d8a19c6d66633065a741b5,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 18:20:35 +1100, , x86 multi kernel support removed make kernel etc global instead passing around,,
3408,95e7b2c3fa5e56ac3cdf3fbd0786c0439e648a89,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 16:42:04 +1100, , x86 correctly align pdpt,,
3409,8609b3e0f4d2858e6a260e58ee13ff62348dcd10,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 14:36:38 +1100, , trivial fix style,,
3410,646638efee0c1da4006339642d2bdf6e47490eb9,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 18:20:35 +1100, , x86 conditionally compile iommu code use build run time check guarding code ifdef make even cursor testing doe code compile difficult due code hidden pre processor using config_set regular statement performant compiler trivially detect dead code compile time even link symbol referenced dead code block bloat image size,,
3411,5d42d0143e9e516b7793923eee7881a1bd4a6f93,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 18:20:35 +1100, , x86 conditionally compile irq controller code use build run time check guarding code ifdef make even cursor testing doe code compile difficult due code hidden pre processor using config_set regular statement performant compiler trivially detect dead code compile time even link symbol referenced dead code block bloat image size,,
3412,791db5edb95865249a8dc6b10381dc6fd42d7b7e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 03:29:54 +0000,25, merge pull request sel4 sel4 adanis sel4 pae master commit x86 make vspace code definition non static get used pae vspace code libsel4 define different lookup level pae,,
3413,4413fd1be516baeac30f77da8b23c3a9fef0ec07,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 14:03:00 +1100, , x86 make vspace code definition non static get used pae vspace code,,
3414,c2a85cdcb14b4b04619593261a49c310a8f59185,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 14:02:22 +1100, , libsel4 define different lookup level pae,,
3415,4bafc8b54728440b305961fdb0a914cb513b5661,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-17 13:49:10 +1100, , remove unused clzl macro,,
3416,938d5be037b4b95d6aac3be61acd6fb4875c151c,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-17 13:48:35 +1100, , remove clz indirection via clzl macro,,
3417,c58b2a3dc8a268d42ab58df6bbe5f9e681038743,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-17 13:46:42 +1100, , remove boot_clzl function seemed exist sole reason able mark clz operation dont_translate longer necessary underlying clzl function marked dont_translate,,
3418,1c7efe17207771d596a8615e1048bc0c179209df,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-17 13:45:52 +1100, , fix missing include file macro like clzl defined util.h,,
3419,71a45e6b4422cc520f5c4875c1d45c292d63b838,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 15:19:50 +1100, , x86 strip multi kernel support x86 kernel used conflicting planned future feature,,
3420,1c53c3336c95d86028d3a86c1d3c3a035d78e246,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 10:58:55 +1100, , ia32 add includes needed includes got reordered,,
3421,ae84c3846a937752a30e5838aeb2cf2ff8f5057f,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-12-16 23:51:41 +0000,20, merge pull request sel4 sel4 adanis sel4 style master commit trivial style,,
3422,d9ff68e40a55aedfe44b8c5bb68d89472a402ca5,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-16 23:50:31 +0000,14, merge pull request sel4 sel4 adanis sel4 x86_common master commit x86 move general x86 function common header x86 rename constant function x86 prefix instead ia32 prefix x86 make part become bit specific header common,,
3423,9113dfa8e5c15102dc615cfa69e858af9074ad67,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-17 10:49:13 +1100, , trivial style,,
3424,dc3e0d48e222a9afac2a90d7f452c2a3b8eb0984,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-16 23:47:20 +0000,15, merge pull request sel4 sel4 adanis sel4 libsel4 master commit libsel4 always usage ipc buffer invocation selfour 381,,
3425,cfee222e907a6283e70000a34dfb595f05fe85e0,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-16 23:47:00 +0000,16, merge pull request sel4 sel4 adanis sel4 mapping master commit libsel4 add standard way interpreting meaning failedlookup mapping operation,,
3426,59ec7c9a738266ef8cc4f119cebbf6bf6b8d2a62,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-16 12:31:59 +1100, , fix make setting actually take effect spurious interrupt reporting irq_reporting configuration variable documented affect whether undelivered spurious interrupt reported previously affected whether undelivered irqs reported spurious interrupt always reported leading needle uart spam debugging interrupt issue,,
3427,5a6f0c71b8c5353a75f570ae67dc78ca3d6853f3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-16 12:28:14 +1100, , libsel4 add standard way interpreting meaning failedlookup mapping operation,,
3428,0151d78dbd75931ec781d79b58990665392bd9ac,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-12-16 12:29:06 +1100, , fix comment reference haskell error,,
3429,5271925ba54639b849261e652e73ab56ee243fb2,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-16 12:27:32 +1100, , libsel4 always usage ipc buffer invocation selfour 381 currently syscall invocation may throw away error information unretrievable way attempt avoid using ipc buffer,,
3430,6a1d4676a6657a83e0f5c3f76bee0e9af8b658e1,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-15 18:13:41 +1000, , x86 make selection address ndks linker script pae normal paging nicer,,
3431,1b34ed08c85b2d0689b03b19d5beb06e881bd63b,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-15 10:35:09 +1000, , x86 define translating kernel image region definition different base_offset meant apply kernel image portion kernel window assume entire window translated single offset,,
3432,fc27f47f0cbaa72734f820160db768cbaac3a898,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-29 14:57:13 +1000, , x86 move general x86 function common header,,
3433,ef85f94a99ca454a3f79188243bdc59617f00a3a,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 15:19:50 +1100, , x86 rename constant function x86 prefix instead ia32 prefix,,
3434,6729ce782379cbbfe453252ab64264f018612d4c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 15:19:50 +1100, , x86 make part become bit specific header common reason made common begin commit rename file make merges branch might exist easier,,
3435,4056ad404f17abb90fae8ab38fabcb62df654771,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-15 03:42:00 +0000,11, merge pull request sel4 sel4 adanis sel4 apic_init master commit x86 move apic frequency calculation apic init instead initialize paging,,
3436,a0e5db7a2a93f6c236bf3e99aaec5c99da886799,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-12-15 10:42:24 +1100, , add debug functionality print kernel entry reason argument point kernel,,
3437,64aed5370af89e1e1ba751941582125adfca971c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-05 15:02:00 +1000, , x86 move apic frequency calculation apic init instead initialize paging,,
3438,022287c38b23d173767f366cdc7dfba881abbbd7,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 15:09:01 +1000, , x86 minimal change fix previous commit renamed header,,
3439,c597c72fdf5b4f2a5a3aa9865d354196b682b704,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 14:59:51 +1000, , move file contain bit specific code specific mode directory commit broken leaf repository unbuildable state purpose commit commit modification file rename making easier merge change branch,,
3440,fbb4affde76fd52aa64e8a751db0ee2b23c2da78,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 14:53:29 +1000, , x86 make part currently bit specific structure common,,
3441,78e2457e919fb2832609296fc685efc2697a3d96,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 14:52:27 +1000, , minimal modification structure file make repository build,,
3442,bd7f06d2dc1f86e88544891f2e26772276248c88,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-02 14:47:03 +1000, , move structures.bf file contain bit specific code specific mode directory commit broken leaf repository unbuildable state purpose commit commit modification file rename making easier merge change branch,,
3443,1c9d595439f3042769a6f8c25220561a6d5a64fe,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-14 11:51:47 +1100, , x86 add mode include directory ia32 build include directory used split 64bit header allowing common x86 code include mode blah.h,,
3444,198f6c84c33c038b4ce6ab18f4b2c8d61af91dec,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-02 11:42:35 +1000, , x86 move bit specific file mode directory build ia32,,
3445,bc54520676e6e2b2c00e644ae4ec5e9e297b843d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 17:27:26 +1000, , x86 rename vspace_32 vspace_32paging distinguish legacy 32bit paging 32bit kernel versus pae paging 32bit kernel,,
3446,de9a8be7fd6b3feb5a52876dd0360b8e4bdd8b4f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 14:33:53 +1100, , rearrange makefile export set different architecture sub makefiles included processed,,
3447,1bb2e6024b0ab8b39bdbc98ec8accec602c8cb67,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 14:35:20 +1100, , generalize bit build,,
3448,235aafb3ddba795db5cd06d22551c0b24dfe1886,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 06:20:35 +0000,9, merge pull request sel4 sel4 adanis sel4 clz master commit arm use clzl instead clz,,
3449,4b3d93339a0baefe0f1947daa712d0fcca0fd527,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 17:11:51 +1100, , arm use clzl instead clz,,
3450,b8055f506ae02a302f6db2834edfd8ca80f403e5,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 06:08:13 +0000,7, merge pull request sel4 sel4 adanis sel4 fix master commit trivial style update printf loop counter type changed libsel4 use sel4_word object type update sanity script match word_t sel4_word,,
3451,5c94db40d7de3441816a5ba100c7b953bdb48a78,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-12-10 05:57:30 +0000,5, merge pull request sel4 sel4 awondo sel4 master master commit small manual fix deprecated 2.0.0,,
3452,994c22dd1331dfe82b410a24039d3c9725abd2f2,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 16:09:39 +1100, , trivial style,,
3453,23680851da45d6e8ecfff82c4402dcc42900d95d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 16:09:27 +1100, , update printf loop counter type changed,,
3454,0e3afb487bd5db79b57e7c8d612aa0775ab746a6,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 16:08:39 +1100, , libsel4 use sel4_word object type update sanity script match word_t sel4_word,,
3455,9d7f917dd1580329879ccfa57824c110c08fe68e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 04:35:54 +0000,6, merge pull request sel4 sel4 jbeeren sel4 conversion master commit commits conversion fixed hardcoded spec rule clzl conversion fix stray unsigned int size conversion standardised type length arm conversion fixed unnecessary word_t change conversion uncommit auxupd change conversion fixed bitfield generator clz spec change additional int word_t due interraction parser ease verification unsigned int word_t rename uint32_t word_t relevant place rename ctz clz function long variant change parameter uint32_t word_t make compatible bit x86 reword type variable name bit agnostic x86 make acpi madt parsing bit compatible x86 make capdl.c code word size agnostic make cspace address walking bit agnostic make utility function 64bit friendly cast word_t instead int compatible bit application x86 cast appropriate word_t type support bit use word_t zombie pointer bit compatible change type uint32_t word_t 64bit agnostic change casting int long compatible bit compilation ...,,
3456,f273ae7f2c3503d5da6a7edc2381e968610ec767,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-10 01:25:23 +0000,3, merge pull request sel4 sel4 rkumar2 sel4 libsel4 master commit libsel4 generate non inlined syscall invocation,,
3457,84fb0dcdfea8ef9e71a2dd766be3adb6d1ef1c23,oel Beeren <joel.beeren@nicta.com.au>, 2015-12-09 17:48:46 +1100, , conversion fixed hardcoded spec rule clzl,,
3458,a0c228c9531c916e149cbbaa6c74fcdc67d8e7f5,oel Beeren <joel.beeren@nicta.com.au>, 2015-12-09 17:01:47 +1100, , conversion fix stray unsigned int size,,
3459,8b627544021502955f205bdd04799842ee3e2487,oel Beeren <joel.beeren@nicta.com.au>, 2015-12-09 16:01:14 +1100, , conversion standardised type length arm,,
3460,912089fac52af56609d120fbe526283ccdb0b440,oel Beeren <joel.beeren@nicta.com.au>, 2015-12-09 13:37:03 +1100, , conversion fixed unnecessary word_t change,,
3461,063e04877c653cb3a12877ab63001321c0938049,oel Beeren <joel.beeren@nicta.com.au>, 2015-12-08 17:33:00 +1100, , conversion uncommit auxupd change,,
3462,94b0216258fcb7ee8a954d8b362619067f549aa1,oel Beeren <joel.beeren@nicta.com.au>, 2015-12-08 17:31:35 +1100, , conversion fixed bitfield generator clz spec,,
3463,171824f7b726ea6423811608ca650c625a84e331,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-08 17:26:28 +1100, , change additional int word_t due interraction parser ease verification,,
3464,0ecff9f393ee2f5f447f17b66ecb40fc6a983788,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-10 14:39:20 +1100, , unsigned int word_t,,
3465,2d61910e0f8f293a70acf5e1fbd968a7b087019f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-10 14:14:42 +1100, , rename uint32_t word_t relevant place,,
3466,e3e9780a27b193e1b44347b012bd1a278d150301,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-29 15:27:06 +1000, , rename ctz clz function long variant change parameter uint32_t word_t make compatible bit,,
3467,6c17ebe7f40d87141b452dfe1af2b24b7f257b0b,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 11:40:56 +1000, , x86 reword type variable name bit agnostic,,
3468,41afdff7d3fde3ec02ced87860092099693f0598,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-12 17:38:15 +1000, , x86 make acpi madt parsing bit compatible,,
3469,2b48c688606dfe8b26e2435f05a5ea209f6f96f0,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 17:38:10 +1000, , x86 make capdl.c code word size agnostic,,
3470,9f2d5219793659acdc49d771b74e325c5bb6774e,anyan Shen <yanyan.shen@nicta.com.au>, 2015-10-19 16:39:01 +1100, , make cspace address walking bit agnostic,,
3471,3ef267618d95f55638e8caf6ab2b0224ba9a6f88,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 17:52:01 +1000, , make utility function 64bit friendly,,
3472,e2c6dbca3fa3eed26ba4546494b0c639e27d2496,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 13:39:19 +1100, , cast word_t instead int compatible bit application,,
3473,6ba40634270b257935af363ec099689f27d98c15,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 17:20:57 +1000, , x86 cast appropriate word_t type support bit,,
3474,d58d4f3e871a59e5df61c03f3fae9887d4ea9ad6,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-26 16:16:02 +1000, , use word_t zombie pointer bit compatible,,
3475,6474aceaf0e23ec86d4e1b77b394215d6dd0aa7d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 17:43:02 +1000, , change type uint32_t word_t 64bit agnostic,,
3476,fee26a8816e6624ec85da38a4be3c33b9d834daa,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-03 11:39:38 +1000, , change casting int long compatible bit compilation,,
3477,617df4a723b87b5791a70ebac4531b4afff34a44,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-04 12:16:11 +1100, , rationalize standard type commit aim rationalize represent different type compatiblity arm x86 well bit code choice made declare uint32_t type int allows uint32_t declared consistently across bit least gcc word_t type declared using long uint32_t uint64_t allow word_t backed type bit type want declared size native word get declared term word_t,,
3478,dbe3e41a885fd5c43a1f251beb1f45a4cb110f66,amana Kumar <Ramana.Kumar@nicta.com.au>, 2015-12-09 15:41:25 +1100, , libsel4 generate non inlined syscall invocation performing verification libsel4 syscall invocation need inlined provides somewhat hacky way,,
3479,cc380811202c0dfd9c5eeb517eda6ebb833c465c,ddo Wondo <addo.wondo@nicta.com.au>, 2015-12-09 14:30:58 +1100, , small manual fix deprecated 2.0.0,,
3480,142627ade0e20f0d380fd51bda7a3d0d0db2288b,erwin Klein <gerwin.klein@nicta.com.au>, 2015-12-03 15:54:53 +1100, , terminology updated two async straggler comment,,
3481,7bb064ab2bf7324454bdd79f0882ed1fbfe2040f,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-12-03 10:37:20 +1100, , removed whitespace difference kernel user objecttype.h,,
3482,9aa705946523ffb47cf83c8581577858fed2cc03,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-02 17:34:12 +1100, , merge remote tracking branch local master head,,
3483,a079bd608477d79cdbc313b7c1131b65ae97c0cc,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-02 17:33:40 +1100, , merge commit head conflict include arch arm arch object structures.h,,
3484,460c87ddf3066ec326bf0cddc822c83ed1f5eeea,drian Danis <Adrian.Danis@nicta.com.au>, 2015-12-02 17:13:07 +1100, , merge commit head,,
3485,63ee2b127b9a2831a10f090979751cd7b8c23593,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-29 14:50:05 +1000, , modify sanity script ignostic difference sel4_uintxx type uintxx_t type,,
3486,9f19b8668ad2e067523547da12cd1de712c635d0,nna Lyons <Anna.Lyons@nicta.com.au>, 2014-07-24 12:17:13 +1000, , add sanity check make sure constant shared kernel user,,
3487,7d3622f098491ac7752c6b456d901d957b6b6b1e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-26 17:25:36 +1000, , bitfield correct assertion using sign extended base,,
3488,d685d7f1fedd8fc5a0f1dd894f54853361a64dfe,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 11:39:14 +1100, , use wordbits instead constant,,
3489,d89678f271f139ae3fd00f616c28305d0740bebc,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-07 09:45:50 +1000, , x86 use generic x86 switch possible add arch_x86 define performing standalone kernel build use arch_x86 place arch_ia32 place actually ia32 specific,,
3490,72b4dbb7f61c10de0921351a906f45ded1134581,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-12-01 12:18:39 +1100, , final patch lookupslot variant,,
3491,9785c977670f3ee38ab96a370ebf9f2b5b213c78,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-11-24 15:32:20 +1100, , hopefully final array change fastpath variant loop doe thing order need locateslotcap early order make sure assertion available unconditionally,,
3492,3d423689a96f63e8ea13f1e5a1f78b9f5073c2b1,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-10-22 15:45:18 +1100, , add gscnode assertion locateslot clarify split locateslot operation locateslotcnode check indeed cnode present locateslottcb doe also add alias use cnode pointer immediately grabbed cnode cap irq node treated specially proof every level another variant avoids checking new assertion retype time ensure retyping either remove cnode array preserve cut done assertion trivial prove abstract spec cnode array single object painful elsewhere,,
3493,7f08b8a53416a07ffc9f0c47709839c1055e84f7,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-10-13 00:08:58 +1100, , create array type retype auxupds,,
3494,3ec88b49f2c827f8072a345fe270ef3f98413bee,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-12-01 10:12:36 +1100, , correct manual version add version code top level,,
3495,ddc1ce7e90fd092581ce323d53062cbd43cffa65,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-12-01 12:13:03 +1100, , selfour 365 libsel4 use compile time offset instead hard coding offset,,
3496,827819f79b56b5336c194c876e97ebe2021beb02,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-11-30 15:05:55 +1100, , trivial add constant number cap passed initial thread,,
3497,6ef0b35313160c65a8c566201e4b4544078abd3c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-27 14:39:19 +1100, , x86 add missing case pdpt object,,
3498,a99a10408d529289898edaad6cf044e62963306e,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-11-10 14:06:38 +1100, , selfour 279 rename wait recv add wrapper sel4_poll sel4_wait notification object commit deprecates sel4_replywait remove sel4_nbwait completely change return type sel4_wait void sel4_wait used notification object sel4_recv used sel4_wait used previously endpoint,,
3499,ab4fa442364caf58f52a5f75fdc1ad1f0988bf1b,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-11-19 17:17:41 +1100, , arm replace various direct use __attribute__ util.h abstraction use abstraction aid compiler portability single place kernel need adapted commit intended affect either verification generated code,,
3500,5554954bb4b385771ccca11e9630686f8233fff3,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-11-19 17:15:45 +1100, , x86 replace various direct use __attribute__ util.h abstraction use abstraction aid compiler portability single place kernel need adapted commit intended affect either verification generated code,,
3501,affb802b85090d0386be52d90190f772efdab6d9,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-11-19 17:14:49 +1100, , add fastcall abstraction util.h change effect verification generated code,,
3502,1ea0c2c6a73a9b52ced1f0c4f03a1266e6e64154,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-11-17 16:24:24 +1100, , replaced async endpoint notification comment error message,,
3503,a72e0468e352e7ef6c954d6205b4990b47696abd,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-10 16:44:29 +1100, , move object size definition arch specific header size object considered common constant different upcoming bit port,,
3504,c75b3158d8b9c8f75b617b819247b7813013ac58,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 14:12:21 +1100, , fix definition tcb_name_length make correct previous definition tcb_name_length assumed tcb split evenly cnode region rest calculating size rest using size cnode region actual fact cnode region might smaller making size rest size total tcb block size minus cnode size max name length therefore region minus size tcb_t,,
3505,458a06a9052829c5931a41b341b91ed5b1fe1366,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-11-13 12:16:46 +1100, , makefile echo file removal prior commit removal file echoed make clean quite confusing especially hidden removed file name echoed one e.g syscall.h commit hide nothing removal,,
3506,d7b1554640bf5c2406ee12287bd5b2858b818268,nna Lyons <anna.lyons@nicta.com.au>, 2015-11-11 11:21:19 +1100,181, merge pull request 181 mfernandez f4c5d9df d6ab 46a1 b597 0bd93d156e9d arm swap direct use visible macro,,
3507,d82ba3d5ac7b171f091bde72a5f42999dbad62ca,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-11-11 11:13:25 +1100, , arm swap direct use visible macro commit fix one instance visible macro used tag function use macro make easier switch non gnu compiler providing alternative syntax,,
3508,4db6ec7afb9730d487d894a34c252fd6019ffe8f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-10 17:33:19 +1100, , always compile_assert enabled compile assert runtime image size overhead reason enabled commit address selfour 289,,
3509,345456548f8297de65b304d0776bea1b51c28f82,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-10-22 18:16:45 +1100, , haskell fix typo,,
3510,052feb222e2568154484fe87c73484c9173940ad,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-11-10 14:07:25 +1100, , trivial move sel4_notify deprecated.h,,
3511,dc147f8d3d11a4b975ee4e3aa02fcc13893562bf,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-10-28 11:03:24 +1100, , arm fix uninitialised variable commit fix two function branch default case switch statement return uninitialised value,,
3512,74f66d20b1a84baf5b9513a23e544bba612799fd,erwin Klein <gerwin.klein@nicta.com.au>, 2015-11-09 20:42:28 +0100, , logo without disclaimer,,
3513,88d73db06c327d45b6405f1ad5b94a0319f5921d,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-16 15:55:34 +1100, , refactor tcb_t remove duplication x86 arm header file,,
3514,54603123e613bd81abc92793b75e459fb1d628eb,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-20 09:55:03 +1100, , selfour 317 rename async endpoint notification object fallout,,
3515,5d64d156f47c20ae049c0c854797291436f84021,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-09 15:01:08 +1100, , correct makefile commit makefile proior incorrectly commented commit fix commenting resulting incorrect comment,,
3516,d342e9b05de61a49bc6d0bdf546d12cb4b62b620,atthew Fernandez <matthew.fernandez@gmail.com>, 2015-11-09 08:08:58 +1100, , arm a15 remove statement effect look like statement suppress unused function warning accidentally got shuffled inside ifdef change effect verification,,
3517,f6ae69f0f0ccd0c42eefd2b8b012e1420843d2ae,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 14:22:03 +1100, , use autoconf generated header standalone kernel build configuring standalone kernel build used verification done completely different way kernel configured project build kernel gain additional option becomes difficult maintain standalone kernel build without tediously exporting additional option tedious work autoconf.h meant address new configuration strategy requires include plat plat autoconf.h file exist platform want hae standalone build performed configuration also becomes verified configuration make clear project build kernel verified configuration,,
3518,f32a1d75dcc3442ff5e33ac9110a2f6f2d75d1ba,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-06 16:36:00 +1100, , x86 fix printing ioapic enabled,,
3519,aef03c325eb36146cc869b0625922729939d5d9e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-11-02 15:42:00 +1100, , libsel4 restrict syscall stub compilation withmrs variant syscall stub known broken arm gcc commit prevents generation usage stub set common tool configuration option due limitation specifying kconfig constraint preserve existing meaning kconfig variable config variable duplicated two variant one use user free pick either one hidden selection forced also prevent sub option appearing libsel4 submenu change libsel4 true menu instead menuconfig commit close selfour 187,,
3520,bd8954289df1973344fac59ae24d80bf781ae757,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-10-28 11:12:53 +1100, , arm remove use implicit pseudo instruction assembly commit swap instruction permissively accepted gas correct formulation example mov used bit immediate though support bit immediate gas let much misuse slide treat instruction like mov pseudo instruction though strict assembler reject commit replaces instance ldr correct pseudo instruction,,
3521,8743737daeaabf84a467a39f7d8ac92479ce11ae,drian Danis <Adrian.Danis@nicta.com.au>, 2015-10-23 15:02:53 +1100, , use const instead pure thread function function read global state fit within subset pure declared const,,
3522,97f49bfc1bd0c1aec07b9ad2ffcc2d4e12477107,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-10-22 17:56:30 +1100, , manual fix documented return type nbwait,,
3523,7a16bdc1105f89d4c87ae5735ab7b5c54fcd1740,afal Kolanski <rafal.kolanski@nicta.com.au>, 2015-07-20 18:05:44 +1000, , priority bitmap update haskell,,
3524,991d7afbd57628cfe08563cf078366ecc10acdb2,afal Kolanski <rafal.kolanski@nicta.com.au>, 2015-09-30 08:29:19 +1000, , wrap __builtin_clz parser verification create new function clz invokes __builtin_clz tell parser try translate dont_translate instead trust spec provide fnspec modifies squashed fix anna lyon rearrange clz util.h __builtin__clz __builtin_clz,,
3525,947135a7ad64f58713c70058e32213cdb3a01023,afal Kolanski <rafal.kolanski@nicta.com.au>, 2015-10-16 20:07:57 +1100, , choosethread favour else clause explicit return easier proof,,
3526,62727e30a2f737d60bbacfc69eb0bf4defca1fbd,tephen Sherratt <stephen.sherratt@nicta.com.au>, 2015-06-16 10:14:14 +1000, , using bitfields track priority exist non empty ready queue background sel4 organizes thread ready queue one domain priority level ready queue given domain priority combination found indexing array ksreadyqueues domain num_priorities priority current scheduler implementation find non empty ready queue maximum priority current domain sel4 iterates ksreadyqueues starting element corresponding current domain maximum possible priority decrementing priority non empty queue found problematic case ready thread low priority iterating many element array effectively flush cache change patch patch replaces iteration lookup table bitfields per domain using bitfields allows kernel determine highest priority level non empty ready queue current domain counting leading zero bitfields remove negative cache effect iterating array implementation detail domain multilevel table bitfields maintained store priority level within domain exist ready thread bit architecture top level table bit bitfield ith bit set least priority level non empty ready queue position bit bitfield used index second level table array bit bitfields ith bit jth bitfield array set indicates priority level non empty ready queue,,
3527,c99c1b79a0cc79d1a151ad9e415da1e82b0c32bc,tephen Sherratt <stephen.sherratt@nicta.com.au>, 2015-06-16 10:10:37 +1000, , added wordradix constant x86 kernel,,
3528,d9802d179fd5c72e6180cb82be8bfde8bf570f50,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-09 16:02:41 +1100, , add sel4_nbwait non blocking wait notification endpoint,,
3529,e17727acab27ad95fad713e686bfef2beed5d7e5,nna Lyons <anna.lyons@nicta.com.au>, 2015-10-19 19:31:24 +1100,161, merge pull request 161 szhuang arm_hyp update size tcb structure,,
3530,73a7410638a154cc9db53b98553535f0e9cedb6e,iwei Zhuang <siwei.zhuang@nicta.com.au>, 2015-10-19 17:33:41 +1100, , update size tcb structure,,
3531,9d909f743a782b90455d0c210a1e401b68311957,iwei Zhuang <siwei.zhuang@nicta.com.au>, 2015-10-16 14:41:36 +1100, , merge remote tracking branch sel4 master arm_hyp conflict include arch arm arch api constants.h libsel4 arch_include arm sel4 arch types.h src fastpath fastpath.c src plat exynos5 machine hardware.c,,
3532,f0117db55e3d8ff43364f960d0289425c71cd033,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-14 14:15:15 +1100, , add plat constant standalone kernel build fix arm standalone build,,
3533,a061d1733284df4429fd8a50d9af6a6d9b78f1d1,erwin Klein <gerwin.klein@nicta.com.au>, 2015-10-14 10:01:39 +1100, , contributor,,
3534,f2a011fa671b444aff69072ac5012643d4076d82,erwin Klein <gerwin.klein@nicta.com.au>, 2015-10-14 09:46:01 +1100, , update sel4.systems link contributing page moved,,
3535,934244b7c8045fbaaaf626ca2b327018dae2d7ac,erwin Klein <gerwin.klein@nicta.com.au>, 2015-10-14 09:43:24 +1100, , update readme link reported watbe http github.com sel4 sel4 issue,,
3536,cf74a860e4663604f4c8155b192f0336ecfbb965,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-13 17:37:00 +1100, , add missing,,
3537,9e41b2c3513fdc038e77097bb3172f0082113e06,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-13 17:34:21 +1100, , update ldflags ia32 kernel build latest,,
3538,277c664356653ac5665d9279396178472355951b,nna Lyons <anna.lyons@nicta.com.au>, 2015-10-13 15:31:47 +1100,154, merge pull request 154 alyons compile asserts add compile asserts check object size expect,,
3539,1fecec2560638a51ad6b27903afc20c358c0fc0d,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-09 16:18:40 +1100, , add compile asserts check object size expect,,
3540,0489e00f88f69e73c5d04ad53c7cae598f10de08,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-13 15:08:21 +1100, , add x86,,
3541,7cfcfd1f27166c60db768e90450f79674c9a6857,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-13 15:08:08 +1100, , trivial fix typo x86 definition sel4_signal,,
3542,66e38074b8b39e7b20098a3a5e335b3535c178cd,nna Lyons <anna.lyons@nicta.com.au>, 2015-10-13 13:40:21 +1100,156, merge pull request 156 alyons aep notification aep notifcation deprecate old api syscalls function constant ...,,
3543,79be32ace2f1efa940585e235af3d40ab0b17471,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-13 11:20:10 +1100, , aep notification deprecate old api syscalls function constant refer aep introduce new one refer notification,,
3544,adf83bc78abcacd7d67ebe06133d04856a41fece,erwin Klein <gerwin.klein@nicta.com.au>, 2015-10-13 11:45:52 +1100, , manual sel4_notify sel4_signal clarification clarified description sender param wait replywait updated name sel4_notify api reference message word removed sel4_signal clarified unbadged badged behaviour sel4_signal prevent hyphenation inside sel4_signal,,
3545,386337a90fd38514b50aae4baf0729f9cff8a7e2,ernot Heiser <gernot@nicta.com.au>, 2015-08-17 18:28:55 +1000, , manual notification signalling terminology terminology clarification synchronous endpoint endpoint asynchronous endpoint notification notification object notify signal also minor language edits,,
3546,0b120cdb6a17eacf8f0ecc6280752477749d3cb5,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-09 16:04:20 +1100, , fix typo manual,,
3547,1f41b57a250707b0baf9b28aad27663bf05246ca,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-09 16:00:29 +1100, , fix haskell kernel build,,
3548,97042a0f07380ba28284b752f4c1f891bb618146,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-18 15:02:41 +1000, , introduce notification binding new feature allows tcb bound single asynchronous endpoint,,
3549,a20d0cfa5859dbe152bb0113c1ba471dcf763f0a,nna Lyons <anna.lyons@nicta.com.au>, 2015-10-09 10:40:13 +1100,149, merge pull request 149 ssherratt documentation manual clarification behaviour tcb_ read write register,,
3550,52dbcd6ab085c76576dcadcc68fe5dca97d6885c,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-01 16:54:45 +1000, , one last format string,,
3551,72826dba2c1294d82c7d4fcdad14e2ddf687d59e,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-01 16:51:28 +1000, , fix iommu part x86 build,,
3552,77a6b79ac17856f5bb5fc5fb370af23353500992,nna Lyons <anna.lyons@nicta.com.au>, 2015-10-01 16:48:13 +1000,151, merge pull request 151 alyons format2 fix ia32 build,,
3553,c32d4532432ecd2f7448078bde8208ce6d2a23b5,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-01 16:23:07 +1000, , add support kprintf return format supported,,
3554,40f27ac9be4592d322c06f5c7938ba3f40d0acec,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-10-01 16:22:41 +1000, , fix format string x86,,
3555,d96fc1c250b3511ed98ae37a27e182321c6f6614,tephen Sherratt <stephen.sherratt@nicta.com.au>, 2015-09-30 17:08:35 +1000, , manual clarification behaviour tcb_ read write register,,
3556,67f95c633c8814a214c7053266869c10f93ef1b3,nna Lyons <anna.lyons@nicta.com.au>, 2015-09-30 14:40:55 +1000,146, merge pull request 146 adanis may_alias inform compiler writes memzero may alias memory,,
3557,dabc2d9449cdec8e9c69a2e1146268b4c1e5712e,nna Lyons <anna.lyons@nicta.com.au>, 2015-09-30 14:40:09 +1000,148, merge pull request 148 alyons format generate warning incorrect format string kprintf,,
3558,07a7f4c42ee97d32041ff81a28ab9004ee058be5,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-09-29 16:35:59 +1000, , generate warning incorrect format string kprintf bring stdint.h inline x86 arm fix format string consequence,,
3559,b039ba17cfa58da82182456905493285ee9e6cc4,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-09-15 17:10:45 +1000, , refactor kconfigs fix library menu display library configs longer swallowed previous library,,
3560,0625f85faf5742b046e8dd3e0b207fd34a9c6c18,drian Danis <Adrian.Danis@nicta.com.au>, 2015-09-10 15:21:21 +1000, , inform compiler writes memzero may alias memory,,
3561,6a2aae12c223924d3b133162c87dab664ad9419e,nna Lyons <anna.lyons@nicta.com.au>, 2015-09-08 15:30:32 +1000,143, merge pull request 143 ssherratt style trivial style,,
3562,32d112a664fc93927f1f6523af1beda81e1def88,tephen Sherratt <stephen.sherratt@nicta.com.au>, 2015-09-08 15:05:51 +1000, , trivial style,,
3563,b97baf653bac118ccd186c51574baf8829cbd5c3,nna Lyons <anna.lyons@nicta.com.au>, 2015-09-08 14:22:48 +1000,142, merge pull request 142 ssherratt features2 features2,,
3564,0a2340c3e8bc27bca8c45586e599ab7b70232951,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-09-08 12:14:17 +1000, , trivial style,,
3565,4b3ac0e8e778a283a69789ab2b67cb84c58af73c,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-09-08 12:13:58 +1000, , surrounding benchmarking definition,,
3566,259f0a47f9772f65dcd14afb50df824810e4d00b,nna Lyons <anna.lyons@nicta.com.au>, 2015-09-08 11:20:58 +1000,140, merge pull request 140 ssherratt features2 added support using multiple tracepoints time,,
3567,135bdbbfbd30019873342f2a9d4888d0fb59baef,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-09-04 15:59:46 +1000, , libsel4 tool fix remove incorrect usage message,,
3568,47c1bee59099d651c907b96e9ebe48907ee029ff,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-09-04 15:58:44 +1000, , tool remove unnecessary python import,,
3569,e82953a19457e1efa82da45254edc8ccb7d291e6,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-09-02 12:36:58 +1000, , removed config option check ifdef replaced,,
3570,bea651d6c295d53ac7d9f97611dacf33b7d4977a,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-09-02 17:05:11 +1000, , config section syscall.xml file take condition passed,,
3571,4c2554dcc9d8f699c8a6fbd08a0d56fa3808163d,tephen Sherratt <Stephen.Sherratt@nicta.com.au>, 2015-08-26 18:58:44 +1000, , added support using multiple tracepoints time,,
3572,8c1fd072c469c77a4dff8dcfb28f3bde8555b2be,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-08-26 10:04:04 +1000, , manual fix typo,,
3573,42bdacb26a23300613b7e5007d16889067230c11,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-25 12:10:13 +1000, , ia32 add arch_ia32 define performing standalone kernel build,,
3574,133476eff152169b273cce542195a276aafad0b3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-24 11:21:40 +1000, , arm define slowpath even fastpath disabled fastpath disabled linker determine function used omit need hide compilation process,,
3575,82cd34da4ea68832a3829d955301ad4f848688ee,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-25 11:58:07 +1000, , ia32 disable permission map tss bitmap base address need set higher tss segment limit order disable bitmap completely want bitmap disabled prevents user port access currently port sizeof tss_t usable,,
3576,fbab849b8093b2b39a3a9ecb973b49d67ee5faf1,ernot Heiser <gernot@nicta.com.au>, 2015-08-21 09:53:47 +1000, , revert terminology fix aep notification etc draft review committed wrong branch reverts commit,,
3577,71874a2d9c987497ef862f19b4393e92e0d2e262,ernot Heiser <gernot@nicta.com.au>, 2015-08-21 09:53:18 +1000, , revert aep notification completed commit committed wrong branch reverts commit,,
3578,50810ac44a4f90f07cfe1aba6f8bf14c30f1d85d,ernot Heiser <gernot@nicta.com.au>, 2015-08-21 09:30:59 +1000, , aep notification completed commit forgotten bear git newbie ...,,
3579,1c2535c491044ada9bad3c8343d58bae839855cf,ernot Heiser <gernot@nicta.com.au>, 2015-08-21 09:26:21 +1000, , terminology fix aep notification etc draft review consistently replaced asynchronous endpoint various guise notification notify signal removed refernces notification asynchronous well removing synchronous emphasis ipc existed solely contrast notification review thus comment highlighting major change unresolved detail,,
3580,95d1adb8ce9f2ddfe844e2caac50d94a2535ffc6,ernot Heiser <gernot@nicta.com.au>, 2015-08-18 07:50:59 +1000, , manual draft,,
3581,e15170f02677d32a259c08636b68fbd9c50596d8,ernot Heiser <gernot@nicta.com.au>, 2015-08-17 18:39:20 +1000, , manual added missing file,,
3582,427c477135d20e9d69349613c4aff9851a1c9574,ernot Heiser <gernot@nicta.com.au>, 2015-08-17 18:28:55 +1000, , manual purely cosmetic change improved wording,,
3583,f2b2301aa213dfef714c0af60950f842e5e878ed,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-12 14:35:20 +1000, , refactor arm ia32 fastpath use common code base,,
3584,aec0466e92ea262a93289126aeb8051f633a1b3b,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-17 16:33:40 +1000, , add define arch_arm building standalone,,
3585,6099816785840fd1c88a0906e1cbee1682ef1a7c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-11 04:21:34 +1000, , x86 mark page directory stack externally visible stack referenced assembly file set visible linker may throw away observed problem building fwhole program optimization,,
3586,fac1d667f695d8c51d1d5790031d58f8df7251b7,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-03 16:51:37 +1000, , pc99 use remapped rsdt header parsing dmar,,
3587,e4d70688cb0b32d7f537cc588b78183796bdb078,drian Danis <Adrian.Danis@nicta.com.au>, 2015-08-03 11:11:12 +1000, , remove obselete kconifg default,,
3588,ec78890001ce878a14b931ebf2eb8da25ad308ef,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-07-24 17:06:33 +1000, , xintroduce release_printf allows renamed printf release_printf used release build kernel userful debugging test fail release build kernel,,
3589,686002013795322accf6b8149296dff27da14f7d,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-07-28 16:38:42 +1000, , merge branch master sel4 sel4 arm_hyp conflict include arch arm arch object structures.bf include arch arm arch object structures.h include arch arm armv armv7 armv fastpath.h src arch arm armv armv7 src arch arm fastpath fastpath.c src arch arm kernel vspace.c src plat exynos_common mct.c,,
3590,174635267359bbbd886c43a66f5ba74de672128d,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-07-30 11:09:14 +1000, , fix syscall stub gen shift size type type outputting double word value,,
3591,c8e4f9bd080d928b10843953e172d7fb2630073f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-28 15:22:00 +1000, , correctly generate bit type unmarshalling code introduced changeset hard coded size type replaced indirection corrects case uint64_t replaced corresponding type argument list resulting argument processing string,,
3592,3481b9b22e5076a7ff0e3e5b356460c52accfc49,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-28 14:37:52 +1000, , restrict range 256 assumption priority fitting single byte,,
3593,e5889867976aa2283a9585145b26ed3f65cc4abb,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-27 09:29:36 +1000, , use defining sel4_maxprio fix selfour 261,,
3594,3a015efea95d421875a224dd613fd9d339bca548,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-07-27 11:32:16 +1000, , trivial remove unnecessary includes,,
3595,311c9d7b11ed16ebf34ab977c24ae37e3033894e,kroh <Alexander.Kroh@nicta.com.au>, 2015-07-27 18:35:39 +1000, , exynos4 enlarge pmu device region,,
3596,f15814b73fb33652b534590776d2faff23a4f57b,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-27 11:48:53 +1000, , libsel4 remove old stdint include,,
3597,e122bed139cc1d5981135e191cfc3fad1e579650,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-27 10:07:56 +1000, , merge branch libsel4 libc dependency http github.com winksaville sel4 master,,
3598,f15959a737706a348c388a43e3f0cd801a9721b8,oel Beeren <joel.beeren@nicta.com.au>, 2015-07-15 12:18:11 +1000, , selfour 220 delete reply cap waiting sync endpoint,,
3599,91c474cb9543a50cdd4c1c8d0c1213e5e5ec9d89,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-21 09:40:06 +1000, , merge commit arm_hyp conflict include arch arm arch object structures.h src arch arm kernel thread.c,,
3600,25155caff36521819ddf51885f3c68043aa3343a,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-07-15 14:02:37 +1000, , haskell add assertion irq handler cap know abstract invariant must async endpoint cap null cap knowable haskell asserting,,
3601,9001e413d70cf5fc33170a7aa7d3c97822610b80,drian Danis <Adrian.Danis@nicta.com.au>, 2015-07-14 16:02:14 +1000, , trivial fix style,,
3602,c3dec902241c0d1f3da96bf17cdc3cdf400440c4,homas Sewell <thomas.sewell@nicta.com.au>, 2015-07-14 15:48:31 +1000, , fix style unused variable warning,,
3603,0512188b869909df00bb32149e907b73daaabc59,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-07-14 14:39:09 +1000, , fix minor haskell issue need careful operation ambiguous haskell well defined resulting isabelle import,,
3604,59ea0fe460995ce4bd1272769d66aeacf9622745,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-07-13 14:39:08 +1000, , assertion lean abstract refinement prove caller cap must reply cap frame mapped arbitrary address space backed cap without appealing abstract invariant mean yet assertion haskell work abstract haskell refinement,,
3605,dcf9707ac9d92f85612b9007dba4c1654e5039f2,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-07-09 10:21:31 +1000, , immediate bugfix,,
3606,d629f07efecfcd67ade26f399b8a674a8a4b825a,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-07-08 16:20:52 +1000, , new assertion mapping size flushed,,
3607,fd1c946c7253fc7660c1509a8171d0c8926811f5,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-07-02 15:31:02 +1000, , adjust syntax new isabelle,,
3608,0b162d7d3f100bb510d1dcfc92dc6f65dac95d65,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-05-15 11:41:13 +1000, , weaken cap_async_cap ctedeleteone assertion true interrupt node must contain async endpoint cap never proved relevant invariant change much,,
3609,d0525de68c0253838da2560f6381b103373d544b,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-05-15 11:39:52 +1000, , strengthen doreplytransfer ctedeleteone assertion,,
3610,67d8d041de0c435a1cc59ef8c237be6e39beb1c6,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-05-15 11:38:40 +1000, , ghost assertion max object size,,
3611,b0e9e46804d1cf4fa4ce15b2dec665a46024e813,homas Sewell <Thomas.Sewell@nicta.com.au>, 2015-04-27 15:48:18 +1000, , ghost assertion ctedeleteone,,
3612,e653f8f65a916c1babe38a13d1f29e5dfb67390d,ink Saville <wink@saville.com>, 2015-07-09 10:46:26 -0700,15, streamline libsel4 remove libc dependency separate libs benchmark assert printf putchar start stop libs libs libsel4assert libs libsel4printf libs libsel4putchar libs primary change introducing sel4 sel4.h removing std type plus porting assert code kernel libsel4assert libsel4printf libsel4putchar mean code within libsel4 newlibs overload typical libc entity instead library use type like sel4_uint32 ... instead uint32_t printf sel4_printf assert sel4_assert .... finally file modified effect kernel code kernel tool bitfield_gen.py needed modified generates file kernel user space user space generated code types_gen.h needed use new type asserts change change generated kernel comparison kernel_final change difference time stamp bug streamline kernel libsel4 remove libc dependency,,
3613,59f5717fb02539a88f247836f2ee0ae9a45a7ceb,tephen Sherratt <=>, 2015-07-03 13:09:45 +1000, , fix exynos timer driver declaring variable top inittimer comply c90,,
3614,078b961eb50a78fe83947303ea759f74b9c8ff35,tephen Sherratt <stephen.sherratt@nicta.com.au>, 2015-06-22 17:11:21 +1000, , initializing exynos mct set initial value bit comparator sum bit counter timer_ticks,,
3615,ea3fdec4a540a73a2df132cb3d9b865927bbbd55,tephen Sherratt <stephen.sherratt@nicta.com.au>, 2015-06-22 17:11:03 +1000, , fixed typo comment exynos timer driver,,
3616,8e5921c6a75bf39a5a8666c0185e4571fa2b6db1,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-19 17:14:10 +1000, , bitfield allow controlling many bit word actually used whether rest bit signed extended,,
3617,f8ea6f22b92c26ee7cb346f0784eef05da952730,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-17 18:08:44 +1000, , bitfield allow using different base throughout bitfield file,,
3618,a34bc7de3014400435f00f28bde02c3517eef688,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-02 16:06:55 +1000, , bitfield extend bitfield generator add size suffix onto constant mask value,,
3619,f86435c0f82436ab55374aae2e9298c3509ab754,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-02 17:15:18 +1000, , refactor common element across arm x86 structures.h file change purely change ordering symbol well adding extra checking,,
3620,2972de784f4a3994d6bcc37087e86ad6480cbfee,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-06-01 11:17:19 +1000, , add config option word size current platform option necessary compile time subsumed compiler defines useful code generator camkes know generation time native word size platform generating code existing mechanism either hard code bit platform use set fragile heuristic work word size note option set automatically visible menuconfig,,
3621,bb0d6b498c9822c2ef23e1171c7e53e048dce7cf,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-06-02 20:19:21 +1000, , ignore x86 generated header,,
3622,507e0b9d16c9fe4e77042bcfaa8ea068196cc4f7,kroh <Alexander.Kroh@nicta.com.au>, 2015-06-02 14:59:26 +1000, , fixed quoted size thread state comment,,
3623,839c442813a8cbf47abb8514ebeb596c42df7802,drian Danis <Adrian.Danis@nicta.com.au>, 2015-06-01 13:52:54 +1000, , x86 correct build flag building kernel standalone,,
3624,914741ea3357b88c4995ff6c98e9aba913f6f044,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-28 15:12:04 +1000, , x86 make x86 name architecture instead ia32 ia32 32bit version x86 architecture whilst ia32 supported much code generic x86 using generic x86 architecture aid future 64bit support,,
3625,e4398c792e259be922ebbdb4245bd45825f3c29d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-28 14:21:20 +1000, , ia32 make arch configs consistent,,
3626,f7a902198eb8e5e215ccfb052ac5d75bde14f61c,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-19 16:29:38 +1000, , ia32 explicitly pack acpi structs use explicit struct packing instead using compiler asserts check packing happened expected,,
3627,ca1191c7dcba9ca3292196ea966767cb3926c121,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-19 16:28:00 +1000, , ia32 use explicitly sized type acpi table acpi standard say field 32bits size machine word pointer,,
3628,481bdffa9914873764cd0bc3f1dbc826358a79e3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-19 16:08:27 +1000, , ia32 use unsigned long reading writing machine cpu register using unsigned long instead forcing 32bits allows code reused bit context,,
3629,26371086261dcc4166a18c240d9d73484424b164,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-19 15:58:03 +1000, , ia32 ensure multiboot structs packed paranoia commit compiler pad member struct size commit ensures,,
3630,01e39adb66c170bfdb9268cbd6c9ec7088ffd6f3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-19 15:56:19 +1000, , ia32 use explicitly sized type multiboot structs multiboot specification state field 32bits sized size machine pointer integer,,
3631,cf53dfa1e702bae7d44b80e8fc3c0a6fea9336bc,oel Beeren <joel.beeren@nicta.com.au>, 2015-05-21 17:33:28 +1000, , removed setcurrentasid,,
3632,e8ef76fe0fbc4234d7f764bb3e9e1b8b13a079a0,oel Beeren <joel.beeren@nicta.com.au>, 2015-05-18 17:22:16 +1000, , minor change haskell implementation,,
3633,4625b65433317072a22feb28178f3adfc49e750a,oel Beeren <joel.beeren@nicta.com.au>, 2015-05-18 14:51:01 +1000, , changed haskell kernel match new fastpath homogenisation change,,
3634,4ccf65ef747f355637622b06a9bb9a194f123c8a,oel Beeren <joel.beeren@nicta.com.au>, 2015-05-18 14:50:31 +1000, , forced bitfield proof use preprocessed file,,
3635,682374dbeffb75b254f2e9fdffc336b16e8f4fb3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-11 15:58:07 +1000, , arm rearrange context switching code make fastpath regular code duplicate functionality,,
3636,d223dba24f548c1c63d6430266bfb485b5d2fc29,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-22 22:02:38 +1000, , haskell build server complained lack scalable font,,
3637,ae0614e09a5fbf508571e2e9b720956fa8a3a4c0,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-22 15:23:27 +1000, , haskell cabal install dependency sandbox,,
3638,a31443e0c403e03871a7ece1fe693aa9548ec73d,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-22 15:19:36 +1000, , haskell simpler build setup use cabal sandbox,,
3639,570306e1b6c55419d813ed8d27e49847b382a512,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-22 15:18:22 +1000, , .gitignore move haskell ignores file,,
3640,2f08fce48b511d9c67d69df94ed78980211d1600,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-22 15:17:08 +1000, , haskell make latex document build,,
3641,0b8627b012258f5d0f94f729bdabf5ac0fc64c3f,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-05-20 12:17:26 +1000, , trivial fix comment typo,,
3642,0d0eb5c868159b376e012fd28c0b69b709091272,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-19 19:24:43 +1000, , haskell tuned boot info doc,,
3643,f854c130f381acb30a6e6a243c26f79246a7143d,ao Xin <xgao@xinmac.keg.ertos.in.nicta.com.au>, 2015-05-15 15:59:15 +1000, , fix spelling fixme license tag,,
3644,6e6e471381fc45072dfe80379324b244d3c1207c,ao Xin <xgao@xinmac-204.keg.ertos.in.nicta.com.au>, 2015-03-06 14:52:15 +1100, , noinitfailure replaces lifte,,
3645,51222516bdd2b0aded0ddc06953e0fe8efe0494d,"in,Gao <xin.gao@nicta.com.au>", 2015-03-04 18:21:21 -0800, , explict kernelinitstate,,
3646,0eea2925551e834fd1d5ec843562b08da118dd47,"in,Gao <xin.gao@nicta.com.au>", 2015-02-26 23:23:26 -0800, , minor change haskell translator,,
3647,e26cef4074d549ddffed8b9b37099209e5a970a7,"in,Gao <xin.gao@nicta.com.au>", 2015-02-26 22:02:36 -0800, , expose api make haskell translator happy,,
3648,4fa55b1ef471a250bbc4095010dca5b8403b79b5,ao Xin <xgao@xinmac-204.keg.ertos.in.nicta.com.au>, 2014-12-23 17:00:09 +1100, , adjustment based old version 3725,,
3649,8664ae4a18040724eac14502f194bb58daa93df0,ao Xin <xgao@xinmac-204.keg.ertos.in.nicta.com.au>, 2014-12-23 14:27:04 +1100, , init commit imx31 new qemu support,,
3650,f5afc2d9170867ebc1dcce025b60dff3b0669c2f,nna Lyons <Anna.Lyons@nicta.com.au>, 2015-05-15 10:39:36 +1000, , change include arch ia32 arch api objecttype.h match libsel4 equivalent,,
3651,b97c75ffb4539512dc0a928d052e5c20304e65a3,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-12 14:43:24 +1000, , move arch independent object definition common location,,
3652,ae52b9eb02c12f40aadd20f48332bec5c48b45db,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-11 18:09:02 +1000, , make reply cnode cap x86 arm move common structure file,,
3653,9f812d695adb9567fdecf2bbfa85f2ba8c87de98,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-11 17:54:21 +1000, , make async endpoint cap x86 arm move common structure file,,
3654,dd4372e9c492bec56b11dd2123e5ee5dd686454e,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-11 17:52:16 +1000, , make endpoint cap x86 arm move common structure file,,
3655,f65ff11956449b275c576c9d8e081f8af0bd7e84,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-11 17:43:25 +1000, , make cap type exactly arm x86 defined common location,,
3656,952e5a272b5077ce6550035fbc5e2d6c55d09670,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-13 16:46:58 +1000, , add ability set human readable thread name running kernel debug mode,,
3657,fc1e413e5b3a23465cf8eca90d3a053650a1c75f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-12 17:10:19 +1000, , ia32 move many assembly operation file inline assembly,,
3658,1a568e764ab4bae6395b42a7f3edfa320c617a27,erwin Klein <gerwin.klein@nicta.com.au>, 2015-05-09 06:46:31 +1000, , remove generated adglobs type become obsolete correspongin isabelle parser change,,
3659,69f37863aa65a285f8d8e8f893c44a5c4156857d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-05-04 11:50:48 +1000, , trivial style,,
3660,7bd0da5533f3c4fd0746d533a7168f1f0d51f497,im Newsham <tim.newsham@gmail.com>, 2015-03-15 21:07:37 -1000, , am335x setup clock enable dmtimer3,,
3661,e581882c3c2ac67152fcdb3efe4e9c91042cafb7,drian Danis <Adrian.Danis@nicta.com.au>, 2015-04-17 13:52:37 +1000, , trivial style,,
3662,8abdf6c5ed5f37540cdbe28fcb5818dce1529c43,ean Peters <sean.peters@nicta.com.au>, 2015-04-15 11:56:44 +1000, , ia32 added option disable prefetchers,,
3663,efcacb55ba71ffe932675739308f2501d8fc34ee,ean Peters <sean.peters@nicta.com.au>, 2015-04-15 11:56:31 +1000, , split type header basic compound resolve circular dependency,,
3664,5ddff6cf22234fcf4fbeb51d2040728e2004fb3d,erwin Klein <gerwin.klein@nicta.com.au>, 2015-04-01 11:58:31 +1100, , add tim newsham robbie van vossen contributor list,,
3665,60ed6810956e54c62e70fc49f4de9bb59f1acd6e,erwin Klein <gerwin.klein@nicta.com.au>, 2015-04-01 11:47:42 +1100, , contributing.md file github,,
3666,a5f61c7166c0f44cdc062b8599009a90f29e124d,kroh <Alexander.Kroh@nicta.com.au>, 2015-03-23 10:34:08 +1100, , arm fix hardcoded cpsr value idle thread,,
3667,092b2c1f35c3b21850123d8dfb65b0e4853e4600,im Newsham <tim.newsham@gmail.com>, 2015-03-14 15:36:30 -1000, , am335x allow uart used even debug mode,,
3668,5ef85de0c1f3e98628e81778d0e6287c73d08101,kroh <Alexander.Kroh@nicta.com.au>, 2015-03-19 12:03:56 +1100, , fix user access vcnt,,
3669,de935520cf68bc0da7360d5e9c97f0f405e5afa1,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-03-18 17:11:27 +1100, , arm add debugging error printfs failed lookup page map help easily diagnose case lookup failure page map caused failure lookup page cap failure lookup cap effect verification,,
3670,12990f20922c6fdefc5ee4858674eb45d81418a1,drian Danis <Adrian.Danis@nicta.com.au>, 2015-03-12 16:06:58 +1100, , libsel4 updating xml specification syscall stub change,,
3671,a9111d4b5d06599ef19e570429f5c1a709f5999d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-03-10 12:17:55 +1100, , libsel4 support multiple struct type generated syscall stub,,
3672,4f12acd2703183c9f44fe097589b53eb53c599eb,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-02-26 12:25:29 +1100, , arm map initial thread ipc buffer boot info non executable note also required irrelevant x86 change match function argument,,
3673,86751e48f4f13a87ba8c539dce9cd23d6896dde5,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-02-26 12:22:40 +1100, , arm set bit kernel mapping need executable cover kernel stack globals frame device memory executing page functionality unaffected primarily debugging aid,,
3674,3775341b9b09a3c5cc404307c632d39fbbaae42d,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-03-04 15:42:16 +1100, , libsel4 remove unused right,,
3675,7c754e68939366130a515ee8de4013bece38e17c,kroh <Alexander.Kroh@nicta.com.au>, 2015-03-02 12:03:22 +1100, , arm hyp trap sensitive cpu operation via hcr,,
3676,efefbd832ac71e0732a4943555a22f33287bea9a,kroh <Alexander.Kroh@nicta.com.au>, 2015-03-02 11:31:53 +1100, , arm hyp handle vcpu fault reply,,
3677,452f549228445cf5ac347b505fecc97c1a55e282,kroh <Alexander.Kroh@nicta.com.au>, 2015-02-25 13:50:16 +1100, , merge branch master arm_hyp,,
3678,b62b20f24dc4411db84c69fdbc0f9fdf9d02655a,kroh <Alexander.Kroh@nicta.com.au>, 2015-02-21 14:06:05 +1100, , arm add config option exporting pmu arm generic timer physical count register pl0,,
3679,ec4ff01f05e90e097da23b72947328bed6a7e803,im Newsham <tim.newsham@gmail.com>, 2015-02-20 16:47:32 -1000, , fix am335x spurious interrupt issue,,
3680,908c589a879aea47b25dea4d9bd3838c6d030e58,kroh <Alexander.Kroh@nicta.com.au>, 2015-02-20 15:09:25 +1100, , arm hyp trap smc,,
3681,161125e3a850e42d6e6f5ddf7a90e0d55284ce13,kroh <Alexander.Kroh@nicta.com.au>, 2015-02-20 12:53:51 +1100, , merge branch master arm_hyp conflict src plat exynos_common io.c,,
3682,0233f5c411975c78012f24c7fadd0c87a060d3b1,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-02-17 13:35:17 +1100, , manual fix missing init thread domain boot info,,
3683,4e2d71aa0209f18aeed6f4e7c5fcff023562f657,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-02-17 13:34:57 +1100, , manual fix spelling init domain cap slot constant,,
3684,cb250d4c5e8157e7b3b663306eb5e09d16a2e641,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-17 17:05:06 +1100, , trivial style,,
3685,e7c9885f350b60803f083bc4acb194c37877d352,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-17 16:43:30 +1100, , ia32 rework notion check permissable tcb contain vtableroot create new check whether capability pdpt directly run vtableroots native would something like ept using vtx,,
3686,f2ac14f12fcfd206cdc4d25980b1bb231df79d39,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-17 10:44:19 +1100, , arm rename bi_cap_it_pd match x86 common boot code,,
3687,a5e442a70ebc32c7b6fdea9dcc5c001634ebf661,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-17 10:37:33 +1100, , merge branch master pae,,
3688,d8eadae28939dd9e48c2f69364aaa978d25a2662,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-17 10:20:18 +1100, , trivial style,,
3689,7acfbd720271731e3a60b8ffab069fd8f1045d0d,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-17 10:19:31 +1100, , am335x remove dead code,,
3690,80308386e78d32f46ffe5c36db4cd330a73ee092,im Newsham <tim.newsham@gmail.com>, 2015-02-15 20:52:53 -1000, , fix am335x interrupt handling disable watchdog,,
3691,01ba49802c5329b25dee238f46c7437da907d34f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-16 10:20:06 +1100, , trivial style,,
3692,f28eb2c5866a72b7a2b3f3d20bb7bfd384a4a8c0,obbie VanVossen <robert.vanvossen@dornerworks.com>, 2015-02-13 10:24:42 -0500, , added support allwinner a20 platform specifically cubietruck board,,
3693,a13f8053ac73620d612d3425e80efa29644415d3,obbie VanVossen <robert.vanvossen@dornerworks.com>, 2015-02-13 10:22:44 -0500, , fixed ifeq check cpu defines code adding cortex a15 check,,
3694,42c93cbe500b70b027ca0f0a2db04a02634d98cc,drian Danis <Adrian.Danis@nicta.com.au>, 2015-02-11 15:05:08 +1100, , ia32 correct pdpt modification reload cr3 required intel manual,,
3695,5e7030cb0aaced8e99cb61d4c46c2f6b769359b3,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-02-09 12:49:15 +1100, , libsel4 name user context struct without name struct typedef come anonymous type imported isabelle make difficult automate proof function use type see also jira ver 434,,
3696,1ade74c8c23c5575b66f47ce3642094f6574641a,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-02-09 11:30:59 +1100, , fix kconfig typo,,
3697,af0f3b361f01076d5db35ba12a8ee4b1f5bc61d4,drian Danis <Adrian.Danis@nicta.com.au>, 2015-01-16 11:49:31 +1100, , ia32 large commit implement pae paging x86 commit involves pae paging refactoring vspace code extra common pae 32bit paging well renaming call root paging structure ,,
3698,3c13124c6a831e7492f83109c5b6c3f905ca31ef,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-01-27 11:58:55 +1100, , fix trivial comment typo,,
3699,84fbc34eb88fac4514ab9d4ffa47040912d34a20,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-01-27 10:32:33 +1100, , ia32 fix trivial comment typo,,
3700,c317d5b8df595af1494cb9a8b32ed6d3db197af2,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2015-01-27 09:15:19 +1100, , libsel4 fix trivial comment typo,,
3701,98ea24815252fd5b0ca3c22b75f6143226d5cdec,erwin Klein <gerwin.klein@nicta.com.au>, 2015-01-27 11:23:03 +1100, , remove include deleted cspace vspace.lhs,,
3702,b56f84aa1e1d67197343496797c708be6b052c3d,kroh <Alexander.Kroh@nicta.com.au>, 2015-01-21 15:49:07 +1100, , merge commit arm_hyp conflict kconfig,,
3703,14bfc396b21479971f9b1a1c2f36312a8cc8d834,drian Danis <Adrian.Danis@nicta.com.au>, 2015-01-16 10:42:37 +1100, , ia32 move _boot_pd definition linker script,,
3704,09b22d3f6ac9058bbc7644ccc52a4c9c326d63ed,drian Danis <Adrian.Danis@nicta.com.au>, 2015-01-13 16:41:18 +1100, , trivial style,,
3705,0adf212462d82b4dbe048928ca6c3fc867e8d71f,drian Danis <Adrian.Danis@nicta.com.au>, 2015-01-13 14:22:29 +1100, , libsel4 ensure arm syscall stub always treat instance pod compiler attempt interpret return info invocation copy constructor even though copy constructor auto generated eventually completely eliminated due inlining doe obvious member copying still result intermediate invocation must take reference info info register variable permissable take reference manually reconstructing new info .words keep everything plain old data,,
3706,c8ea916f62cb1ac23b55ef283249528b01c2fb2a,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-12-23 10:06:22 +1100, , kconfig remove x86_64 platform option branch doe support platform,,
3707,d796aa0a22414c15a92c0b9661f4c07594455b45,kroh <Alexander.Kroh@nicta.com.au>, 2015-01-07 16:58:33 +1100, , zynq increase kernel window size start 0xe0000000 elfloader doe attempt access serial port 0xe0001000 switch,,
3708,986de677428447e98f036b7d7d1825e2b6abe5a9,kroh <Alexander.Kroh@nicta.com.au>, 2015-01-06 17:58:20 +1100, , trivial fix directory listing,,
3709,bcdb09d93b8e5d5aa5274e85f0aa76aa1327f39e,kroh <Alexander.Kroh@nicta.com.au>, 2015-01-06 17:49:07 +1100, , merge exynos debug serial driver,,
3710,28d7fda6a9128efeb5dfa0e27e153c7d15df11f0,nna Lyons <Anna.Lyons@nicta.com.au>, 2014-12-23 13:21:28 +1100, , make include api constants.h libsel4 include sel4 constants.h,,
3711,98ac528fc76b865b8bc3fc1938101b94007c2876,kroh <Alexander.Kroh@nicta.com.au>, 2014-12-18 13:59:23 +1100, , zynq7000 split coresite trustzone device memory block,,
3712,c685dded5bb3b486dd8ac14f26461454434b22a5,kroh <Alexander.Kroh@nicta.com.au>, 2014-12-18 12:59:56 +1100, , trivial simplify ifdef logic l2c310 code,,
3713,d46a234a3f6ff64c0c99861f00c3c6aeb12165be,kroh <Alexander.Kroh@nicta.com.au>, 2014-12-18 10:56:47 +1100, , add support zynq 7000,,
3714,2d4d520c77ad3c184a909be7c934f95836771a30,erwin Klein <gerwin.klein@nicta.com.au>, 2014-12-11 15:57:56 +1100, , haskell removed lyrebird target consolidating one simulator get simulator build running source setup still multiple potential target remains reasonably easy add different architecture like x86 haskell model needed,,
3715,713387ed03198ff7ef3e2c6112360461cff34eca,erwin Klein <gerwin.klein@nicta.com.au>, 2014-12-04 09:16:26 +1100, , haskell removed outdated platform haskellcpu alpha implementation fallen far behind current kernel structure used year included build removing avoid confusion,,
3716,f896ffa0cbb6cf14a5291f4c3a750e48f6d9a366,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-27 20:09:52 +1100, , fix order vm_attributes init code update apq8064,,
3717,49378220c5439a7f6487e80913babf83eb61cd28,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-27 19:40:16 +1100, , trivial style thing,,
3718,1357984e9f7f750d19e43c15e12b18c0cc947643,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-27 17:10:30 +1100, , trivial thank astyle,,
3719,c9985de0f419e0cf131ce787cea34416a613bcc8,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-27 17:02:43 +1100, , trivial style,,
3720,47624ce008ee8a416c098e0c678c80a2da534c23,drian Danis <Adrian.Danis@nicta.com.au>, 2014-11-27 16:04:50 +1100, , trivial style,,
3721,a5e34f6e5947569e6b4a6e3b4717468ab53630b7,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-20 17:29:55 +1100, , add support attribute haskell,,
3722,644dff497b54cfc76d511249135bae62378f2b42,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-11-19 18:46:47 +1100, , support bit arm,,
3723,212ab3f3fd3f8a054db1d2d03f662655c730b4e2,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-20 18:02:45 +1100, , updated install file renamed,,
3724,d066331c6fdde4388dc5b10b4a2a582040ceb776,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-20 17:53:54 +1100, , change warning free build ghc 7.8.3,,
3725,e6451f8d00cfd4d3a2d7bc5a2feb56895618bd14,nna Lyons <Anna.Lyons@nicta.com.au>, 2014-11-19 15:13:11 +1100, , enable existing armv7 log buffer address odriod tested work,,
3726,6e5204fe9348d6fd28e3614e369cb2e2be3bbe9b,nna Lyons <Anna.Lyons@nicta.com.au>, 2014-11-19 15:01:43 +1100, , separate benchmark output tab instead space easier paste spreadsheet program,,
3727,95e1bfcc1574cf0ba3c95b636663c769d2a7b983,kroh <Alexander.Kroh@nicta.com.au>, 2014-11-18 12:20:30 +1100, , arm hyp allow unaligned access pl0,,
3728,ef17cd318e3ca59571de0c6105128dad3288b30b,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-11-17 14:26:25 +1100, , libsel4 avoid implicit pointer coercion comparing pointer literal without explicit cast supported parser jira ver 429,,
3729,138e8304e2e5e0fccaeabe8599e1b3ca5d7bd3e2,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-11-17 09:19:29 +1100, , trivial fix string typo,,
3730,5e569ad27233b08c70c841fed3bbfa831f947e66,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-11-12 16:54:59 +1100, , libsel4 turn enum effect code make value visible named constant isabelle importing source avoids reference 120 magic number numerous proof,,
3731,0870e40954ee7c67c0ad9a80b24d3c7d9021ad56,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-11-11 11:10:27 +1100, , ignore generated libsel4 header,,
3732,68a8b6877f3fb68ad4b086e9f527d28563d75360,drian Danis <Adrian.Danis@nicta.com.au>, 2014-11-07 09:18:37 +1100, , exynos5 use high mem sel4 export low mem device region,,
3733,5ee397156373709f58c37f217e9b914017d67e99,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-27 17:36:15 +1100, , gen add backend autocorres commit add two new output target bitfield generator autocorres defs autocorres proof produce respectively abstract definition generated function suitable use autocorres proof simp lemma suitable use within autocorres proof function call generated function existing behaviour functionality unaffected,,
3734,9bd7db1b71631cbf8d0f7e88f1b251ca5e92f779,kroh <Alexander.Kroh@nicta.com.au>, 2014-11-06 14:15:12 +1100, , handle hvc exception,,
3735,701b3bfff44e59eff1d9b2cc4ced7266278393cc,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-27 17:06:46 +1100, , gen fix check umm type known generating hol proof,,
3736,9e6750e8a4d2baed44828ff50b717a59df6373e6,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-27 17:06:26 +1100, , gen fix prevent using stdout writing hol defs proof stdout suitable output target thing,,
3737,c5ab3a23f4e7d0f84af258f21367757690cbd59a,erwin Klein <gerwin.klein@nicta.com.au>, 2014-11-05 14:21:35 +1100, , update caveat text include security proof,,
3738,436c216d0e372f08a8a0a1eab84fb569001c42fa,drian Danis <Adrian.Danis@nicta.com.au>, 2014-10-31 09:16:07 +1100, , libsel4 make enum padding type one value int_max padding type int_max mean compiler end using signed bit integer type value large well negative value enums typically contain,,
3739,1d51025fe8ec761df780bc223e59ad47768f0464,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-28 16:48:26 +1100, , gen removed undefined bit shift bitfield generator construct tag enums compiler free back type big enough cover enum generator emits code tag value mask shift operation target type typically uint32_t result produce code involving undefined shift like 0x1 commit cast tag value unsigned target type masking ensure everything done appropriate sized unsigned type jira selfour 193,,
3740,3b6321f28aaf9539f15339c0b966f8230d767451,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-28 11:41:14 +1100, , gen fix missing include bitfield generator macro const pure libsel4 defined macros.h,,
3741,03ee240ef1c40e635ca390c196f1c2e7825ce5b1,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-27 13:58:22 +1100, , gen fix whitespace constructor getters,,
3742,3179696494be306aa182f62367711831e6c966f0,erwin Klein <Gerwin.Klein@nicta.com.au>, 2014-10-22 09:42:49 +1100,38, merge pull request mfernandez trivial trivial print domain value unsigned integer user error,,
3743,08392d4bd11ebf57eb090bf952cdd7084e02244c,drian Danis <Adrian.Danis@nicta.com.au>, 2014-10-22 09:36:34 +1100, , merge branch mfernandez unused defines master,,
3744,6df545679ee3d92caa9ab91a44b45fd9121aa06e,drian Danis <Adrian.Danis@nicta.com.au>, 2014-10-22 09:34:47 +1100, , merge branch mfernandez master master,,
3745,6d31d460246a4e912759ff9f28ffa81c0fc7e4a8,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-21 13:32:42 +1100, , trivial standardise bit unsigned variable domain value domain unnecessarily treated explicitly bit value within boot info though existing proof constraint limit maximum domain value bit code would permit domain value bit maximum value unnecessarily constrained boot info restriction commit remove close ver 341,,
3746,edf2d46bc5d47f02d697719b4481a392f90ef1f4,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-21 13:00:47 +1100, , trivial print domain value unsigned integer user error comparison preceding done unsigned integer avoids confusing error message like 2147482648,,
3747,931879af5a0b0d9cf65ef52bd91d9877208225f2,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-21 11:52:24 +1100, , trivial remove unimplemented function prototype,,
3748,7a78d03b37622e9a1deabb93dc510fa06fb91e1b,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-20 15:51:20 +1100, , libsel4 unify arm ia32 ipc buffer function implement two trivial function present ia32 included corresponding arm header close selfour 226,,
3749,b8ad423d0846be965d62f4eaf210a2f97f78e5ed,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-20 14:20:16 +1100, , remove unused defines doe affect verification,,
3750,04106920c30937f389ac47a48fe93f883ec7cc7a,drian Danis <Adrian.Danis@nicta.com.au>, 2014-10-17 15:51:52 +1100, , derive new ipc buffer cap inserting initial thread tcb remove mapping information thread setting ipc buffer via tcb_configure result derived capability installed doe mapping information lead expected behaviour setting new ipc buffer even current one perform unmapping,,
3751,28eb6954644debf081a6d1492288ad77234ba349,eter Chubb <peter.chubb@nicta.com.au>, 2014-10-16 11:38:35 +1100, , gic_pl390.c whitespace change remove trailing whitespace align comment,,
3752,f460d0ff1aa3975dc42d3d3b924d2771b352bf94,eter Chubb <peter.chubb@nicta.com.au>, 2014-10-16 10:20:19 +1100,33, merge pull request pchubb master odroid xu3 support,,
3753,735dead468edab7e30e2ada00352351d3f56780c,eter Chubb <peter.chubb@nicta.com.au>, 2014-10-15 11:03:30 +1100, , arm port gic400 gic400 used exynos5 platform little different pl390 need small change,,
3754,54b5cb6920de22455c49d41f7457dfafac17795a,eter Chubb <peter.chubb@nicta.com.au>, 2014-10-15 13:00:26 +1100, , add support odroid xu3 xu3 5422 sel4 purpose almost odroid 5410. define new plat_exynos54xx cover keep plat_exynos5410 ... 5422 place kernel difference matter,,
3755,9e8636dd95291cdc6e4599e8e8c631654d07557e,nna Lyons <Anna.Lyons@nicta.com.au>, 2014-10-13 11:19:48 +1100, , syscall stub generator change capdatatype generic bitfieldtype using bitfield generated type generated invocation,,
3756,ed39d55d14002a6bb766aa086c57bb7c62c36ed6,drian Danis <Adrian.Danis@nicta.com.au>, 2014-10-10 15:14:34 +1100, , trivial style,,
3757,1aa902e2fb54a8b77a045ad134cb2c027cf531af,drian Danis <Adrian.Danis@nicta.com.au>, 2014-10-09 10:21:45 +1100, , ia32 handle spurious irqs correctly pic,,
3758,52c1a5f3042422f416a1951c60fdef4164c1b2dc,kroh <Alexander.Kroh@nicta.com.au>, 2014-10-07 22:50:01 +1100, , report ipa restart address fault,,
3759,1ee573f9a11c09db47cc113fb9aa0fa8a566d46e,atthew Fernandez <matthew.fernandez@nicta.com.au>, 2014-10-03 16:05:18 +1000, , makefile add verbosity setting prior commit unfortunate disagreement sel4 project build system kernel makefile interpreted maximum verbosity project build system minimum verbosity kernel makefile commit make maximum verbosity jira ver 159,,
3760,911d135e2f9bcf8248e5fc55da7c929d740852e9,kroh <Alexander.Kroh@nicta.com.au>, 2014-09-29 13:11:13 +1000, , merge master,,
3761,b2d53830cc3f7008a1f705320ecf26641863e921,drian Danis <Adrian.Danis@nicta.com.au>, 2014-09-19 11:43:42 +1000, , use instead,,
3762,97d6bc96d54f1f0beafb25033b03b57ba54a5113,homas Sewell <Thomas.Sewell@nicta.com.au>, 2014-09-03 15:16:52 +1000, , clean data flow resolvevaddr initialise ret struct constant zero struct ensure uninitialised data returned returning uninitialized data creates headache binary verification function inlined build looked ret struct never built change zero impact binary,,
3763,fb7dd823bb490d3b147a80c8131b069aab22db8e,nna Lyons <Anna.Lyons@nicta.com.au>, 2014-09-03 12:03:34 +1000, , set default value fit initial boot info frame,,
3764,ec02c27ea7a3f8ea958bf52385b687cc9c22ab37,oel Beeren <joel.beeren@nicta.com.au>, 2014-09-01 15:22:05 +1000, , ioapic fix haskell new bit fsr,,
3765,f2a3677d238e5ad0c3371771cd21b01bd4a53dd6,oel Beeren <joel.beeren@nicta.com.au>, 2014-08-29 13:15:57 +1000, , ioapic trivial style,,
3766,ec5ff930a3fed7ac28aa0083e62bcb910fc89217,oel Beeren <joel.beeren@nicta.com.au>, 2014-08-25 16:07:02 +1000, , ioapic reverted setirqstate change,,
3767,d15d15ce1465d9948c686050f33cc0e7bbb32aa3,oel Beeren <joel.beeren@nicta.com.au>, 2014-08-22 16:17:42 +1000, , ioapic trivial modified definition tobool,,
3768,3695d22b18a3f0c5f4dad3eef53e9e825a06cbbf,oel Beeren <joel.beeren@nicta.com.au>, 2014-08-22 15:17:37 +1000, , ioapic refactored code first attempt haskell spec,,
3769,c0e9c6380426fd4c984451c995abb3fc6f6c0dd7,drian Danis <Adrian.Danis@nicta.com.au>, 2014-08-12 12:19:53 +1000, , support ioapic ia32 modify interrupt handling support user level setting mode,,
3770,5d439655bd7ed496baefb130b6436e0d8ae15a7a,homas Sewell <Thomas.Sewell@nicta.com.au>, 2014-09-01 16:58:32 +1000, , dont_translate inline asm function parser parse function doe discarding inline asm block creating misleading likely malformed function body better translate dont_translate comment change made current verification platform probably extended verification target necessary,,
3771,828a1e57a1594748cdf9216ca96608e8ebc60d61,drian Danis <Adrian.Danis@nicta.com.au>, 2014-08-20 15:39:44 +1000, , arm fsr bit newer arm version,,
3772,3d100f43a3e5346b39445f42b4db63c74ea48476,drian Danis <Adrian.Danis@nicta.com.au>, 2014-08-12 16:48:18 +1000, , trivial style,,
3773,7d877465de5f85520bab06b19df7593fbae4ea67,drian Danis <Adrian.Danis@nicta.com.au>, 2014-08-11 17:10:24 +1000, , ia32 move much interrupt syscall trap possible,,
3774,6b96bb995cf6214522ad0f5a4d54d381e20a0d14,erwin Klein <gerwin.klein@nicta.com.au>, 2014-08-11 15:58:41 +1000, , add doi,,
3775,e88fe4e356d3f1858dd142bf2da8ae393824a0c1,erwin Klein <gerwin.klein@nicta.com.au>, 2014-08-09 13:07:11 +1000, , fix typo add link,,
3776,1458c9c191b930b38c9269275766ad9966e0c5f8,erwin Klein <gerwin.klein@nicta.com.au>, 2014-08-08 14:48:02 +1000, , add max contribution,,
3777,783f0204abdf845ccfad521fad462e06d0099190,erwin Klein <gerwin.klein@nicta.com.au>, 2014-08-08 14:45:58 +1000, , people contributed code design doc state release july 2014,,
3778,2261557ab37cb3031f3a1914a0b2f749a5c57d92,eter Chubb <peter.chubb@nicta.com.au>, 2014-08-08 13:50:10 +1000, , fix ifc6410 build ifc6410 many device fit bootinfo page aligned half page boundary exclude device half page boundary bootinfo device list,,
3779,f7611991c321961573b86607273e4a450dcbf057,erwin Klein <gerwin.klein@nicta.com.au>, 2014-08-06 19:17:39 +1000,1, remove last bit unsupported integratorcp platform suggested jserv http github.com sel4 sel4 issue,,
3780,0b64f564e5f06a40294525966c0e312933a58fcd,drian Danis <Adrian.Danis@nicta.com.au>, 2014-08-08 09:12:32 +1000, , arm perform additional cache clean prevent tlb walker loading garbage entry first user process,,
3781,478bfe7df1bfb4e21878685141dd8db517547ab1,kroh <Alexander.Kroh@nicta.com.au>, 2014-08-07 23:31:07 +1000, , arm hyp flush kernel mva rather user mva since hypervisor doe share user space,,
3782,fb52c4f2397d2ae09a8f0d00a8056f88d26fcc38,erwin Klein <gerwin.klein@nicta.com.au>, 2014-08-07 17:18:32 +1000, , merge branch master arm_hyp,,
3783,da5ec79cf9c560d5b39d992b98d44388a764a0ef,ax R.D. Parmer <maxp@trystero.is>, 2014-08-03 18:44:08 -0700, , use usr bin env python bangpaths enable virtualenv use useful python3 default platform,,
3784,53941f4beb317ea51bbb7cc6a95962091f24f93a,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-31 15:05:12 +1000, , remove unsupported platform,,
3785,514256e3ad84aa1546375884982e9c1d23e9f31a,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-30 14:41:46 +1000,6, merge pull request adanis pythonpath discard user pythonpath building,,
3786,f5b2a6f9c796ff50301d486d39c438edcb3e1ad2,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-30 14:21:33 +1000, , discard user pythonpath building,,
3787,64b43f444784f902d4259aa07333651f95be8119,avid Greenaway <david.greenaway@nicta.com.au>, 2014-07-29 19:58:26 +1000, , add link sel4.systems website readme.md,,
3788,9711f8134f1e4b48010b1168f4b1acd94f4c2ee4,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-27 20:42:40 +0200, , bump api version number,,
3789,3e34eb547bda3cd10bf6c7febfc787ae23eeae22,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-25 11:46:58 -0400, , merge,,
3790,fe18dca1b9bc69a59277f3fea2cc80e506bf5894,kroh <Alexander.Kroh@nicta.com.au>, 2014-07-25 14:14:35 +1000, , merge branch master arm_hyp,,
3791,3cdc25599e87d38cb62e290f64ee3628c303675b,kroh <Alexander.Kroh@nicta.com.au>, 2014-07-25 14:13:08 +1000, , exynos5 add additional device region irqs,,
3792,eb774331e4e448f1633a051670c45bf4b14a1ba3,eter Chubb <peter.chubb@nicta.com.au>, 2014-07-25 12:40:43 +1000, , compiler fix kernel directory makefile trying reset cflags sometimes set conflict one set kbuild system set cflags asflags standalone build standalone build really supported kzm anyway,,
3793,649d123da5ab1a2aaf920ab441b602eae0a45d4c,eter Chubb <peter.chubb@nicta.com.au>, 2014-07-25 09:51:04 +1000, , fix compilation error cortex different version gcc need diffferent combination mcpu mtune march build properly kzm armv6 cortex make cflags asflags consistent rely gcc knowing arch wwhen told cpu build,,
3794,ac1270684d71ac377a08ee63c9ad728af8eff6c6,eter Chubb <peter.chubb@nicta.com.au>, 2014-07-24 15:04:25 +1000, , fix beagle build toolchain armv6 incompatible cpu arm1136jf cpu cortex arch armv7 required,,
3795,d02d0c968169bbc32677822cdcf5748c26b22535,eter Chubb <peter.chubb@nicta.com.au>, 2014-07-23 13:45:20 +1000, , remove march armv6 mcpu already specified compiler option break older gcc,,
3796,addc9a9054e9da4e1130ba3fca044b397cd0b8b4,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-22 15:20:54 +0200, , prefer markdown github,,
3797,9947fed0ae7373a28e8292782a3f9be8c0daca56,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-22 15:20:36 +0200, , add overview readme,,
3798,185f22bc3cde11a823dc6a89eff1c29588607288,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-21 09:38:36 +1000, , add license header,,
3799,3ffeaac26d147ea0e186b56249321804ac3f7929,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-19 10:54:29 +0200, , retire old dft package resurrect haskell manual text still date document build added date warning text,,
3800,6f5a3670109d14f5a8b8899faaaafed023f75709,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-19 15:02:32 +0200, , add .gitignore,,
3801,2a5504b3f0932327bec758197e667715d35ed33c,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-19 10:11:41 +0200, , removed ancient arch tag,,
3802,1d0b002548e229a6cc83d02d21b887fdc4d88322,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-18 18:04:45 +0200, , sync haskell code,,
3803,d3053fb72d2156243ac607604f236d3c49300e86,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-18 17:46:59 +0200, , add getpaddr change haskell joel beeren,,
3804,e62d407c83a624b215f4c793eb534b77b6a462f8,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-18 17:37:52 +0200, , merge branch getpaddr add new system call page_getaddress,,
3805,24fa2a2998aec5f6267ec3c86d669a35ac87c83b,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-18 09:32:05 +0200, , remove logo clean copyright marking,,
3806,54cade4c32f9309f81302d7de3441a4b4cbbe02f,erwin Klein <gerwin.klein@nicta.com.au>, 2014-07-18 09:24:29 +0200, , adjust license file name header reference,,
3807,2732406e983071d1e84b9b3e3b9b99edb586aa36,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-18 15:11:53 +1000, , recomment branch getpaddr release snapshot,,
3808,fad47078178bc4c5bc1aabd05bc71cfb3e493b14,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-18 14:49:54 +1000, , merge branch master arm_hyp conflict src arch arm head.s src arch arm kernel vspace.c,,
3809,a318446f8c081e7cfef07d5894562b9002ac2000,rustworthySystems <gatekeeper@sel4.systems>, 2014-07-08 13:37:40 +1000, , recommit arm_hyp branch release snapshot,,
3810,99b2b2562c6e007f521346af2f8f2ba04198a220,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-18 11:38:58 +1000,5, merge pull request adanis a15errata arm add work around erratum cortex a15 board,,
3811,43e1a215bbbd0236ab0f47806e4c17067cf02d56,drian Danis <Adrian.Danis@nicta.com.au>, 2014-07-16 14:25:23 +1000, , arm add work around erratum cortex a15 board move erratum checking code,,
3812,784a367b37cb9fddfb0868ad3f8348e198fbbf5b,rustworthySystems <gatekeeper@sel4.systems>, 2014-07-08 13:37:40 +1000, , release cleanup,,
3813,91b7da8625d28ad533d5bd801be5f89ad1b50d80,rusthworthySystems <gatekeeper@sel4.systems>, 2014-07-18 05:03:59 +1000, ,,,
