* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Apr 5 2020 01:05:13

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60DZ0Z4
T_14_12_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.wTxRdEn_0
T_13_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_6/in_0

T_13_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_41
T_13_4_lc_trk_g3_1
T_13_4_wire_logic_cluster/lc_7/in_3

T_13_10_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_41
T_13_4_lc_trk_g3_1
T_13_4_wire_logic_cluster/lc_5/in_3

T_13_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g1_6
T_14_10_input_2_3
T_14_10_wire_logic_cluster/lc_3/in_2

T_13_10_wire_logic_cluster/lc_6/out
T_13_10_sp4_h_l_1
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1Z0Z_2_cascade_
T_14_10_wire_logic_cluster/lc_6/ltout
T_14_10_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_14_12_0_
T_14_12_wire_logic_cluster/carry_in_mux/cout
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.wRamRdEn_1
T_14_10_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g1_7
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g0_7
T_14_11_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_1/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_2/in_0

T_14_10_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_7
T_15_11_wire_logic_cluster/lc_3/out
T_9_11_sp12_h_l_1
T_19_11_lc_trk_g1_6
T_19_11_input2_7
T_19_11_wire_bram/ram/RADDR_8

End 

Net : uart_inst0.tx_uart_fifo_inst.rDataCountZ1Z_1
T_14_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_6/in_1

T_14_9_wire_logic_cluster/lc_7/out
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_5/in_3

T_14_9_wire_logic_cluster/lc_7/out
T_14_6_sp4_v_t_38
T_14_2_sp4_v_t_38
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_5/in_1

T_14_9_wire_logic_cluster/lc_7/out
T_14_6_sp4_v_t_38
T_14_2_sp4_v_t_38
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_6/in_0

T_14_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_0/in_1

T_14_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_3/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.rDataCountZ0Z_2
T_13_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g0_0
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_0/out
T_13_0_span12_vert_19
T_13_4_lc_trk_g3_4
T_13_4_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.rDataCountZ1Z_0
T_13_9_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_6/in_3

T_13_9_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_5/in_1

T_13_9_wire_logic_cluster/lc_0/out
T_13_0_span12_vert_16
T_13_4_lc_trk_g2_3
T_13_4_input_2_5
T_13_4_wire_logic_cluster/lc_5/in_2

T_13_9_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_0/in_3

T_13_9_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_7/in_1

T_13_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.wUartTxFull
T_13_9_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_7/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g0_6
T_13_8_wire_logic_cluster/lc_1/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g1_6
T_13_10_input_2_5
T_13_10_wire_logic_cluster/lc_5/in_2

T_13_9_wire_logic_cluster/lc_6/out
T_13_3_sp12_v_t_23
T_13_4_lc_trk_g3_7
T_13_4_wire_logic_cluster/lc_7/in_1

T_13_9_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_37
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_2/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_wire_logic_cluster/lc_4/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g3_6
T_13_9_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI4TBZ0Z4
T_14_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6
T_14_11_wire_logic_cluster/lc_6/cout
T_14_11_wire_logic_cluster/lc_7/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_6
T_15_11_wire_logic_cluster/lc_2/out
T_10_11_sp12_h_l_0
T_19_11_lc_trk_g0_4
T_19_11_input0_0
T_19_11_wire_bram/ram/RADDR_7

End 

Net : N_84_mux_i
T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_0_span4_vert_26
T_18_3_lc_trk_g0_2
T_18_3_wire_logic_cluster/lc_7/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_0_span4_vert_26
T_18_3_lc_trk_g0_2
T_18_3_wire_logic_cluster/lc_7/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_0/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_0/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_0/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_0/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_0/cen

T_17_4_wire_logic_cluster/lc_5/out
T_18_3_sp4_v_t_43
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_0/cen

End 

Net : fifo_inst_wRxWrFull
T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_17_1_sp4_v_t_36
T_17_4_lc_trk_g1_4
T_17_4_wire_logic_cluster/lc_5/in_0

T_14_5_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g3_1
T_15_4_wire_logic_cluster/lc_7/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_14_1_sp4_v_t_39
T_14_2_lc_trk_g3_7
T_14_2_wire_logic_cluster/lc_1/in_3

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_6/in_0

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_2/in_0

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_4/in_0

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_10_5_sp4_h_l_3
T_12_5_lc_trk_g3_6
T_12_5_wire_logic_cluster/lc_0/in_3

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_7/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_1/in_3

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp12_v_t_22
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_4/in_3

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391Z0Z_2_cascade_
T_17_9_wire_logic_cluster/lc_2/ltout
T_17_9_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_17_11_0_
T_17_11_wire_logic_cluster/carry_in_mux/cout
T_17_11_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.rDataCountZ0Z_0
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_2/in_0

T_17_9_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g1_1
T_17_8_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g1_1
T_17_8_wire_logic_cluster/lc_2/in_0

T_17_9_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g1_1
T_17_8_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_1/out
T_16_8_lc_trk_g2_1
T_16_8_wire_logic_cluster/lc_6/in_1

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.wRamRdEn
T_17_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g1_3
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

T_17_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_6/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_6/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_6/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_6/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_6/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_input_2_4
T_18_10_wire_logic_cluster/lc_4/in_2

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_38
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOSZ0
T_17_11_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7_0
T_18_10_wire_logic_cluster/lc_7/out
T_19_9_lc_trk_g2_7
T_19_9_input2_7
T_19_9_wire_bram/ram/RADDR_8

End 

Net : rUartRxEnZ0
T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_2/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g2_5
T_16_8_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g0_5
T_17_8_input_2_1
T_17_8_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g1_5
T_17_8_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g3_5
T_16_9_input_2_4
T_16_9_wire_logic_cluster/lc_4/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_42
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_7/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNI2QAZ0Z4
T_14_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5
T_14_11_wire_logic_cluster/lc_5/cout
T_14_11_wire_logic_cluster/lc_6/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_5
T_15_11_wire_logic_cluster/lc_1/out
T_11_11_sp12_h_l_1
T_19_11_lc_trk_g1_2
T_19_11_input0_1
T_19_11_wire_bram/ram/RADDR_6

End 

Net : uart_inst0.rx_uart_fifo_inst.rDataCountZ0Z_2
T_17_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g0_6
T_17_9_input_2_2
T_17_9_wire_logic_cluster/lc_2/in_2

T_17_9_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g1_6
T_17_8_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g1_6
T_17_8_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g0_6
T_17_9_input_2_6
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.wRamWrEn_1
T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_16_8_sp4_v_t_37
T_17_12_sp4_h_l_6
T_19_12_lc_trk_g3_3
T_19_12_wire_bram/ram/WCLKE

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_16_8_sp4_v_t_37
T_13_12_sp4_h_l_5
T_13_12_lc_trk_g0_0
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_17
T_13_4_lc_trk_g3_2
T_13_4_wire_logic_cluster/lc_5/in_0

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_16_8_sp4_v_t_37
T_13_12_sp4_h_l_5
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_1/out
T_14_6_sp4_v_t_46
T_14_10_lc_trk_g1_3
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_1/out
T_14_6_sp4_v_t_46
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_3/in_3

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_2/in_3

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_12_8_sp4_v_t_42
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_6/in_3

T_13_8_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g1_1
T_13_9_wire_logic_cluster/lc_0/in_0

T_13_8_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_7/in_0

End 

Net : rUartTxEnZ0
T_13_7_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g0_4
T_13_8_wire_logic_cluster/lc_1/in_1

T_13_7_wire_logic_cluster/lc_4/out
T_13_3_sp4_v_t_45
T_13_4_lc_trk_g2_5
T_13_4_wire_logic_cluster/lc_7/in_0

End 

Net : rTxEnZ0
T_12_2_wire_logic_cluster/lc_6/out
T_13_1_lc_trk_g2_6
T_13_1_wire_logic_cluster/lc_1/in_3

T_12_2_wire_logic_cluster/lc_6/out
T_12_2_sp4_h_l_1
T_15_2_sp4_v_t_43
T_15_6_lc_trk_g0_6
T_15_6_wire_logic_cluster/lc_3/in_1

T_12_2_wire_logic_cluster/lc_6/out
T_12_2_sp4_h_l_1
T_15_2_sp4_v_t_36
T_14_4_lc_trk_g0_1
T_14_4_wire_logic_cluster/lc_4/in_1

T_12_2_wire_logic_cluster/lc_6/out
T_13_1_sp4_v_t_45
T_12_3_lc_trk_g2_0
T_12_3_wire_logic_cluster/lc_2/in_0

T_12_2_wire_logic_cluster/lc_6/out
T_13_1_sp4_v_t_45
T_13_4_lc_trk_g0_5
T_13_4_wire_logic_cluster/lc_0/in_1

T_12_2_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g2_6
T_13_3_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_inst_tx_fifo_inst_wRamWrEn
T_13_1_wire_logic_cluster/lc_1/out
T_13_0_span4_vert_18
T_14_2_sp4_h_l_7
T_18_2_sp4_h_l_3
T_19_2_lc_trk_g3_3
T_19_2_wire_bram/ram/WCLKE

T_13_1_wire_logic_cluster/lc_1/out
T_13_2_lc_trk_g1_1
T_13_2_input_2_0
T_13_2_wire_logic_cluster/lc_0/in_2

T_13_1_wire_logic_cluster/lc_1/out
T_13_0_span4_vert_18
T_13_2_lc_trk_g0_7
T_13_2_wire_logic_cluster/lc_0/in_3

T_13_1_wire_logic_cluster/lc_1/out
T_14_0_span4_vert_35
T_14_3_sp4_v_t_39
T_14_4_lc_trk_g2_7
T_14_4_wire_logic_cluster/lc_0/in_1

T_13_1_wire_logic_cluster/lc_1/out
T_13_1_lc_trk_g3_1
T_13_1_input_2_4
T_13_1_wire_logic_cluster/lc_4/in_2

End 

Net : fifo_inst_rx_fifo_inst_rDataCount_2
T_13_6_wire_logic_cluster/lc_6/out
T_14_4_sp4_v_t_40
T_15_4_sp4_h_l_10
T_17_4_lc_trk_g3_7
T_17_4_wire_logic_cluster/lc_5/in_1

T_13_6_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g3_6
T_14_5_wire_logic_cluster/lc_4/in_1

T_13_6_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g1_6
T_13_5_wire_logic_cluster/lc_0/in_1

T_13_6_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g1_6
T_13_5_wire_logic_cluster/lc_2/in_1

T_13_6_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g3_6
T_14_5_wire_logic_cluster/lc_1/in_0

T_13_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g3_6
T_13_6_wire_logic_cluster/lc_6/in_3

T_13_6_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g3_6
T_14_5_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst_rx_fifo_inst_rDataCount_0
T_14_6_wire_logic_cluster/lc_5/out
T_14_4_sp4_v_t_39
T_15_4_sp4_h_l_7
T_17_4_lc_trk_g3_2
T_17_4_input_2_5
T_17_4_wire_logic_cluster/lc_5/in_2

T_14_6_wire_logic_cluster/lc_5/out
T_13_5_lc_trk_g3_5
T_13_5_input_2_2
T_13_5_wire_logic_cluster/lc_2/in_2

T_14_6_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g1_5
T_14_5_input_2_0
T_14_5_wire_logic_cluster/lc_0/in_2

T_14_6_wire_logic_cluster/lc_5/out
T_13_5_lc_trk_g3_5
T_13_5_wire_logic_cluster/lc_5/in_3

T_14_6_wire_logic_cluster/lc_5/out
T_13_6_lc_trk_g3_5
T_13_6_wire_logic_cluster/lc_3/in_1

T_14_6_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g1_5
T_14_5_wire_logic_cluster/lc_1/in_1

T_14_6_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g1_5
T_14_5_input_2_6
T_14_5_wire_logic_cluster/lc_6/in_2

T_14_6_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g1_5
T_14_6_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.rDataCountZ0Z_1
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g0_4
T_17_8_wire_logic_cluster/lc_5/in_1

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g0_4
T_17_8_input_2_2
T_17_8_wire_logic_cluster/lc_2/in_2

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g1_4
T_17_8_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_input_2_7
T_17_9_wire_logic_cluster/lc_7/in_2

T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_4/in_3

End 

Net : wTxFull
T_12_2_wire_logic_cluster/lc_4/out
T_13_1_lc_trk_g2_4
T_13_1_wire_logic_cluster/lc_1/in_1

T_12_2_wire_logic_cluster/lc_4/out
T_12_0_span12_vert_11
T_13_6_sp12_h_l_0
T_15_6_lc_trk_g0_7
T_15_6_wire_logic_cluster/lc_3/in_0

T_12_2_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g3_4
T_13_3_input_2_5
T_13_3_wire_logic_cluster/lc_5/in_2

T_12_2_wire_logic_cluster/lc_4/out
T_13_1_sp4_v_t_41
T_13_4_lc_trk_g1_1
T_13_4_wire_logic_cluster/lc_0/in_0

T_12_2_wire_logic_cluster/lc_4/out
T_12_0_span4_vert_37
T_13_4_sp4_h_l_6
T_14_4_lc_trk_g2_6
T_14_4_input_2_4
T_14_4_wire_logic_cluster/lc_4/in_2

T_12_2_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g3_4
T_13_3_wire_logic_cluster/lc_7/in_0

T_12_2_wire_logic_cluster/lc_4/out
T_13_1_sp4_v_t_41
T_14_1_sp4_h_l_9
T_16_1_lc_trk_g2_4
T_16_1_wire_logic_cluster/lc_5/in_3

T_12_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_6/in_3

T_12_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNI0NZ0Z94
T_14_11_wire_logic_cluster/lc_5/out
T_14_11_sp12_h_l_1
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4
T_14_11_wire_logic_cluster/lc_4/cout
T_14_11_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_4
T_18_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g1_7
T_19_11_input0_2
T_19_11_wire_bram/ram/RADDR_5

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIUJZ0Z84
T_14_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g3_4
T_15_12_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3
T_14_11_wire_logic_cluster/lc_3/cout
T_14_11_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_3
T_15_11_wire_logic_cluster/lc_6/out
T_14_11_sp12_h_l_0
T_19_11_lc_trk_g1_4
T_19_11_input0_3
T_19_11_wire_bram/ram/RADDR_4

End 

Net : fifo_inst_rx_fifo_inst_rDataCount_1
T_13_6_wire_logic_cluster/lc_3/out
T_14_6_sp4_h_l_6
T_17_2_sp4_v_t_43
T_17_4_lc_trk_g2_6
T_17_4_wire_logic_cluster/lc_5/in_3

T_13_6_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_4/in_0

T_13_6_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g0_3
T_13_5_wire_logic_cluster/lc_0/in_3

T_13_6_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g0_3
T_13_5_wire_logic_cluster/lc_2/in_3

T_13_6_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g1_3
T_13_5_wire_logic_cluster/lc_5/in_1

T_13_6_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g0_3
T_13_5_input_2_7
T_13_5_wire_logic_cluster/lc_7/in_2

T_13_6_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g2_3
T_14_5_wire_logic_cluster/lc_0/in_3

T_13_6_wire_logic_cluster/lc_3/out
T_13_6_lc_trk_g1_3
T_13_6_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6
T_17_10_wire_logic_cluster/lc_6/cout
T_17_10_wire_logic_cluster/lc_7/in_3

Net : uart_inst0.wRxWrFull_0
T_17_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g0_7
T_17_8_input_2_5
T_17_8_wire_logic_cluster/lc_5/in_2

T_17_9_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g0_7
T_17_8_wire_logic_cluster/lc_2/in_1

T_17_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI0JNSZ0
T_17_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6_0
T_18_10_wire_logic_cluster/lc_5/out
T_19_9_lc_trk_g3_5
T_19_9_input0_0
T_19_9_wire_bram/ram/RADDR_7

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNISGZ0Z74
T_14_11_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g2_3
T_15_10_input_2_1
T_15_10_wire_logic_cluster/lc_1/in_2

T_14_11_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g2_3
T_15_10_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_2
T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_input0_4
T_19_11_wire_bram/ram/RADDR_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2
T_14_11_wire_logic_cluster/lc_2/cout
T_14_11_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5
T_17_10_wire_logic_cluster/lc_5/cout
T_17_10_wire_logic_cluster/lc_6/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIUFMSZ0
T_17_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g1_6
T_18_10_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5_0
T_18_10_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g3_0
T_19_9_input0_1
T_19_9_wire_bram/ram/RADDR_6

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1
T_14_11_wire_logic_cluster/lc_1/cout
T_14_11_wire_logic_cluster/lc_2/in_3

Net : fifo_inst_rx_fifo_inst_wRamRdEn
T_14_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g1_5
T_15_5_input_2_0
T_15_5_wire_logic_cluster/lc_0/in_2

T_14_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g0_5
T_15_5_wire_logic_cluster/lc_0/in_3

T_14_5_wire_logic_cluster/lc_5/out
T_14_4_sp4_v_t_42
T_15_4_sp4_h_l_0
T_16_4_lc_trk_g2_0
T_16_4_input_2_4
T_16_4_wire_logic_cluster/lc_4/in_2

T_14_5_wire_logic_cluster/lc_5/out
T_15_5_sp4_h_l_10
T_16_5_lc_trk_g3_2
T_16_5_wire_logic_cluster/lc_4/in_3

T_14_5_wire_logic_cluster/lc_5/out
T_14_4_sp4_v_t_42
T_15_4_sp4_h_l_0
T_16_4_lc_trk_g3_0
T_16_4_wire_logic_cluster/lc_2/in_3

T_14_5_wire_logic_cluster/lc_5/out
T_15_5_sp4_h_l_10
T_16_5_lc_trk_g2_2
T_16_5_wire_logic_cluster/lc_7/in_1

End 

Net : un1_rRamRdAddr_cry_2_c_RNII9N9
T_15_5_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g2_3
T_16_4_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g2_3
T_16_4_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIQDZ0Z64
T_14_11_wire_logic_cluster/lc_2/out
T_9_11_sp12_h_l_0
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_5/in_3

T_14_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_9
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2
T_15_5_wire_logic_cluster/lc_2/cout
T_15_5_wire_logic_cluster/lc_3/in_3

Net : m60
T_16_4_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_40
T_17_3_sp4_h_l_5
T_19_3_lc_trk_g2_0
T_19_3_input0_4
T_19_3_wire_bram/ram/RADDR_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_1
T_18_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g0_5
T_19_11_input0_5
T_19_11_wire_bram/ram/RADDR_2

End 

Net : uart_inst0.tx_uart_fifo_inst.m15_xZ0Z0_cascade_
T_14_5_wire_logic_cluster/lc_4/ltout
T_14_5_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst_rx_fifo_inst_wRamWrEn
T_15_4_wire_logic_cluster/lc_7/out
T_15_4_sp4_h_l_3
T_19_4_sp4_h_l_6
T_19_4_lc_trk_g1_3
T_19_4_wire_bram/ram/WCLKE

T_15_4_wire_logic_cluster/lc_7/out
T_15_4_sp4_h_l_3
T_18_0_span4_vert_44
T_17_2_lc_trk_g0_2
T_17_2_input_2_0
T_17_2_wire_logic_cluster/lc_0/in_2

T_15_4_wire_logic_cluster/lc_7/out
T_15_4_sp4_h_l_3
T_18_0_span4_vert_44
T_17_2_lc_trk_g2_1
T_17_2_wire_logic_cluster/lc_0/in_3

T_15_4_wire_logic_cluster/lc_7/out
T_15_4_sp4_h_l_3
T_18_0_span4_vert_44
T_18_2_lc_trk_g3_1
T_18_2_wire_logic_cluster/lc_2/in_0

T_15_4_wire_logic_cluster/lc_7/out
T_15_4_sp4_h_l_3
T_18_0_span4_vert_44
T_18_2_lc_trk_g3_1
T_18_2_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst_wRxWrEn
T_14_5_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g3_3
T_15_4_wire_logic_cluster/lc_7/in_3

T_14_5_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g2_3
T_13_5_wire_logic_cluster/lc_6/in_1

T_14_5_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g2_3
T_13_5_wire_logic_cluster/lc_4/in_3

T_14_5_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_1/in_1

T_14_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_0/in_1

T_14_5_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_7/in_3

T_14_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_3/in_0

End 

Net : fifo_inst_tx_fifo_inst_wRamRdEn
T_14_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g1_5
T_15_3_input_2_0
T_15_3_wire_logic_cluster/lc_0/in_2

T_14_3_wire_logic_cluster/lc_5/out
T_15_0_span4_vert_35
T_15_1_lc_trk_g3_3
T_15_1_wire_logic_cluster/lc_3/cen

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g0_5
T_15_3_wire_logic_cluster/lc_0/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_10
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_1/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_10
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_4/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_10
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_7/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_10
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst_tx_fifo_inst_rDataCount_1
T_14_4_wire_logic_cluster/lc_5/out
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_4/in_0

T_14_4_wire_logic_cluster/lc_5/out
T_14_4_lc_trk_g1_5
T_14_4_wire_logic_cluster/lc_7/in_1

T_14_4_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g3_5
T_13_3_wire_logic_cluster/lc_1/in_3

T_14_4_wire_logic_cluster/lc_5/out
T_14_3_sp4_v_t_42
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_7/in_1

T_14_4_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g3_5
T_13_3_wire_logic_cluster/lc_5/in_1

T_14_4_wire_logic_cluster/lc_5/out
T_14_3_sp4_v_t_42
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_1/in_1

T_14_4_wire_logic_cluster/lc_5/out
T_14_4_lc_trk_g1_5
T_14_4_wire_logic_cluster/lc_4/in_0

T_14_4_wire_logic_cluster/lc_5/out
T_14_4_lc_trk_g2_5
T_14_4_input_2_5
T_14_4_wire_logic_cluster/lc_5/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.m8_xZ0Z0_cascade_
T_14_3_wire_logic_cluster/lc_4/ltout
T_14_3_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2
T_15_3_wire_logic_cluster/lc_2/cout
T_15_3_wire_logic_cluster/lc_3/in_3

Net : un1_rRamRdAddr_cry_2_c_RNIMVKN
T_15_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g1_3
T_16_3_wire_logic_cluster/lc_1/in_3

T_15_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g1_3
T_16_3_input_2_0
T_16_3_wire_logic_cluster/lc_0/in_2

End 

Net : m74
T_16_3_wire_logic_cluster/lc_1/out
T_16_3_sp4_h_l_7
T_19_0_span4_vert_31
T_19_1_lc_trk_g3_7
T_19_1_input0_4
T_19_1_wire_bram/ram/RADDR_3

End 

Net : fifo_inst_tx_fifo_inst_rDataCount_0
T_14_3_wire_logic_cluster/lc_7/out
T_14_3_lc_trk_g2_7
T_14_3_wire_logic_cluster/lc_4/in_1

T_14_3_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g1_7
T_14_4_wire_logic_cluster/lc_7/in_3

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_sp4_h_l_6
T_12_3_lc_trk_g0_6
T_12_3_wire_logic_cluster/lc_7/in_3

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_5/in_3

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_sp4_h_l_6
T_12_3_lc_trk_g0_6
T_12_3_wire_logic_cluster/lc_1/in_3

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_7/in_3

T_14_3_wire_logic_cluster/lc_7/out
T_14_3_lc_trk_g2_7
T_14_3_wire_logic_cluster/lc_7/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g0_7
T_14_4_wire_logic_cluster/lc_5/in_0

End 

Net : P1A2_c
T_14_6_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g1_1
T_14_5_input_2_4
T_14_5_wire_logic_cluster/lc_4/in_2

T_14_6_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g1_1
T_14_5_wire_logic_cluster/lc_5/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_19_0_span4_vert_40
T_18_3_lc_trk_g3_0
T_18_3_wire_logic_cluster/lc_7/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_19_0_span4_vert_40
T_18_3_lc_trk_g3_0
T_18_3_wire_logic_cluster/lc_1/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_4/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_2/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_6/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_6/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_7/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_18_4_lc_trk_g2_6
T_18_4_wire_logic_cluster/lc_3/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g0_1
T_14_7_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_3/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_5/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_1/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g1_1
T_14_5_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_7/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_13_7_lc_trk_g0_1
T_13_7_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_46
T_16_4_sp4_h_l_11
T_12_4_sp4_h_l_7
T_11_0_span4_vert_37
T_7_0_span4_horz_r_2
T_8_0_lc_trk_g0_6
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIOAZ0Z54
T_14_11_wire_logic_cluster/lc_1/out
T_15_11_sp4_h_l_2
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_15_11_sp4_h_l_2
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0
T_14_11_wire_logic_cluster/lc_0/cout
T_14_11_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0Z_0
T_17_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_9
T_19_11_lc_trk_g2_4
T_19_11_input0_6
T_19_11_wire_bram/ram/RADDR_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rDataCount_c3_0_0
T_13_4_wire_logic_cluster/lc_6/out
T_13_3_sp4_v_t_44
T_13_7_sp4_v_t_44
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.wTxRdEmpty
T_13_10_wire_logic_cluster/lc_5/out
T_13_3_sp12_v_t_22
T_13_4_lc_trk_g3_6
T_13_4_input_2_7
T_13_4_wire_logic_cluster/lc_7/in_2

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_3/in_1

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_sp4_v_t_42
T_13_13_sp4_v_t_47
T_14_17_sp4_h_l_4
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_3

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

End 

Net : fifo_inst_tx_fifo_inst_rDataCount_2
T_14_4_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g1_1
T_14_3_input_2_4
T_14_3_wire_logic_cluster/lc_4/in_2

T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g2_1
T_14_4_wire_logic_cluster/lc_7/in_0

T_14_4_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g2_1
T_13_3_wire_logic_cluster/lc_5/in_0

T_14_4_wire_logic_cluster/lc_1/out
T_14_4_sp4_h_l_7
T_13_0_span4_vert_42
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_1/in_0

T_14_4_wire_logic_cluster/lc_1/out
T_14_4_sp4_h_l_7
T_13_0_span4_vert_42
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_2/in_3

T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g2_1
T_14_4_wire_logic_cluster/lc_1/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.rDataCount_0_sqmuxa
T_13_4_wire_logic_cluster/lc_7/out
T_13_4_lc_trk_g2_7
T_13_4_wire_logic_cluster/lc_6/in_1

T_13_4_wire_logic_cluster/lc_7/out
T_13_0_span12_vert_21
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_6/in_0

T_13_4_wire_logic_cluster/lc_7/out
T_13_0_span12_vert_21
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.wRxWrEn_0
T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_2/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_input_2_3
T_16_9_wire_logic_cluster/lc_3/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.wRamWrEn
T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_2
T_19_10_lc_trk_g2_2
T_19_10_wire_bram/ram/WCLKE

T_16_9_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_40
T_17_6_lc_trk_g2_0
T_17_6_input_2_0
T_17_6_wire_logic_cluster/lc_0/in_2

T_16_9_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_40
T_17_6_lc_trk_g3_0
T_17_6_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_8_lc_trk_g0_2
T_16_8_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_17_7_lc_trk_g3_5
T_17_7_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_17_7_lc_trk_g3_5
T_17_7_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_17_9_lc_trk_g0_5
T_17_9_input_2_1
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4
T_17_10_wire_logic_cluster/lc_4/cout
T_17_10_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIK0HSZ0
T_17_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_7/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g0_1
T_16_11_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNISCLSZ0
T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_3/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0_0
T_16_10_wire_logic_cluster/lc_7/out
T_16_9_sp4_v_t_46
T_17_9_sp4_h_l_4
T_19_9_lc_trk_g3_1
T_19_9_input0_6
T_19_9_wire_bram/ram/RADDR_1

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0
T_17_10_wire_logic_cluster/lc_0/cout
T_17_10_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4_0
T_18_10_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g3_3
T_19_9_input0_2
T_19_9_wire_bram/ram/RADDR_5

End 

Net : fifo_inst_rx_fifo_inst_rDataCount_fast_0
T_14_6_wire_logic_cluster/lc_7/out
T_14_5_lc_trk_g0_7
T_14_5_wire_logic_cluster/lc_4/in_3

T_14_6_wire_logic_cluster/lc_7/out
T_13_5_lc_trk_g3_7
T_13_5_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_7/out
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst_wTxRdEn
T_13_4_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g2_3
T_14_3_wire_logic_cluster/lc_4/in_3

T_13_4_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g2_3
T_14_3_wire_logic_cluster/lc_5/in_0

T_13_4_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_1/in_1

T_13_4_wire_logic_cluster/lc_3/out
T_13_4_sp4_h_l_11
T_16_4_sp4_v_t_41
T_15_6_lc_trk_g1_4
T_15_6_input_2_3
T_15_6_wire_logic_cluster/lc_3/in_2

T_13_4_wire_logic_cluster/lc_3/out
T_13_4_sp4_h_l_11
T_13_4_lc_trk_g1_6
T_13_4_wire_logic_cluster/lc_0/in_3

T_13_4_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g2_3
T_12_3_input_2_1
T_12_3_wire_logic_cluster/lc_1/in_2

T_13_4_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g2_3
T_12_3_wire_logic_cluster/lc_2/in_1

T_13_4_wire_logic_cluster/lc_3/out
T_13_4_sp4_h_l_11
T_13_4_lc_trk_g1_6
T_13_4_wire_logic_cluster/lc_1/in_0

T_13_4_wire_logic_cluster/lc_3/out
T_14_4_lc_trk_g0_3
T_14_4_wire_logic_cluster/lc_4/in_3

T_13_4_wire_logic_cluster/lc_3/out
T_14_4_lc_trk_g0_3
T_14_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3
T_17_10_wire_logic_cluster/lc_3/cout
T_17_10_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIQ9KSZ0
T_17_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3_0
T_18_10_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g2_1
T_19_9_input0_3
T_19_9_wire_bram/ram/RADDR_4

End 

Net : bfn_15_4_0_
T_15_4_wire_logic_cluster/carry_in_mux/cout
T_15_4_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_15_6_0_
T_15_6_wire_logic_cluster/carry_in_mux/cout
T_15_6_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNIO67CZ0
T_15_6_wire_logic_cluster/lc_0/out
T_16_3_sp4_v_t_41
T_17_3_sp4_h_l_4
T_19_3_lc_trk_g2_1
T_19_3_input2_7
T_19_3_wire_bram/ram/RADDR_8

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNISS4QZ0
T_15_4_wire_logic_cluster/lc_0/out
T_16_1_sp4_v_t_41
T_17_1_sp4_h_l_4
T_19_1_lc_trk_g2_1
T_19_1_input2_7
T_19_1_wire_bram/ram/RADDR_8

T_15_4_wire_logic_cluster/lc_0/out
T_15_4_lc_trk_g2_0
T_15_4_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.uart_inst0.N_147_0_i_0
T_15_17_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_43
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

End 

Net : uart_inst0.uart_inst0.un1_rx_state49_i_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_2
T_16_17_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.uart_inst0.tx_countdown_0_sqmuxa_1_13
T_15_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.uart_inst0.tx_m5_0
T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_0
T_16_18_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g0_0
T_17_18_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_12
T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.uart_inst0.tx_countdown_0_sqmuxa_1_13_11_4
T_15_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_18_15_sp4_v_t_46
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_3
T_17_17_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g1_4
T_17_18_input_2_5
T_17_18_wire_logic_cluster/lc_5/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst_rx_fifo_inst_rDataCount_fast_3
T_14_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g2_6
T_14_5_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g2_6
T_13_5_input_2_0
T_13_5_wire_logic_cluster/lc_0/in_2

T_14_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g2_6
T_14_5_wire_logic_cluster/lc_6/in_0

End 

Net : fifo_inst_tx_fifo_inst_rDataCount_fast_3
T_14_3_wire_logic_cluster/lc_6/out
T_14_3_lc_trk_g2_6
T_14_3_wire_logic_cluster/lc_5/in_3

T_14_3_wire_logic_cluster/lc_6/out
T_14_4_lc_trk_g1_6
T_14_4_input_2_7
T_14_4_wire_logic_cluster/lc_7/in_2

T_14_3_wire_logic_cluster/lc_6/out
T_14_3_lc_trk_g2_6
T_14_3_wire_logic_cluster/lc_6/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1
T_17_10_wire_logic_cluster/lc_1/cout
T_17_10_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1_0
T_18_10_wire_logic_cluster/lc_6/out
T_19_9_lc_trk_g3_6
T_19_9_input0_5
T_19_9_wire_bram/ram/RADDR_2

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIM3ISZ0
T_17_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_6/in_3

T_17_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIO6JSZ0
T_17_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g0_3
T_18_10_wire_logic_cluster/lc_4/in_3

T_17_10_wire_logic_cluster/lc_3/out
T_17_9_sp4_v_t_38
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2
T_17_10_wire_logic_cluster/lc_2/cout
T_17_10_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2_0
T_18_10_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g2_4
T_19_9_input0_4
T_19_9_wire_bram/ram/RADDR_3

End 

Net : uart_inst0.uart_inst0.un1_rx_state49_i
T_15_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_9
T_16_17_sp4_v_t_44
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_sp4_h_l_1
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_5/s_r

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_1
T_16_17_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddrZ1Z_1
T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g3_6
T_15_10_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5
T_15_5_wire_logic_cluster/lc_5/cout
T_15_5_wire_logic_cluster/lc_6/in_3

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIK05CZ0
T_15_5_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_41
T_16_3_sp4_h_l_9
T_19_0_span4_vert_27
T_19_3_lc_trk_g0_3
T_19_3_input0_1
T_19_3_wire_bram/ram/RADDR_6

T_15_5_wire_logic_cluster/lc_6/out
T_15_4_lc_trk_g0_6
T_15_4_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNOZ0
T_15_10_wire_logic_cluster/lc_5/out
T_16_10_sp4_h_l_10
T_19_10_sp4_v_t_38
T_19_11_lc_trk_g3_6
T_19_11_input0_7
T_19_11_wire_bram/ram/RADDR_0

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIBDOK2Z0Z_0
T_14_11_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g2_0
T_15_10_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g2_0
T_15_10_wire_logic_cluster/lc_6/in_0

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6
T_15_5_wire_logic_cluster/lc_6/cout
T_15_5_wire_logic_cluster/lc_7/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6
T_15_3_wire_logic_cluster/lc_6/cout
T_15_3_wire_logic_cluster/lc_7/in_3

Net : rRamRdAddr_RNI0S8U_0
T_15_5_wire_logic_cluster/lc_0/out
T_16_5_lc_trk_g1_0
T_16_5_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_0/out
T_16_5_lc_trk_g1_0
T_16_5_wire_logic_cluster/lc_7/in_0

End 

Net : m59
T_16_5_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_37
T_17_3_sp4_h_l_0
T_19_3_lc_trk_g2_5
T_19_3_input0_7
T_19_3_wire_bram/ram/RADDR_0

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIM36CZ0
T_15_5_wire_logic_cluster/lc_7/out
T_16_3_sp4_v_t_42
T_17_3_sp4_h_l_7
T_19_3_lc_trk_g2_2
T_19_3_input0_0
T_19_3_wire_bram/ram/RADDR_7

T_15_5_wire_logic_cluster/lc_7/out
T_16_4_lc_trk_g2_7
T_16_4_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIQP3QZ0
T_15_3_wire_logic_cluster/lc_7/out
T_16_1_sp4_v_t_42
T_17_1_sp4_h_l_7
T_19_1_lc_trk_g2_2
T_19_1_input0_0
T_19_1_wire_bram/ram/RADDR_7

T_15_3_wire_logic_cluster/lc_7/out
T_15_2_lc_trk_g1_7
T_15_2_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_11
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_13
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_0
T_15_10_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g1_6
T_14_11_wire_logic_cluster/lc_0/in_1

T_15_10_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_5/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddrZ0Z_2
T_16_11_wire_logic_cluster/lc_7/out
T_15_11_sp4_h_l_6
T_14_11_lc_trk_g0_6
T_14_11_input_2_2
T_14_11_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_4/in_1

End 

Net : rRamRdAddr_RNI9KL42_0
T_15_3_wire_logic_cluster/lc_0/out
T_16_3_lc_trk_g1_0
T_16_3_wire_logic_cluster/lc_4/in_1

T_15_3_wire_logic_cluster/lc_0/out
T_16_3_lc_trk_g1_0
T_16_3_input_2_7
T_16_3_wire_logic_cluster/lc_7/in_2

End 

Net : m73
T_16_3_wire_logic_cluster/lc_4/out
T_17_3_sp4_h_l_8
T_20_0_span4_vert_32
T_19_1_lc_trk_g0_3
T_19_1_input0_7
T_19_1_wire_bram/ram/RADDR_0

End 

Net : uart_inst0.uart_inst0.rx_countdowne_0_i
T_16_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_3
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_3
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_3
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_3
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_3
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_47
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_0/cen

End 

Net : uart_inst0.uart_inst0.un1_rx_clk_divider_10
T_10_14_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.uart_inst0.un1_rx_clk_divider_0
T_10_14_wire_logic_cluster/lc_4/out
T_11_14_sp12_h_l_0
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_8
T_9_15_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5
T_15_3_wire_logic_cluster/lc_5/cout
T_15_3_wire_logic_cluster/lc_6/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIOM2QZ0
T_15_3_wire_logic_cluster/lc_6/out
T_16_1_sp4_v_t_40
T_17_1_sp4_h_l_10
T_19_1_lc_trk_g2_7
T_19_1_input0_1
T_19_1_wire_bram/ram/RADDR_6

T_15_3_wire_logic_cluster/lc_6/out
T_15_2_lc_trk_g1_6
T_15_2_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_6
T_15_19_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.uart_inst0.tx_countdown_0_sqmuxa_1_13_9
T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_sp4_h_l_8
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.uart_inst0.un1_rx_clk_divider_9
T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_14
T_9_15_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g2_6
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_7
T_9_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_10
T_9_15_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_5
T_15_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_7
T_16_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_10
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_1/in_0

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_11
T_9_15_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_input_2_3
T_9_15_wire_logic_cluster/lc_3/in_2

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_12
T_9_15_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g2_4
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.N_100
T_16_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g3_3
T_16_3_wire_logic_cluster/lc_1/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g3_3
T_16_3_wire_logic_cluster/lc_0/in_0

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g3_3
T_16_3_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_8
T_15_4_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_42
T_16_3_lc_trk_g1_2
T_16_3_input_2_5
T_16_3_wire_logic_cluster/lc_5/in_2

T_15_4_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g0_3
T_15_4_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.m72_eZ0Z_6
T_16_3_wire_logic_cluster/lc_5/out
T_16_3_lc_trk_g1_5
T_16_3_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_7
T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_1/in_1

T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g1_4
T_15_10_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_4
T_15_11_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_0
T_17_12_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_44
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_3
T_15_10_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_8
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4
T_15_5_wire_logic_cluster/lc_4/cout
T_15_5_wire_logic_cluster/lc_5/in_3

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIIT3CZ0
T_15_5_wire_logic_cluster/lc_5/out
T_16_3_sp4_v_t_38
T_17_3_sp4_h_l_3
T_19_3_lc_trk_g2_6
T_19_3_input0_2
T_19_3_wire_bram/ram/RADDR_5

T_15_5_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g1_5
T_15_6_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.wUartRxEmpty_i
T_17_8_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_8_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_8_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

End 

Net : uart_inst0.uart_inst0.un1_rx_bits_remaining_c1
T_17_13_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_47
T_18_11_lc_trk_g2_7
T_18_11_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.N_283
T_16_14_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_3/in_3

T_16_14_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_11
T_19_10_sp4_v_t_40
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_3/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_11
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_11
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.uart_inst0.rx_countdownZ0Z_4
T_15_14_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_1/in_0

End 

Net : uart_inst0.uart_inst0.rx_state_srsts_0_o2_3_3
T_15_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_3/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_3
T_9_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.un1_rx_clk_divider_8
T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_0
T_10_15_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_0/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4
T_15_3_wire_logic_cluster/lc_4/cout
T_15_3_wire_logic_cluster/lc_5/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIMJ1QZ0
T_15_3_wire_logic_cluster/lc_5/out
T_16_3_sp4_h_l_10
T_19_0_span4_vert_28
T_19_1_lc_trk_g2_4
T_19_1_input0_2
T_19_1_wire_bram/ram/RADDR_5

T_15_3_wire_logic_cluster/lc_5/out
T_15_2_lc_trk_g0_5
T_15_2_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.uart_inst0.rx_state_2_sqmuxa
T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_1
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_6/out
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_6/out
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_4
T_16_17_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.uart_inst0.rx_countdownZ0Z_5
T_16_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.uart_inst0.rx_countdownZ0Z_3
T_15_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_1
T_9_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_4
T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_9
T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g2_1
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0Z0Z_3
T_13_12_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_2
T_13_12_wire_logic_cluster/lc_2/cout
T_13_12_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.tx_uart_fifo_inst.N_99
T_16_5_wire_logic_cluster/lc_6/out
T_16_5_lc_trk_g2_6
T_16_5_wire_logic_cluster/lc_4/in_0

T_16_5_wire_logic_cluster/lc_6/out
T_16_4_lc_trk_g1_6
T_16_4_wire_logic_cluster/lc_4/in_1

T_16_5_wire_logic_cluster/lc_6/out
T_16_4_lc_trk_g0_6
T_16_4_wire_logic_cluster/lc_2/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.m58_eZ0Z_6
T_16_5_wire_logic_cluster/lc_1/out
T_16_5_lc_trk_g2_1
T_16_5_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_3
T_16_4_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_wire_logic_cluster/lc_1/in_0

T_16_4_wire_logic_cluster/lc_2/out
T_15_5_lc_trk_g0_2
T_15_5_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rDataCount_c2_d_cascade_
T_13_4_wire_logic_cluster/lc_5/ltout
T_13_4_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_8
T_15_6_wire_logic_cluster/lc_7/out
T_16_5_lc_trk_g2_7
T_16_5_input_2_1
T_16_5_wire_logic_cluster/lc_1/in_2

T_15_6_wire_logic_cluster/lc_7/out
T_15_6_lc_trk_g3_7
T_15_6_wire_logic_cluster/lc_0/in_0

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_1
T_16_4_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g1_3
T_16_5_wire_logic_cluster/lc_1/in_1

T_16_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_1/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3
T_15_5_wire_logic_cluster/lc_3/cout
T_15_5_wire_logic_cluster/lc_4/in_3

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIGQ2CZ0
T_15_5_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_36
T_17_3_sp4_h_l_1
T_19_3_lc_trk_g3_4
T_19_3_input0_3
T_19_3_wire_bram/ram/RADDR_4

T_15_5_wire_logic_cluster/lc_4/out
T_16_5_lc_trk_g1_4
T_16_5_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_3
T_16_3_wire_logic_cluster/lc_0/out
T_16_3_lc_trk_g3_0
T_16_3_wire_logic_cluster/lc_5/in_0

T_16_3_wire_logic_cluster/lc_0/out
T_15_3_lc_trk_g2_0
T_15_3_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIKG0QZ0
T_15_3_wire_logic_cluster/lc_4/out
T_16_3_sp4_h_l_8
T_19_0_span4_vert_32
T_19_1_lc_trk_g3_0
T_19_1_input0_3
T_19_1_wire_bram/ram/RADDR_4

T_15_3_wire_logic_cluster/lc_4/out
T_16_3_lc_trk_g1_4
T_16_3_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3
T_15_3_wire_logic_cluster/lc_3/cout
T_15_3_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.uart_inst0.rx_bits_remaining_2_sqmuxa
T_17_13_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_46
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_1
T_15_4_wire_logic_cluster/lc_1/out
T_16_3_lc_trk_g3_1
T_16_3_wire_logic_cluster/lc_5/in_1

T_15_4_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g1_1
T_15_3_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.rx_countdownZ0Z_2
T_15_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_2
T_9_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g1_2
T_10_14_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_8
T_18_10_wire_logic_cluster/lc_2/out
T_19_9_lc_trk_g3_2
T_19_9_input0_7
T_19_9_wire_bram/ram/RADDR_0

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNID4JC2Z0Z_0
T_17_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_2/in_1

T_17_10_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_45
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_0
T_16_5_wire_logic_cluster/lc_7/out
T_16_5_lc_trk_g1_7
T_16_5_wire_logic_cluster/lc_1/in_3

T_16_5_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g2_7
T_15_5_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_4
T_15_12_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_41
T_15_10_lc_trk_g3_1
T_15_10_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIAHVBZ0
T_15_5_wire_logic_cluster/lc_1/out
T_15_3_sp4_v_t_47
T_16_3_sp4_h_l_3
T_19_0_span4_vert_33
T_19_3_lc_trk_g1_1
T_19_3_input0_6
T_19_3_wire_bram/ram/RADDR_1

T_15_5_wire_logic_cluster/lc_1/out
T_16_4_lc_trk_g3_1
T_16_4_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0
T_15_5_wire_logic_cluster/lc_0/cout
T_15_5_wire_logic_cluster/lc_1/in_3

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_0
T_16_3_wire_logic_cluster/lc_7/out
T_16_3_lc_trk_g1_7
T_16_3_wire_logic_cluster/lc_5/in_3

T_16_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g2_7
T_15_3_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1
T_15_5_wire_logic_cluster/lc_1/cout
T_15_5_wire_logic_cluster/lc_2/in_3

Net : fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNICK0CZ0
T_15_5_wire_logic_cluster/lc_2/out
T_16_5_sp4_h_l_4
T_19_1_sp4_v_t_47
T_19_3_lc_trk_g3_2
T_19_3_input0_5
T_19_3_wire_bram/ram/RADDR_2

T_15_5_wire_logic_cluster/lc_2/out
T_15_4_lc_trk_g1_2
T_15_4_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_1
T_16_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g2_0
T_17_10_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_3
T_17_12_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_39
T_17_10_lc_trk_g2_7
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_5
T_15_12_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_42
T_15_10_lc_trk_g2_2
T_15_10_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIGAUPZ0
T_15_3_wire_logic_cluster/lc_2/out
T_16_3_sp4_h_l_4
T_19_0_span4_vert_34
T_19_1_lc_trk_g3_2
T_19_1_input0_5
T_19_1_wire_bram/ram/RADDR_2

T_15_3_wire_logic_cluster/lc_2/out
T_15_3_sp4_h_l_9
T_17_3_lc_trk_g2_4
T_17_3_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1
T_15_3_wire_logic_cluster/lc_1/cout
T_15_3_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_8
T_16_12_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_7/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_4
T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_1/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_7
T_17_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_2/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_5_cascade_
T_15_10_wire_logic_cluster/lc_3/ltout
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_7
T_15_12_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_38
T_15_7_sp4_v_t_46
T_15_10_lc_trk_g1_6
T_15_10_input_2_3
T_15_10_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_6
T_16_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_5
T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g1_6
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2
T_17_2_wire_logic_cluster/lc_2/cout
T_17_2_wire_logic_cluster/lc_3/in_3

Net : un1_rRamWrAddr_cry_2_c_RNIOTMG
T_17_2_wire_logic_cluster/lc_3/out
T_18_2_lc_trk_g0_3
T_18_2_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_5
T_16_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_7
T_16_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_input_2_6
T_17_11_wire_logic_cluster/lc_6/in_2

T_16_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_2
T_16_11_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0
T_15_3_wire_logic_cluster/lc_0/cout
T_15_3_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_THRU_CO
T_16_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_45
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1
T_16_19_wire_logic_cluster/lc_3/cout
T_16_19_wire_logic_cluster/lc_4/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIE7TPZ0
T_15_3_wire_logic_cluster/lc_1/out
T_16_1_sp4_v_t_46
T_17_1_sp4_h_l_11
T_19_1_lc_trk_g2_6
T_19_1_input0_6
T_19_1_wire_bram/ram/RADDR_1

T_15_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g1_1
T_15_4_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.uart_inst0.rRxData_0_sqmuxa_0
T_17_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_3
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_7/cen

T_17_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

End 

Net : uart_inst0.uart_inst0.rRxData_0_sqmuxa
T_16_14_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.ft2232h_inst.un1_rFifoState_1_sqmuxa_0_i_0
T_16_5_wire_logic_cluster/lc_3/out
T_16_1_sp4_v_t_43
T_16_2_lc_trk_g3_3
T_16_2_wire_logic_cluster/lc_4/cen

End 

Net : fifo_inst_ft2232h_inst_un1_rFifoState_1_sqmuxa_0_i_cascade_
T_16_5_wire_logic_cluster/lc_2/ltout
T_16_5_wire_logic_cluster/lc_3/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamRdAddr_1_6
T_15_12_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_40
T_15_10_lc_trk_g0_5
T_15_10_wire_logic_cluster/lc_3/in_0

End 

Net : N_97
T_14_2_wire_logic_cluster/lc_1/out
T_13_2_sp4_h_l_10
T_16_2_sp4_v_t_38
T_16_5_lc_trk_g1_6
T_16_5_wire_logic_cluster/lc_2/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g1_1
T_13_3_wire_logic_cluster/lc_2/in_0

T_14_2_wire_logic_cluster/lc_1/out
T_15_2_sp4_h_l_2
T_14_2_sp4_v_t_45
T_14_6_lc_trk_g1_0
T_14_6_wire_logic_cluster/lc_6/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_15_2_sp4_h_l_2
T_16_2_lc_trk_g2_2
T_16_2_wire_logic_cluster/lc_7/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_14_0_span4_vert_47
T_13_4_lc_trk_g2_2
T_13_4_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rDataCount_c2_d
T_13_4_wire_logic_cluster/lc_5/out
T_13_3_sp4_v_t_42
T_13_7_sp4_v_t_47
T_13_9_lc_trk_g2_2
T_13_9_input_2_6
T_13_9_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_13_13_0_
T_13_13_wire_logic_cluster/carry_in_mux/cout
T_13_13_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.uart_inst0.tx_bits_remainingZ0Z_3
T_13_17_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_47
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.uart_inst0.N_143_0_0
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

End 

Net : uart_inst0.uart_inst0.N_143_0_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.uart_inst0.N_157
T_15_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamRdAddrZ0Z_4
T_16_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_6/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_5
T_15_6_wire_logic_cluster/lc_1/out
T_16_4_sp4_v_t_46
T_16_5_lc_trk_g3_6
T_16_5_wire_logic_cluster/lc_5/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g1_1
T_15_5_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.m58_eZ0Z_5_cascade_
T_16_5_wire_logic_cluster/lc_5/ltout
T_16_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_9
T_16_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : uart_inst0.uart_inst0.tx_countdown_0_sqmuxa_1_13_11_3_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_8
T_16_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_47
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.uart_inst0.tx_N_11_mux
T_17_18_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_45
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_2
T_17_6_wire_logic_cluster/lc_2/cout
T_17_6_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0_0_3
T_17_6_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g0_3
T_17_7_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.tx_clk_dividerZ0Z_14
T_16_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.tx_bits_remainingZ0Z_2
T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.uart_inst0.tx_m5_0_2_cascade_
T_17_18_wire_logic_cluster/lc_3/ltout
T_17_18_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_17_3_0_
T_17_3_wire_logic_cluster/carry_in_mux/cout
T_17_3_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_2
T_17_3_wire_logic_cluster/lc_3/out
T_15_3_sp4_h_l_3
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_2/in_1

T_17_3_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g2_3
T_16_3_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.tx_bits_remainingZ0Z_1
T_14_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_41
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.uart_inst0.tx_countdownZ0Z_2
T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_16_sp4_v_t_43
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.N_147_0
T_15_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_44
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_44
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_14_18_lc_trk_g2_0
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_inst_ft2232h_inst_rFifoState_0
T_14_2_wire_logic_cluster/lc_2/out
T_14_2_lc_trk_g2_2
T_14_2_wire_logic_cluster/lc_1/in_1

T_14_2_wire_logic_cluster/lc_2/out
T_14_1_sp4_v_t_36
T_11_5_sp4_h_l_1
T_12_5_lc_trk_g2_1
T_12_5_wire_logic_cluster/lc_0/in_1

T_14_2_wire_logic_cluster/lc_2/out
T_14_0_span12_vert_23
T_14_9_lc_trk_g2_7
T_14_9_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1
T_16_19_wire_logic_cluster/lc_4/cout
T_16_19_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_THRU_CO
T_16_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.uart_inst0.tx_countdownZ0Z_1
T_14_18_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_37
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_41
T_15_16_sp4_h_l_9
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_sp12_h_l_0
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_41
T_15_16_sp4_h_l_9
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.tx_countdownZ0Z_3
T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_42
T_15_16_lc_trk_g2_2
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_15_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_15_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_47
T_16_16_sp4_h_l_10
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.N_100_cascade_
T_16_3_wire_logic_cluster/lc_3/ltout
T_16_3_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.uart_inst0.rTx_6_f1_0
T_14_15_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.uart_inst0.N_157_cascade_
T_15_15_wire_logic_cluster/lc_6/ltout
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : uart_inst0.uart_inst0.tx_state_1_sqmuxa_1_0_a3_0
T_15_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_46
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_13
T_9_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_5
T_9_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.uart_inst0.un1_rx_clk_divider_7_cascade_
T_10_14_wire_logic_cluster/lc_3/ltout
T_10_14_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.uart_inst0.rx_clk_dividerZ0Z_6
T_9_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_6/in_1

End 

Net : fifo_inst_tx_fifo_inst_rDataCount_0_sqmuxa
T_15_6_wire_logic_cluster/lc_3/out
T_15_6_sp4_h_l_11
T_14_2_sp4_v_t_41
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_5/in_1

T_15_6_wire_logic_cluster/lc_3/out
T_15_6_sp4_h_l_11
T_14_2_sp4_v_t_41
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_1/in_3

End 

Net : N_8_0
T_14_4_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_42
T_15_6_lc_trk_g1_7
T_15_6_wire_logic_cluster/lc_3/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_38
T_15_5_sp4_h_l_3
T_16_5_lc_trk_g2_3
T_16_5_wire_logic_cluster/lc_2/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g2_7
T_13_3_wire_logic_cluster/lc_2/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_38
T_13_4_lc_trk_g2_6
T_13_4_wire_logic_cluster/lc_1/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_42
T_16_2_sp4_h_l_0
T_16_2_lc_trk_g1_5
T_16_2_wire_logic_cluster/lc_7/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_38
T_13_4_lc_trk_g2_6
T_13_4_wire_logic_cluster/lc_3/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_38
T_14_2_lc_trk_g3_6
T_14_2_wire_logic_cluster/lc_2/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_46
T_14_6_lc_trk_g1_6
T_14_6_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un20_rRamRdAddr_0_sqmuxa_7_cascade_
T_15_10_wire_logic_cluster/lc_4/ltout
T_15_10_wire_logic_cluster/lc_5/in_2

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_THRU_CO
T_16_19_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_38
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1
T_16_19_wire_logic_cluster/lc_0/cout
T_16_19_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_THRU_CO
T_16_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1
T_16_19_wire_logic_cluster/lc_2/cout
T_16_19_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_2
T_19_12_wire_bram/ram/RDATA_4
T_19_11_sp12_v_t_22
T_8_11_sp12_h_l_1
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0Z0Z_0
T_13_12_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_4
T_16_5_wire_logic_cluster/lc_0/out
T_16_5_lc_trk_g0_0
T_16_5_wire_logic_cluster/lc_5/in_1

T_16_5_wire_logic_cluster/lc_0/out
T_15_5_lc_trk_g3_0
T_15_5_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_6
T_13_12_wire_logic_cluster/lc_6/cout
T_13_12_wire_logic_cluster/lc_7/in_3

Net : uart_inst0.uart_inst0.N_147_0_i
T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g0_0
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.tx_countdownZ0Z_0
T_14_18_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_38
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_0/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_0/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_2
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_3/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_15_16_sp4_h_l_3
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_4/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_5
T_15_2_wire_logic_cluster/lc_6/out
T_16_3_lc_trk_g2_6
T_16_3_wire_logic_cluster/lc_2/in_0

T_15_2_wire_logic_cluster/lc_6/out
T_15_3_lc_trk_g0_6
T_15_3_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.m72_eZ0Z_5_cascade_
T_16_3_wire_logic_cluster/lc_2/ltout
T_16_3_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_4
T_16_3_wire_logic_cluster/lc_6/out
T_16_3_lc_trk_g3_6
T_16_3_wire_logic_cluster/lc_2/in_1

T_16_3_wire_logic_cluster/lc_6/out
T_15_3_lc_trk_g3_6
T_15_3_wire_logic_cluster/lc_4/in_1

End 

Net : un1_rRamWrAddr_cry_2_c_RNISJKU
T_13_2_wire_logic_cluster/lc_3/out
T_13_1_lc_trk_g0_3
T_13_1_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2
T_13_2_wire_logic_cluster/lc_2/cout
T_13_2_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.uart_inst0.tx_countdown_RNO_0Z0Z_3_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_THRU_CO
T_16_19_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_36
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_16_19_0_
T_16_19_wire_logic_cluster/carry_in_mux/cout
T_16_19_wire_logic_cluster/lc_0/in_3

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_7
T_16_4_wire_logic_cluster/lc_0/out
T_16_2_sp4_v_t_45
T_16_5_lc_trk_g1_5
T_16_5_wire_logic_cluster/lc_6/in_0

T_16_4_wire_logic_cluster/lc_0/out
T_15_5_lc_trk_g0_0
T_15_5_wire_logic_cluster/lc_7/in_1

End 

Net : N_101
T_15_6_wire_logic_cluster/lc_6/out
T_16_4_sp4_v_t_40
T_16_5_lc_trk_g2_0
T_16_5_wire_logic_cluster/lc_2/in_0

T_15_6_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g3_6
T_14_6_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_2
T_15_4_wire_logic_cluster/lc_2/out
T_15_5_lc_trk_g1_2
T_15_5_wire_logic_cluster/lc_2/in_1

T_15_4_wire_logic_cluster/lc_2/out
T_16_1_sp4_v_t_45
T_17_5_sp4_h_l_2
T_16_5_lc_trk_g0_2
T_16_5_wire_logic_cluster/lc_5/in_3

End 

Net : fifo_inst_ft2232h_inst_rFifoState_4
T_14_6_wire_logic_cluster/lc_0/out
T_15_6_lc_trk_g1_0
T_15_6_wire_logic_cluster/lc_6/in_3

T_14_6_wire_logic_cluster/lc_0/out
T_14_4_sp4_v_t_45
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_4/in_3

T_14_6_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g2_0
T_14_6_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g2_0
T_14_6_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.uart_inst0.N_136_0
T_14_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_17_7_0_
T_17_7_wire_logic_cluster/carry_in_mux/cout
T_17_7_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_5
T_13_12_wire_logic_cluster/lc_5/cout
T_13_12_wire_logic_cluster/lc_6/in_3

Net : fifo_inst.ft2232h_inst.un1_rFifoState_12_0_i_0
T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_13_4_lc_trk_g0_2
T_13_4_wire_logic_cluster/lc_1/cen

End 

Net : fifo_inst_ft2232h_inst_un1_rFifoState_12_0_i_cascade_
T_13_3_wire_logic_cluster/lc_2/ltout
T_13_3_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst_ft2232h_inst_rWrDelay
T_14_6_wire_logic_cluster/lc_3/out
T_15_6_lc_trk_g0_3
T_15_6_wire_logic_cluster/lc_6/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_14_5_sp4_v_t_38
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_3/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g1_3
T_14_6_input_2_0
T_14_6_wire_logic_cluster/lc_0/in_2

End 

Net : rRamWrAddr_RNI9D19_0
T_17_2_wire_logic_cluster/lc_0/out
T_18_2_lc_trk_g1_0
T_18_2_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_3
T_13_1_wire_logic_cluster/lc_2/out
T_8_1_sp12_h_l_0
T_19_1_sp12_v_t_23
T_19_2_lc_trk_g3_7
T_19_2_input0_4
T_19_2_wire_bram/ram/WADDR_3

T_13_1_wire_logic_cluster/lc_2/out
T_13_1_lc_trk_g3_2
T_13_1_wire_logic_cluster/lc_5/in_0

T_13_1_wire_logic_cluster/lc_2/out
T_13_2_lc_trk_g0_2
T_13_2_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.tx_countdown_0_sqmuxa_1_13_11_3
T_15_18_wire_logic_cluster/lc_2/out
T_15_18_sp4_h_l_9
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.wTxRdData_6
T_13_11_wire_logic_cluster/lc_6/out
T_13_5_sp12_v_t_23
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_6
T_17_2_wire_logic_cluster/lc_6/cout
T_17_2_wire_logic_cluster/lc_7/in_3

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_ac0_1_a1_1
T_13_3_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g0_1
T_13_3_input_2_7
T_13_3_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_c2_1_cascade_
T_14_4_wire_logic_cluster/lc_0/ltout
T_14_4_wire_logic_cluster/lc_1/in_2

End 

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_c2_0
T_13_3_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g3_7
T_14_4_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.uart_inst0.un1_tx_bits_remaining_ac0_1
T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : uart_inst0.uart_inst0.un1_tx_bits_remaining_c1
T_14_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.m65_nsZ0Z_1
T_13_5_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g0_6
T_13_5_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst_rx_fifo_inst_un1_rDataCount15_2_0_0
T_13_5_wire_logic_cluster/lc_3/out
T_13_6_lc_trk_g0_3
T_13_6_wire_logic_cluster/lc_3/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g3_3
T_14_6_wire_logic_cluster/lc_5/in_1

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g3_3
T_14_6_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_4
T_13_12_wire_logic_cluster/lc_4/cout
T_13_12_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1
T_16_19_wire_logic_cluster/lc_1/cout
T_16_19_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_THRU_CO
T_16_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_1/in_3

End 

Net : rTxDataZ0Z_0
T_16_1_wire_logic_cluster/lc_5/out
T_8_1_sp12_h_l_1
T_19_1_sp12_v_t_22
T_19_2_lc_trk_g2_6
T_19_2_wire_bram/ram/WDATA_0

T_16_1_wire_logic_cluster/lc_5/out
T_16_1_lc_trk_g3_5
T_16_1_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.uart_inst0.N_143_0
T_14_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rDataCount_c2
T_14_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g2_0
T_13_10_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.uart_inst0.tx_bits_remainingZ0Z_0
T_14_16_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.uart_inst0.N_141_0
T_14_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.uart_inst0.rx_countdownZ0Z_1
T_15_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.rx_countdownZ0Z_0
T_15_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.wTxRdData_7
T_13_11_wire_logic_cluster/lc_7/out
T_13_6_sp12_v_t_22
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_5
T_17_2_wire_logic_cluster/lc_5/cout
T_17_2_wire_logic_cluster/lc_6/in_3

Net : bfn_13_3_0_
T_13_3_wire_logic_cluster/carry_in_mux/cout
T_13_3_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.uart_inst0.rx_state_srsts_0_o2_3_3_cascade_
T_15_15_wire_logic_cluster/lc_3/ltout
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.uart_inst0.N_275
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.N_257_0
T_15_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_4/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_3
T_13_12_wire_logic_cluster/lc_3/cout
T_13_12_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_3
T_19_12_wire_bram/ram/RDATA_6
T_19_12_sp4_h_l_7
T_15_12_sp4_h_l_3
T_14_8_sp4_v_t_45
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_3/in_3

End 

Net : rRamWrAddr_RNI10581_0
T_13_2_wire_logic_cluster/lc_0/out
T_13_1_lc_trk_g0_0
T_13_1_wire_logic_cluster/lc_4/in_0

End 

Net : fifo_inst_rx_fifo_inst_rRamRdAddr_6
T_15_4_wire_logic_cluster/lc_5/out
T_16_5_lc_trk_g2_5
T_16_5_wire_logic_cluster/lc_6/in_1

T_15_4_wire_logic_cluster/lc_5/out
T_16_3_sp4_v_t_43
T_15_5_lc_trk_g1_6
T_15_5_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.m68_eZ0Z_6
T_13_1_wire_logic_cluster/lc_5/out
T_13_1_lc_trk_g1_5
T_13_1_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_8
T_13_3_wire_logic_cluster/lc_0/out
T_13_0_span4_vert_40
T_13_1_lc_trk_g3_0
T_13_1_input_2_5
T_13_1_wire_logic_cluster/lc_5/in_2

T_13_3_wire_logic_cluster/lc_0/out
T_12_3_sp4_h_l_8
T_16_3_sp4_h_l_11
T_19_0_span4_vert_35
T_19_2_lc_trk_g1_6
T_19_2_input2_7
T_19_2_wire_bram/ram/WADDR_8

T_13_3_wire_logic_cluster/lc_0/out
T_13_3_lc_trk_g1_0
T_13_3_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.N_92
T_13_1_wire_logic_cluster/lc_7/out
T_13_1_lc_trk_g3_7
T_13_1_wire_logic_cluster/lc_2/in_0

T_13_1_wire_logic_cluster/lc_7/out
T_13_1_lc_trk_g2_7
T_13_1_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_7
T_15_2_wire_logic_cluster/lc_7/out
T_16_3_lc_trk_g2_7
T_16_3_wire_logic_cluster/lc_3/in_0

T_15_2_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g1_7
T_15_3_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.rx_clk_divider_1_sqmuxa_i
T_10_14_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

End 

Net : uart_inst0.uart_inst0.un1_rx_clk_divider_0_cascade_
T_10_14_wire_logic_cluster/lc_4/ltout
T_10_14_wire_logic_cluster/lc_5/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_1
T_19_12_wire_bram/ram/RDATA_2
T_19_11_sp4_v_t_42
T_16_11_sp4_h_l_7
T_12_11_sp4_h_l_7
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_0
T_19_12_wire_bram/ram/RDATA_0
T_19_11_sp4_v_t_46
T_16_11_sp4_h_l_5
T_12_11_sp4_h_l_1
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst_tx_fifo_inst_rRamRdAddr_6
T_15_2_wire_logic_cluster/lc_2/out
T_16_3_lc_trk_g2_2
T_16_3_wire_logic_cluster/lc_3/in_1

T_15_2_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g1_2
T_15_3_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_1_8
T_13_13_wire_logic_cluster/lc_0/out
T_13_13_sp4_h_l_5
T_17_13_sp4_h_l_8
T_20_9_sp4_v_t_39
T_19_12_lc_trk_g2_7
T_19_12_input2_7
T_19_12_wire_bram/ram/WADDR_8

T_13_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_0
T_13_1_wire_logic_cluster/lc_4/out
T_12_1_sp4_h_l_0
T_16_1_sp4_h_l_8
T_19_1_sp4_v_t_36
T_19_2_lc_trk_g3_4
T_19_2_input0_7
T_19_2_wire_bram/ram/WADDR_0

T_13_1_wire_logic_cluster/lc_4/out
T_13_1_lc_trk_g0_4
T_13_1_wire_logic_cluster/lc_5/in_3

T_13_1_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g1_4
T_13_2_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_4
T_17_2_wire_logic_cluster/lc_4/cout
T_17_2_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0_0_0
T_17_6_wire_logic_cluster/lc_0/out
T_17_7_lc_trk_g0_0
T_17_7_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.tx_stateZ0Z_0
T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_15_10_sp4_v_t_37
T_12_10_sp4_h_l_0
T_13_10_lc_trk_g3_0
T_13_10_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_45
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_6
T_19_11_wire_bram/ram/RDATA_12
T_13_11_sp12_h_l_1
T_13_11_lc_trk_g0_2
T_13_11_wire_logic_cluster/lc_6/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_6
T_17_6_wire_logic_cluster/lc_6/cout
T_17_6_wire_logic_cluster/lc_7/in_3

Net : uart_inst0.uart_inst0.un1_rx_bits_remaining_c3_cascade_
T_17_14_wire_logic_cluster/lc_6/ltout
T_17_14_wire_logic_cluster/lc_7/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rDataCount15_2_0_0_0
T_16_8_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rDataCount_axbxc1_0
T_14_10_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g0_3
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_1_3
T_12_11_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_36
T_13_12_sp4_h_l_7
T_17_12_sp4_h_l_7
T_19_12_lc_trk_g2_2
T_19_12_input0_4
T_19_12_wire_bram/ram/WADDR_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.wTxRdData_4
T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_39
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : wRxData_4
T_18_3_wire_logic_cluster/lc_1/out
T_18_3_sp4_h_l_7
T_17_3_sp4_v_t_42
T_16_6_lc_trk_g3_2
T_16_6_wire_logic_cluster/lc_0/in_3

T_18_3_wire_logic_cluster/lc_1/out
T_18_3_lc_trk_g1_1
T_18_3_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddrZ1Z_0
T_12_13_wire_logic_cluster/lc_2/out
T_12_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g2_1
T_19_12_input0_7
T_19_12_wire_bram/ram/WADDR_0

T_12_13_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_2
T_16_16_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_41
T_16_14_lc_trk_g3_4
T_16_14_input_2_5
T_16_14_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_41
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_16_11_sp4_v_t_44
T_17_11_sp4_h_l_2
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_40
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_19_12_sp4_v_t_38
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : rUartTxDataZ0Z_3
T_16_7_wire_logic_cluster/lc_3/out
T_16_6_sp4_v_t_38
T_17_10_sp4_h_l_3
T_20_10_sp4_v_t_38
T_19_12_lc_trk_g1_3
T_19_12_wire_bram/ram/WDATA_6

End 

Net : rUartTxDataZ0Z_2
T_16_7_wire_logic_cluster/lc_6/out
T_16_5_sp4_v_t_41
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_47
T_19_12_lc_trk_g3_7
T_19_12_wire_bram/ram/WDATA_4

End 

Net : rUartTxDataZ0Z_1
T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_16_10_sp4_h_l_11
T_19_10_sp4_v_t_41
T_19_12_lc_trk_g2_4
T_19_12_wire_bram/ram/WDATA_2

End 

Net : rUartTxDataZ0Z_0
T_16_7_wire_logic_cluster/lc_7/out
T_16_6_sp4_v_t_46
T_17_10_sp4_h_l_5
T_20_10_sp4_v_t_40
T_19_12_lc_trk_g1_5
T_19_12_wire_bram/ram/WDATA_0

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_3
T_17_2_wire_logic_cluster/lc_3/cout
T_17_2_wire_logic_cluster/lc_4/in_3

Net : fifo_inst_tx_fifo_inst_un1_rDataCount15_2_0_0
T_13_4_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g3_1
T_14_3_wire_logic_cluster/lc_7/in_3

T_13_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.rDataCount_0_sqmuxa
T_17_8_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g0_3
T_17_9_wire_logic_cluster/lc_4/in_1

T_17_8_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g0_3
T_17_9_wire_logic_cluster/lc_6/in_1

End 

Net : wRxData_3
T_18_3_wire_logic_cluster/lc_7/out
T_18_2_sp4_v_t_46
T_17_5_lc_trk_g3_6
T_17_5_wire_logic_cluster/lc_3/in_0

T_18_3_wire_logic_cluster/lc_7/out
T_18_3_lc_trk_g1_7
T_18_3_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_1
T_13_12_wire_logic_cluster/lc_1/cout
T_13_12_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_5
T_17_6_wire_logic_cluster/lc_5/cout
T_17_6_wire_logic_cluster/lc_6/in_3

Net : uart_inst0.wTxRdData_3
T_13_11_wire_logic_cluster/lc_3/out
T_13_10_sp12_v_t_22
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.wTxRdData_1
T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_6/in_3

End 

Net : wUartRxData_5
T_18_8_wire_logic_cluster/lc_0/out
T_15_8_sp12_h_l_0
T_15_8_lc_trk_g0_3
T_15_8_wire_logic_cluster/lc_0/in_3

T_18_8_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g1_0
T_18_8_wire_logic_cluster/lc_0/in_1

End 

Net : wUartRxData_0
T_18_9_wire_logic_cluster/lc_0/out
T_15_9_sp12_h_l_0
T_15_9_lc_trk_g0_3
T_15_9_wire_logic_cluster/lc_2/in_3

End 

Net : wUartRxData_1
T_18_9_wire_logic_cluster/lc_1/out
T_14_9_sp12_h_l_1
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.wTxRdData_0
T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp12_v_t_23
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.wTxRdData_2
T_13_11_wire_logic_cluster/lc_2/out
T_13_9_sp12_v_t_23
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : wUartRxData_6
T_18_8_wire_logic_cluster/lc_1/out
T_14_8_sp12_h_l_1
T_15_8_lc_trk_g0_5
T_15_8_wire_logic_cluster/lc_6/in_3

T_18_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.wTxRdData_5
T_13_11_wire_logic_cluster/lc_5/out
T_13_4_sp12_v_t_22
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : wUartRxData_3
T_18_9_wire_logic_cluster/lc_3/out
T_12_9_sp12_h_l_1
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_3/in_3

End 

Net : N_84_mux
T_13_5_wire_logic_cluster/lc_0/out
T_13_5_lc_trk_g2_0
T_13_5_wire_logic_cluster/lc_3/in_3

T_13_5_wire_logic_cluster/lc_0/out
T_14_3_sp4_v_t_44
T_14_7_lc_trk_g1_1
T_14_7_wire_logic_cluster/lc_0/in_0

T_13_5_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_1/in_0

End 

Net : uart_inst0.uart_inst0.rx_countdown_2_sqmuxa_i_1
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_7/in_0

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_0
T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_2/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_40
T_13_14_sp4_h_l_11
T_9_14_sp4_h_l_7
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_40
T_16_10_sp4_v_t_40
T_16_6_sp4_v_t_45
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_40
T_13_14_sp4_h_l_11
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_2/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_3/in_0

End 

Net : uart_inst0.uart_inst0.N_252_0_i
T_15_15_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_ac0_1_a0_0
T_12_3_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_38
T_13_4_sp4_h_l_3
T_14_4_lc_trk_g3_3
T_14_4_input_2_0
T_14_4_wire_logic_cluster/lc_0/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_3_sp4_h_l_3
T_14_3_lc_trk_g3_6
T_14_3_wire_logic_cluster/lc_6/in_3

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_lc_trk_g0_7
T_12_2_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_5
T_16_14_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_45
T_15_16_lc_trk_g2_0
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

T_16_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rDataCount_c2
T_17_8_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g1_1
T_17_9_wire_logic_cluster/lc_6/in_0

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_1
T_13_2_wire_logic_cluster/lc_1/out
T_13_1_lc_trk_g1_1
T_13_1_wire_logic_cluster/lc_5/in_1

T_13_2_wire_logic_cluster/lc_1/out
T_9_2_sp12_h_l_1
T_19_2_lc_trk_g0_6
T_19_2_input0_6
T_19_2_wire_bram/ram/WADDR_1

T_13_2_wire_logic_cluster/lc_1/out
T_13_2_lc_trk_g3_1
T_13_2_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.N_273_cascade_
T_17_14_wire_logic_cluster/lc_1/ltout
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.N_91
T_18_2_wire_logic_cluster/lc_1/out
T_18_2_lc_trk_g1_1
T_18_2_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1
T_16_18_wire_logic_cluster/lc_6/cout
T_16_18_wire_logic_cluster/lc_7/in_3

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_3
T_18_2_wire_logic_cluster/lc_2/out
T_18_2_lc_trk_g0_2
T_18_2_wire_logic_cluster/lc_4/in_0

T_18_2_wire_logic_cluster/lc_2/out
T_19_1_sp4_v_t_37
T_19_4_lc_trk_g1_5
T_19_4_input0_4
T_19_4_wire_bram/ram/WADDR_3

T_18_2_wire_logic_cluster/lc_2/out
T_17_2_lc_trk_g2_2
T_17_2_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.m54_eZ0Z_6
T_18_2_wire_logic_cluster/lc_4/out
T_18_2_lc_trk_g0_4
T_18_2_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.m78_bmZ0
T_13_3_wire_logic_cluster/lc_5/out
T_13_4_lc_trk_g1_5
T_13_4_wire_logic_cluster/lc_1/in_1

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_6
T_13_2_wire_logic_cluster/lc_6/cout
T_13_2_wire_logic_cluster/lc_7/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_4
T_17_6_wire_logic_cluster/lc_4/cout
T_17_6_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_0
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_8
T_17_3_wire_logic_cluster/lc_0/out
T_18_2_lc_trk_g2_0
T_18_2_input_2_4
T_18_2_wire_logic_cluster/lc_4/in_2

T_17_3_wire_logic_cluster/lc_0/out
T_17_0_span4_vert_40
T_18_4_sp4_h_l_11
T_19_4_lc_trk_g2_3
T_19_4_input2_7
T_19_4_wire_bram/ram/WADDR_8

T_17_3_wire_logic_cluster/lc_0/out
T_17_3_lc_trk_g1_0
T_17_3_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_1
T_17_2_wire_logic_cluster/lc_1/out
T_18_2_lc_trk_g0_1
T_18_2_wire_logic_cluster/lc_4/in_1

T_17_2_wire_logic_cluster/lc_1/out
T_17_0_span4_vert_47
T_18_4_sp4_h_l_4
T_19_4_lc_trk_g2_4
T_19_4_input0_6
T_19_4_wire_bram/ram/WADDR_1

T_17_2_wire_logic_cluster/lc_1/out
T_17_2_lc_trk_g3_1
T_17_2_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.tx_stateZ0Z_1
T_15_16_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_47
T_15_10_sp4_v_t_43
T_12_10_sp4_h_l_6
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp12_v_t_22
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : wUartRxData_2
T_18_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_1
T_15_9_lc_trk_g0_1
T_15_9_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.uart_inst0.rx_bits_remainingZ0Z_2
T_18_11_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_36
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_1/in_3

T_18_11_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_36
T_18_11_lc_trk_g2_4
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.uart_inst0.N_274_2
T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.N_276_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.uart_inst0.un1_m3_0_a2_0
T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_1
T_17_2_wire_logic_cluster/lc_1/cout
T_17_2_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1
T_16_18_wire_logic_cluster/lc_5/cout
T_16_18_wire_logic_cluster/lc_6/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_5
T_13_2_wire_logic_cluster/lc_5/cout
T_13_2_wire_logic_cluster/lc_6/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_3
T_17_6_wire_logic_cluster/lc_3/cout
T_17_6_wire_logic_cluster/lc_4/in_3

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_0
T_18_2_wire_logic_cluster/lc_7/out
T_18_2_lc_trk_g2_7
T_18_2_wire_logic_cluster/lc_4/in_3

T_18_2_wire_logic_cluster/lc_7/out
T_17_2_lc_trk_g2_7
T_17_2_wire_logic_cluster/lc_0/in_1

T_18_2_wire_logic_cluster/lc_7/out
T_19_0_span4_vert_42
T_19_4_lc_trk_g0_7
T_19_4_input0_7
T_19_4_wire_bram/ram/WADDR_0

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_4
T_19_11_wire_bram/ram/RDATA_8
T_18_11_sp4_h_l_6
T_14_11_sp4_h_l_2
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_5
T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_14_11_sp4_h_l_5
T_13_11_lc_trk_g1_5
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_7
T_19_11_wire_bram/ram/RDATA_14
T_18_11_sp4_h_l_10
T_14_11_sp4_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.uart_inst0.tx_state_ns_0_0_0_cascade_
T_15_17_wire_logic_cluster/lc_1/ltout
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_4
T_17_6_wire_logic_cluster/lc_4/out
T_16_6_sp4_h_l_0
T_19_6_sp4_v_t_37
T_19_10_lc_trk_g1_0
T_19_10_input0_3
T_19_10_wire_bram/ram/WADDR_4

T_17_6_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g2_4
T_18_7_wire_logic_cluster/lc_5/in_3

T_17_6_wire_logic_cluster/lc_4/out
T_17_6_lc_trk_g3_4
T_17_6_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_5
T_17_6_wire_logic_cluster/lc_5/out
T_16_6_sp4_h_l_2
T_19_6_sp4_v_t_39
T_19_10_lc_trk_g0_2
T_19_10_input0_2
T_19_10_wire_bram/ram/WADDR_5

T_17_6_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g3_5
T_18_7_wire_logic_cluster/lc_5/in_1

T_17_6_wire_logic_cluster/lc_5/out
T_17_6_lc_trk_g1_5
T_17_6_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_2
T_17_6_wire_logic_cluster/lc_2/out
T_17_6_sp4_h_l_9
T_20_6_sp4_v_t_39
T_19_10_lc_trk_g1_2
T_19_10_input0_5
T_19_10_wire_bram/ram/WADDR_2

T_17_6_wire_logic_cluster/lc_2/out
T_17_6_lc_trk_g1_2
T_17_6_wire_logic_cluster/lc_2/in_1

T_17_6_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_2
T_17_2_wire_logic_cluster/lc_2/out
T_17_2_sp4_h_l_9
T_20_2_sp4_v_t_39
T_19_4_lc_trk_g1_2
T_19_4_input0_5
T_19_4_wire_bram/ram/WADDR_2

T_17_2_wire_logic_cluster/lc_2/out
T_17_2_lc_trk_g1_2
T_17_2_wire_logic_cluster/lc_2/in_1

T_17_2_wire_logic_cluster/lc_2/out
T_18_1_sp4_v_t_37
T_18_2_lc_trk_g3_5
T_18_2_input_2_0
T_18_2_wire_logic_cluster/lc_0/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_6
T_17_6_wire_logic_cluster/lc_6/out
T_17_6_sp4_h_l_1
T_20_6_sp4_v_t_43
T_19_10_lc_trk_g1_6
T_19_10_input0_1
T_19_10_wire_bram/ram/WADDR_6

T_17_6_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g3_6
T_18_7_wire_logic_cluster/lc_5/in_0

T_17_6_wire_logic_cluster/lc_6/out
T_17_6_lc_trk_g1_6
T_17_6_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_7
T_17_6_wire_logic_cluster/lc_7/out
T_17_6_sp4_h_l_3
T_20_6_sp4_v_t_38
T_19_10_lc_trk_g1_3
T_19_10_input0_0
T_19_10_wire_bram/ram/WADDR_7

T_17_6_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g2_7
T_18_7_input_2_5
T_18_7_wire_logic_cluster/lc_5/in_2

T_17_6_wire_logic_cluster/lc_7/out
T_17_6_lc_trk_g3_7
T_17_6_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_1
T_17_6_wire_logic_cluster/lc_1/out
T_17_6_sp4_h_l_7
T_20_6_sp4_v_t_42
T_19_10_lc_trk_g1_7
T_19_10_input0_6
T_19_10_wire_bram/ram/WADDR_1

T_17_6_wire_logic_cluster/lc_1/out
T_17_6_lc_trk_g3_1
T_17_6_wire_logic_cluster/lc_1/in_1

T_17_6_wire_logic_cluster/lc_1/out
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_8
T_17_7_wire_logic_cluster/lc_0/out
T_17_7_sp4_h_l_5
T_20_7_sp4_v_t_40
T_19_10_lc_trk_g3_0
T_19_10_input2_7
T_19_10_wire_bram/ram/WADDR_8

T_17_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g0_0
T_18_7_wire_logic_cluster/lc_1/in_1

T_17_7_wire_logic_cluster/lc_0/out
T_17_7_sp4_h_l_5
T_17_7_lc_trk_g1_0
T_17_7_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_13_s1
T_16_19_wire_logic_cluster/lc_5/cout
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_13
T_9_15_wire_logic_cluster/lc_5/cout
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.tx_uart_fifo_inst.m68_eZ0Z_5_cascade_
T_13_1_wire_logic_cluster/lc_6/ltout
T_13_1_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_4
T_13_2_wire_logic_cluster/lc_4/out
T_14_2_sp12_h_l_0
T_13_0_span12_vert_3
T_13_1_lc_trk_g3_3
T_13_1_input_2_6
T_13_1_wire_logic_cluster/lc_6/in_2

T_13_2_wire_logic_cluster/lc_4/out
T_14_2_sp12_h_l_0
T_19_2_lc_trk_g1_4
T_19_2_input0_3
T_19_2_wire_bram/ram/WADDR_4

T_13_2_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g3_4
T_13_2_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_0
T_17_2_wire_logic_cluster/lc_0/cout
T_17_2_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1
T_16_18_wire_logic_cluster/lc_4/cout
T_16_18_wire_logic_cluster/lc_5/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_4
T_13_2_wire_logic_cluster/lc_4/cout
T_13_2_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddrZ0Z_2
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_17_12_sp4_h_l_9
T_19_12_lc_trk_g3_4
T_19_12_input0_5
T_19_12_wire_bram/ram/WADDR_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_0
T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_38
T_18_10_sp4_h_l_9
T_19_10_lc_trk_g2_1
T_19_10_input0_7
T_19_10_wire_bram/ram/WADDR_0

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_lc_trk_g0_3
T_17_6_wire_logic_cluster/lc_0/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g0_3
T_18_7_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_7
T_17_2_wire_logic_cluster/lc_7/out
T_18_0_span4_vert_42
T_19_4_sp4_h_l_7
T_19_4_lc_trk_g0_2
T_19_4_input0_0
T_19_4_wire_bram/ram/WADDR_7

T_17_2_wire_logic_cluster/lc_7/out
T_18_2_lc_trk_g0_7
T_18_2_wire_logic_cluster/lc_1/in_0

T_17_2_wire_logic_cluster/lc_7/out
T_17_2_lc_trk_g3_7
T_17_2_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_4
T_17_2_wire_logic_cluster/lc_4/out
T_17_0_span4_vert_37
T_18_4_sp4_h_l_6
T_19_4_lc_trk_g3_6
T_19_4_input0_3
T_19_4_wire_bram/ram/WADDR_4

T_17_2_wire_logic_cluster/lc_4/out
T_18_2_lc_trk_g1_4
T_18_2_wire_logic_cluster/lc_0/in_1

T_17_2_wire_logic_cluster/lc_4/out
T_17_2_lc_trk_g3_4
T_17_2_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.rRamWrAddrZ0Z_3
T_17_7_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_36
T_18_10_sp4_h_l_7
T_19_10_lc_trk_g3_7
T_19_10_input0_4
T_19_10_wire_bram/ram/WADDR_3

T_17_7_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g0_2
T_18_7_wire_logic_cluster/lc_1/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_17_6_lc_trk_g0_2
T_17_6_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_6
T_17_2_wire_logic_cluster/lc_6/out
T_17_0_span4_vert_41
T_18_4_sp4_h_l_10
T_19_4_lc_trk_g3_2
T_19_4_input0_1
T_19_4_wire_bram/ram/WADDR_6

T_17_2_wire_logic_cluster/lc_6/out
T_18_2_lc_trk_g0_6
T_18_2_wire_logic_cluster/lc_1/in_1

T_17_2_wire_logic_cluster/lc_6/out
T_17_2_lc_trk_g1_6
T_17_2_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_1_5
T_13_12_wire_logic_cluster/lc_5/out
T_14_12_sp4_h_l_10
T_18_12_sp4_h_l_1
T_19_12_lc_trk_g3_1
T_19_12_input0_2
T_19_12_wire_bram/ram/WADDR_5

T_13_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_5/in_1

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_2
T_13_2_wire_logic_cluster/lc_2/out
T_13_2_sp4_h_l_9
T_17_2_sp4_h_l_5
T_19_2_lc_trk_g3_0
T_19_2_input0_5
T_19_2_wire_bram/ram/WADDR_2

T_13_2_wire_logic_cluster/lc_2/out
T_13_1_lc_trk_g1_2
T_13_1_wire_logic_cluster/lc_6/in_3

T_13_2_wire_logic_cluster/lc_2/out
T_13_2_lc_trk_g1_2
T_13_2_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_5
T_13_2_wire_logic_cluster/lc_5/out
T_14_2_sp4_h_l_10
T_18_2_sp4_h_l_1
T_19_2_lc_trk_g3_1
T_19_2_input0_2
T_19_2_wire_bram/ram/WADDR_5

T_13_2_wire_logic_cluster/lc_5/out
T_13_0_span4_vert_23
T_13_1_lc_trk_g1_7
T_13_1_wire_logic_cluster/lc_6/in_0

T_13_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g1_5
T_13_2_wire_logic_cluster/lc_5/in_1

End 

Net : fifo_inst_rx_fifo_inst_rRamWrAddr_5
T_17_2_wire_logic_cluster/lc_5/out
T_17_0_span4_vert_39
T_18_4_sp4_h_l_8
T_19_4_lc_trk_g2_0
T_19_4_input0_2
T_19_4_wire_bram/ram/WADDR_5

T_17_2_wire_logic_cluster/lc_5/out
T_18_2_lc_trk_g1_5
T_18_2_wire_logic_cluster/lc_0/in_0

T_17_2_wire_logic_cluster/lc_5/out
T_17_2_lc_trk_g1_5
T_17_2_wire_logic_cluster/lc_5/in_1

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_1
T_15_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_47
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_10
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_47
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.uart_inst0.N_258_0
T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_5/in_0

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.uart_inst0.rx_bits_remainingZ0Z_1
T_18_14_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_5/in_0

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1
T_16_18_wire_logic_cluster/lc_3/cout
T_16_18_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.uart_inst0.N_280_cascade_
T_15_16_wire_logic_cluster/lc_5/ltout
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : rUartTxDataZ0Z_4
T_16_7_wire_logic_cluster/lc_4/out
T_17_7_sp4_h_l_8
T_20_7_sp4_v_t_36
T_19_11_lc_trk_g1_1
T_19_11_wire_bram/ram/WDATA_8

End 

Net : uart_inst0.wRxWrData_3
T_18_12_wire_logic_cluster/lc_3/out
T_16_12_sp4_h_l_3
T_19_8_sp4_v_t_44
T_19_10_lc_trk_g3_1
T_19_10_wire_bram/ram/WDATA_6

T_18_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : rUartTxDataZ0Z_7
T_16_7_wire_logic_cluster/lc_5/out
T_17_7_sp4_h_l_10
T_20_7_sp4_v_t_47
T_19_11_lc_trk_g2_2
T_19_11_wire_bram/ram/WDATA_14

End 

Net : uart_inst0.wRxWrData_5
T_18_12_wire_logic_cluster/lc_5/out
T_16_12_sp4_h_l_7
T_19_8_sp4_v_t_42
T_19_9_lc_trk_g2_2
T_19_9_wire_bram/ram/WDATA_10

T_18_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : rUartTxDataZ0Z_6
T_15_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_0
T_19_7_sp4_v_t_37
T_19_11_lc_trk_g0_0
T_19_11_wire_bram/ram/WDATA_12

End 

Net : rUartTxDataZ0Z_5
T_15_7_wire_logic_cluster/lc_1/out
T_16_7_sp4_h_l_2
T_19_7_sp4_v_t_39
T_19_11_lc_trk_g0_2
T_19_11_wire_bram/ram/WDATA_10

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_7
T_13_2_wire_logic_cluster/lc_7/out
T_11_2_sp12_h_l_1
T_19_2_lc_trk_g0_2
T_19_2_input0_0
T_19_2_wire_bram/ram/WADDR_7

T_13_2_wire_logic_cluster/lc_7/out
T_13_1_lc_trk_g0_7
T_13_1_wire_logic_cluster/lc_7/in_0

T_13_2_wire_logic_cluster/lc_7/out
T_13_2_lc_trk_g3_7
T_13_2_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_1_6
T_13_12_wire_logic_cluster/lc_6/out
T_12_12_sp12_h_l_0
T_19_12_lc_trk_g1_0
T_19_12_input0_1
T_19_12_wire_bram/ram/WADDR_6

T_13_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g0_6
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_1_4
T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp12_h_l_0
T_19_12_lc_trk_g1_4
T_19_12_input0_3
T_19_12_wire_bram/ram/WADDR_4

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_6/in_3

T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst_tx_fifo_inst_rRamWrAddr_6
T_13_2_wire_logic_cluster/lc_6/out
T_12_2_sp12_h_l_0
T_19_2_lc_trk_g1_0
T_19_2_input0_1
T_19_2_wire_bram/ram/WADDR_6

T_13_2_wire_logic_cluster/lc_6/out
T_13_1_lc_trk_g0_6
T_13_1_wire_logic_cluster/lc_7/in_1

T_13_2_wire_logic_cluster/lc_6/out
T_13_2_lc_trk_g1_6
T_13_2_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddrZ1Z_1
T_13_12_wire_logic_cluster/lc_1/out
T_9_12_sp12_h_l_1
T_19_12_lc_trk_g0_6
T_19_12_input0_6
T_19_12_wire_bram/ram/WADDR_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.rRamWrAddr_1_7
T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp12_h_l_1
T_19_12_lc_trk_g0_2
T_19_12_input0_0
T_19_12_wire_bram/ram/WADDR_7

T_13_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_12
T_9_15_wire_logic_cluster/lc_4/cout
T_9_15_wire_logic_cluster/lc_5/in_3

Net : uart_inst0.uart_inst0.rx_bits_remainingZ0Z_0
T_18_11_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_38
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_3/in_3

T_18_11_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_3/in_1

T_18_11_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_38
T_17_14_lc_trk_g1_3
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

T_18_11_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_38
T_18_14_lc_trk_g0_3
T_18_14_input_2_5
T_18_14_wire_logic_cluster/lc_5/in_2

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.rx_state_srsts_0_a5_0_0_3
T_17_14_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_38
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : wUartRxData_4
T_18_9_wire_logic_cluster/lc_4/out
T_16_9_sp4_h_l_5
T_15_9_lc_trk_g0_5
T_15_9_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.tx_fifo_inst.ram512x8_inst.mem_0
T_19_2_wire_bram/ram/RDATA_0
T_17_2_sp4_h_l_11
T_16_0_span4_vert_22
T_15_1_lc_trk_g3_6
T_15_1_wire_logic_cluster/lc_4/in_3

End 

Net : wUartRxData_7
T_18_8_wire_logic_cluster/lc_2/out
T_16_8_sp4_h_l_1
T_15_8_lc_trk_g1_1
T_15_8_wire_logic_cluster/lc_5/in_3

T_18_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g0_2
T_18_8_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_inst.wRxWrData_5
T_18_1_wire_logic_cluster/lc_1/out
T_18_0_span4_vert_34
T_19_3_sp4_h_l_10
T_19_3_lc_trk_g1_7
T_19_3_wire_bram/ram/WDATA_10

T_18_1_wire_logic_cluster/lc_1/out
T_18_1_lc_trk_g3_1
T_18_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.wRxWrData_0
T_18_12_wire_logic_cluster/lc_4/out
T_19_10_sp4_v_t_36
T_20_10_sp4_h_l_1
T_19_10_lc_trk_g1_1
T_19_10_wire_bram/ram/WDATA_0

End 

Net : uart_inst0.wRxWrData_1
T_18_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_45
T_19_10_sp4_h_l_1
T_19_10_lc_trk_g0_4
T_19_10_wire_bram/ram/WDATA_2

T_18_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.wRxWrData_6
T_18_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_36
T_19_9_sp4_h_l_1
T_19_9_lc_trk_g0_4
T_19_9_wire_bram/ram/WDATA_12

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.wRxWrData_7
T_16_13_wire_logic_cluster/lc_1/out
T_16_9_sp4_v_t_39
T_17_9_sp4_h_l_2
T_19_9_lc_trk_g3_7
T_19_9_wire_bram/ram/WDATA_14

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_7
T_19_9_sp4_v_t_42
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_6/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_1/in_1

End 

Net : fifo_inst.wRxWrData_3
T_20_3_wire_logic_cluster/lc_3/out
T_20_0_span4_vert_46
T_17_4_sp4_h_l_4
T_19_4_lc_trk_g3_1
T_19_4_wire_bram/ram/WDATA_6

T_20_3_wire_logic_cluster/lc_3/out
T_20_3_lc_trk_g1_3
T_20_3_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.uart_inst0.N_257_0_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_3
T_13_2_wire_logic_cluster/lc_3/cout
T_13_2_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_1
T_17_6_wire_logic_cluster/lc_1/cout
T_17_6_wire_logic_cluster/lc_2/in_3

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_axbxc3_2_tz
T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_14_3_lc_trk_g3_2
T_14_3_wire_logic_cluster/lc_6/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.uart_inst0.rx_countdown_cry_2
T_16_15_wire_logic_cluster/lc_2/cout
T_16_15_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.uart_inst0.rx_countdown_s_3
T_16_15_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_3/in_0

End 

Net : fifo_inst.ft2232h_inst.rFifoStatesr_0
T_14_8_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_44
T_15_0_span4_vert_44
T_14_2_lc_trk_g2_1
T_14_2_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.N_136_0_cascade_
T_14_16_wire_logic_cluster/lc_6/ltout
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_axbxc3_a0_2
T_12_3_wire_logic_cluster/lc_2/out
T_12_3_sp4_h_l_9
T_14_3_lc_trk_g2_4
T_14_3_input_2_6
T_14_3_wire_logic_cluster/lc_6/in_2

T_12_3_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g0_2
T_12_2_input_2_4
T_12_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_11
T_9_15_wire_logic_cluster/lc_3/cout
T_9_15_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.tx_uart_fifo_inst.m65_bmZ0_cascade_
T_13_5_wire_logic_cluster/lc_2/ltout
T_13_5_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.rx_fifo_inst.un1_rDataCount_c2_1_1_0_cascade_
T_13_5_wire_logic_cluster/lc_4/ltout
T_13_5_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.rx_fifo_inst.un1_rDataCount_c2_1
T_13_5_wire_logic_cluster/lc_5/out
T_13_6_lc_trk_g1_5
T_13_6_wire_logic_cluster/lc_6/in_0

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1
T_16_18_wire_logic_cluster/lc_2/cout
T_16_18_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_0
T_17_6_wire_logic_cluster/lc_0/cout
T_17_6_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.uart_inst0.rx_countdown_cry_3_THRU_CO
T_16_15_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.uart_inst0.rx_countdown_cry_3
T_16_15_wire_logic_cluster/lc_3/cout
T_16_15_wire_logic_cluster/lc_4/in_3

Net : fifo_inst_ft2232h_inst_rFifoState_3
T_14_6_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_36
T_14_0_span4_vert_28
T_13_3_lc_trk_g1_4
T_13_3_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_36
T_14_6_lc_trk_g1_4
T_14_6_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_36
T_14_6_lc_trk_g1_4
T_14_6_wire_logic_cluster/lc_0/in_3

End 

Net : rUartTxEn_4_cascade_
T_14_7_wire_logic_cluster/lc_2/ltout
T_14_7_wire_logic_cluster/lc_3/in_2

End 

Net : rUartTxEn_4_0
T_14_7_wire_logic_cluster/lc_3/out
T_8_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_14_7_wire_logic_cluster/lc_3/out
T_8_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_14_7_wire_logic_cluster/lc_3/out
T_8_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_14_7_wire_logic_cluster/lc_3/out
T_8_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_14_7_wire_logic_cluster/lc_3/out
T_8_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_14_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_0/cen

T_14_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_0/cen

T_14_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_0/cen

End 

Net : uart_inst0.uart_inst0.tx_state_81_d
T_14_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_0
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_0
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_1/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_0
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_0
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_0
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_2/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_5/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_6/in_1

End 

Net : wRxData_7
T_18_4_wire_logic_cluster/lc_0/out
T_17_5_lc_trk_g0_0
T_17_5_wire_logic_cluster/lc_7/in_1

T_18_4_wire_logic_cluster/lc_0/out
T_18_4_lc_trk_g1_0
T_18_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_10
T_9_15_wire_logic_cluster/lc_2/cout
T_9_15_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.uart_inst0.rx_countdown_s_2
T_16_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1
T_16_18_wire_logic_cluster/lc_1/cout
T_16_18_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.uart_inst0.rx_countdown_cry_1
T_16_15_wire_logic_cluster/lc_1/cout
T_16_15_wire_logic_cluster/lc_2/in_3

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_1
T_13_2_wire_logic_cluster/lc_1/cout
T_13_2_wire_logic_cluster/lc_2/in_3

Net : uart_inst0.uart_inst0.rx_bits_remainingZ0Z_3
T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_2
T_14_9_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_4/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_14_8_sp4_v_t_38
T_14_4_sp4_v_t_43
T_11_4_sp4_h_l_6
T_12_4_lc_trk_g2_6
T_12_4_wire_logic_cluster/lc_1/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_14_5_sp4_v_t_43
T_15_5_sp4_h_l_6
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_3/in_3

End 

Net : uart_inst0.uart_inst0.rx_countdown_cry_0
T_16_15_wire_logic_cluster/lc_0/cout
T_16_15_wire_logic_cluster/lc_1/in_3

Net : fifo_inst.tx_fifo_inst.un1_rDataCount_ac0_2
T_14_4_wire_logic_cluster/lc_4/out
T_14_4_lc_trk_g0_4
T_14_4_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.rx_countdown_s_1
T_16_15_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_5/in_0

End 

Net : uart_inst0.tx_uart_fifo_inst.m78_nsZ0Z_1_cascade_
T_13_4_wire_logic_cluster/lc_0/ltout
T_13_4_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_9
T_9_15_wire_logic_cluster/lc_1/cout
T_9_15_wire_logic_cluster/lc_2/in_3

Net : N_86_mux
T_12_5_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.rx_state_srsts_0_a5_1_0
T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_3
T_17_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_45
T_15_15_sp4_h_l_1
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_sp4_h_l_9
T_13_14_sp4_h_l_9
T_16_14_sp4_v_t_39
T_15_16_lc_trk_g1_2
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.tx_N_2
T_16_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g0_4
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.un24_rRamWrAddr_0_sqmuxa_5
T_14_12_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_36
T_11_13_sp4_h_l_1
T_12_13_lc_trk_g3_1
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_44
T_11_11_sp4_h_l_9
T_12_11_lc_trk_g3_1
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.un24_rRamWrAddr_0_sqmuxa_0_cascade_
T_18_7_wire_logic_cluster/lc_1/ltout
T_18_7_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.un24_rRamWrAddr_0_sqmuxa_0_cascade_
T_12_12_wire_logic_cluster/lc_0/ltout
T_12_12_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.uart_inst0.N_258_0_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : uart_inst0.uart_inst0.un1_tx_bits_remaining_ac0_1_a0_0_cascade_
T_15_17_wire_logic_cluster/lc_4/ltout
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : uart_inst0.rx_uart_fifo_inst.un24_rRamWrAddr_0_sqmuxa_6
T_18_7_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g3_2
T_17_7_wire_logic_cluster/lc_3/in_0

T_18_7_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g2_2
T_17_7_input_2_2
T_17_7_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.un24_rRamWrAddr_0_sqmuxa_6
T_12_12_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_6/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_0
T_19_10_wire_bram/ram/RDATA_0
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_5
T_19_9_wire_bram/ram/RDATA_10
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_0/in_0

End 

Net : wUartRxEmpty
T_17_8_wire_logic_cluster/lc_2/out
T_17_6_sp12_v_t_23
T_17_12_lc_trk_g2_4
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_17_8_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_5/in_0

T_17_8_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_1/in_0

T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_0
T_13_2_wire_logic_cluster/lc_0/cout
T_13_2_wire_logic_cluster/lc_1/in_3

Net : rUartRxFlagZ0
T_13_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g0_6
T_14_7_wire_logic_cluster/lc_2/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_17_7_sp4_h_l_4
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_6/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_17_7_sp4_h_l_4
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_4/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_17_7_sp4_h_l_4
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_7/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_17_7_sp4_h_l_4
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_3/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_17_7_sp4_h_l_4
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_5/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_1/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_4/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_0/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_lc_trk_g2_6
T_13_7_wire_logic_cluster/lc_4/in_0

End 

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1
T_16_18_wire_logic_cluster/lc_0/cout
T_16_18_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_THRU_CO
T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : wUartRxEmpty_cascade_
T_17_8_wire_logic_cluster/lc_2/ltout
T_17_8_wire_logic_cluster/lc_3/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.m54_eZ0Z_5_cascade_
T_18_2_wire_logic_cluster/lc_0/ltout
T_18_2_wire_logic_cluster/lc_1/in_2

End 

Net : N_84_mux_cascade_
T_13_5_wire_logic_cluster/lc_0/ltout
T_13_5_wire_logic_cluster/lc_1/in_2

End 

Net : fifo_inst_rx_fifo_inst_rDataCount_0_sqmuxa
T_13_5_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g0_1
T_13_6_wire_logic_cluster/lc_6/in_1

T_13_5_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g0_1
T_13_6_input_2_3
T_13_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_8
T_9_15_wire_logic_cluster/lc_0/cout
T_9_15_wire_logic_cluster/lc_1/in_3

Net : uart_inst0.wRxWrData_4
T_18_12_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_38
T_19_9_lc_trk_g2_6
T_19_9_wire_bram/ram/WDATA_8

T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.wRxWrData_6
T_20_4_wire_logic_cluster/lc_7/out
T_20_2_sp4_v_t_43
T_19_3_lc_trk_g3_3
T_19_3_wire_bram/ram/WDATA_12

T_20_4_wire_logic_cluster/lc_7/out
T_20_4_lc_trk_g1_7
T_20_4_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.wRxWrData_2
T_18_13_wire_logic_cluster/lc_5/out
T_19_9_sp4_v_t_46
T_19_10_lc_trk_g2_6
T_19_10_wire_bram/ram/WDATA_4

T_18_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.wRxWrData_1
T_20_3_wire_logic_cluster/lc_2/out
T_20_2_sp4_v_t_36
T_19_4_lc_trk_g1_1
T_19_4_wire_bram/ram/WDATA_2

T_20_3_wire_logic_cluster/lc_2/out
T_20_3_lc_trk_g3_2
T_20_3_wire_logic_cluster/lc_2/in_3

End 

Net : wRxData_5
T_18_4_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g0_2
T_17_5_wire_logic_cluster/lc_5/in_3

T_18_4_wire_logic_cluster/lc_2/out
T_18_4_lc_trk_g3_2
T_18_4_wire_logic_cluster/lc_2/in_1

End 

Net : wRxData_6
T_18_4_wire_logic_cluster/lc_6/out
T_17_5_lc_trk_g1_6
T_17_5_wire_logic_cluster/lc_0/in_3

T_18_4_wire_logic_cluster/lc_6/out
T_18_4_lc_trk_g3_6
T_18_4_wire_logic_cluster/lc_6/in_1

End 

Net : wRxData_1
T_18_4_wire_logic_cluster/lc_3/out
T_17_5_lc_trk_g1_3
T_17_5_wire_logic_cluster/lc_1/in_3

T_18_4_wire_logic_cluster/lc_3/out
T_18_1_sp4_v_t_46
T_18_4_lc_trk_g1_6
T_18_4_wire_logic_cluster/lc_3/in_0

End 

Net : wRxData_2
T_18_4_wire_logic_cluster/lc_4/out
T_17_5_lc_trk_g1_4
T_17_5_wire_logic_cluster/lc_2/in_3

T_18_4_wire_logic_cluster/lc_4/out
T_18_4_lc_trk_g1_4
T_18_4_wire_logic_cluster/lc_4/in_1

End 

Net : wRxData_0
T_18_4_wire_logic_cluster/lc_7/out
T_17_5_lc_trk_g0_7
T_17_5_wire_logic_cluster/lc_4/in_3

T_18_4_wire_logic_cluster/lc_7/out
T_18_4_lc_trk_g2_7
T_18_4_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_7
T_19_3_wire_bram/ram/RDATA_14
T_18_4_lc_trk_g0_1
T_18_4_wire_logic_cluster/lc_0/in_1

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_1
T_19_4_wire_bram/ram/RDATA_2
T_18_4_lc_trk_g3_5
T_18_4_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_0
T_19_4_wire_bram/ram/RDATA_0
T_18_4_lc_trk_g3_7
T_18_4_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_7
T_19_9_wire_bram/ram/RDATA_14
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_2/in_1

End 

Net : uart_inst0.uart_inst0.tx_state_RNI1319Z0Z_0
T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_12_17_sp4_h_l_9
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_12_17_sp4_h_l_9
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_7/in_1

End 

Net : uart_inst0.tx_uart_fifo_inst.N_99_cascade_
T_16_5_wire_logic_cluster/lc_6/ltout
T_16_5_wire_logic_cluster/lc_7/in_2

End 

Net : uart_inst0.tx_uart_fifo_inst.N_91_cascade_
T_18_2_wire_logic_cluster/lc_1/ltout
T_18_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.uart_inst0.N_283_cascade_
T_16_14_wire_logic_cluster/lc_3/ltout
T_16_14_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_9_15_0_
T_9_15_wire_logic_cluster/carry_in_mux/cout
T_9_15_wire_logic_cluster/lc_0/in_3

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_6
T_19_9_wire_bram/ram/RDATA_12
T_18_8_lc_trk_g2_3
T_18_8_input_2_1
T_18_8_wire_logic_cluster/lc_1/in_2

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_1
T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_3_lc_trk_g0_1
T_20_3_wire_logic_cluster/lc_3/in_0

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_3_lc_trk_g0_1
T_20_3_wire_logic_cluster/lc_7/in_0

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_4_lc_trk_g3_7
T_20_4_wire_logic_cluster/lc_7/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_3_lc_trk_g0_1
T_20_3_wire_logic_cluster/lc_6/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_3_lc_trk_g0_1
T_20_3_wire_logic_cluster/lc_2/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_3_lc_trk_g0_1
T_20_3_wire_logic_cluster/lc_0/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_sp4_h_l_5
T_21_1_sp4_v_t_47
T_20_3_lc_trk_g0_1
T_20_3_wire_logic_cluster/lc_4/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_18_1_lc_trk_g0_0
T_18_1_wire_logic_cluster/lc_1/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_1_sp12_v_t_23
T_14_5_lc_trk_g2_0
T_14_5_wire_logic_cluster/lc_3/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.rx_fifo_inst.un1_rDataCount_ac0_2
T_13_5_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g1_7
T_13_6_input_2_6
T_13_6_wire_logic_cluster/lc_6/in_2

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_6
T_16_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_40
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_7/in_0

T_16_14_wire_logic_cluster/lc_4/out
T_16_6_sp12_v_t_23
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_3/in_1

End 

Net : uart_inst0.uart_inst0.N_261_0
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : rFtdiRxStateZ0Z_0
T_14_7_wire_logic_cluster/lc_0/out
T_14_7_lc_trk_g2_0
T_14_7_wire_logic_cluster/lc_5/in_3

T_14_7_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g0_0
T_14_6_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_0/out
T_14_7_lc_trk_g2_0
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

End 

Net : N_27_0
T_14_7_wire_logic_cluster/lc_5/out
T_15_6_sp4_v_t_43
T_16_6_sp4_h_l_6
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_0/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_15_5_sp4_h_l_7
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_2/cen

End 

Net : uart_inst0.rx_uart_fifo_inst.un24_rRamWrAddr_0_sqmuxa_5
T_18_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g2_5
T_17_7_wire_logic_cluster/lc_2/in_1

T_18_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g2_5
T_17_7_input_2_3
T_17_7_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.rx_fifo_inst.un1_rDataCount_axbxc3_1_1
T_14_5_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g1_0
T_14_5_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.rx_uart_fifo_inst.un1_rDataCount_axbxc3_1_1
T_16_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_5
T_19_3_wire_bram/ram/RDATA_10
T_18_4_lc_trk_g0_5
T_18_4_wire_logic_cluster/lc_2/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_1
T_19_10_wire_bram/ram/RDATA_2
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_1/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_4
T_19_9_wire_bram/ram/RDATA_8
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_4/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_2
T_19_10_wire_bram/ram/RDATA_4
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_3
T_19_4_wire_bram/ram/RDATA_6
T_18_3_lc_trk_g3_1
T_18_3_wire_logic_cluster/lc_7/in_3

End 

Net : uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_3
T_19_10_wire_bram/ram/RDATA_6
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_2
T_19_4_wire_bram/ram/RDATA_4
T_18_4_lc_trk_g2_3
T_18_4_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_4
T_19_3_wire_bram/ram/RDATA_8
T_18_3_lc_trk_g3_7
T_18_3_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.rx_fifo_inst.ram512x8_inst.mem_6
T_19_3_wire_bram/ram/RDATA_12
T_18_4_lc_trk_g0_3
T_18_4_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.uart_inst0.un1_m3_0_a2_2_1
T_14_16_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_6
T_9_14_wire_logic_cluster/lc_6/cout
T_9_14_wire_logic_cluster/lc_7/in_3

Net : uart_inst0.uart_inst0.rTxDataZ0Z_0
T_13_14_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.rx_stateZ0Z_4
T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.wRxWrData_7
T_20_3_wire_logic_cluster/lc_7/out
T_19_3_lc_trk_g3_7
T_19_3_wire_bram/ram/WDATA_14

T_20_3_wire_logic_cluster/lc_7/out
T_20_3_lc_trk_g1_7
T_20_3_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst.wRxWrData_4
T_20_3_wire_logic_cluster/lc_4/out
T_19_3_lc_trk_g2_4
T_19_3_wire_bram/ram/WDATA_8

T_20_3_wire_logic_cluster/lc_4/out
T_20_3_lc_trk_g1_4
T_20_3_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.wRxWrData_2
T_20_3_wire_logic_cluster/lc_0/out
T_19_4_lc_trk_g0_0
T_19_4_wire_bram/ram/WDATA_4

T_20_3_wire_logic_cluster/lc_0/out
T_20_3_lc_trk_g1_0
T_20_3_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.wRxWrData_0
T_20_3_wire_logic_cluster/lc_6/out
T_19_4_lc_trk_g0_6
T_19_4_wire_bram/ram/WDATA_0

T_20_3_wire_logic_cluster/lc_6/out
T_20_3_lc_trk_g3_6
T_20_3_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_5
T_9_14_wire_logic_cluster/lc_5/cout
T_9_14_wire_logic_cluster/lc_6/in_3

Net : uart_inst0.uart_inst0.rx_countdown_cry_4
T_16_15_wire_logic_cluster/lc_4/cout
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_4
T_9_14_wire_logic_cluster/lc_4/cout
T_9_14_wire_logic_cluster/lc_5/in_3

Net : rUartRxStateZ0Z_0
T_17_8_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g2_0
T_16_8_wire_logic_cluster/lc_3/in_3

T_17_8_wire_logic_cluster/lc_0/out
T_14_8_sp12_h_l_0
T_13_0_span12_vert_15
T_13_7_lc_trk_g2_3
T_13_7_wire_logic_cluster/lc_6/in_3

T_17_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g1_0
T_17_8_wire_logic_cluster/lc_0/in_1

T_17_8_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g0_0
T_17_9_wire_logic_cluster/lc_5/in_1

End 

Net : rUartRxState_0_0
T_16_8_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_2/cen

T_16_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_2/cen

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_3
T_9_14_wire_logic_cluster/lc_3/cout
T_9_14_wire_logic_cluster/lc_4/in_3

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_2
T_9_14_wire_logic_cluster/lc_2/cout
T_9_14_wire_logic_cluster/lc_3/in_3

Net : uart_inst0.rx_uart_fifo_inst.wRamRdEn_cascade_
T_17_9_wire_logic_cluster/lc_3/ltout
T_17_9_wire_logic_cluster/lc_4/in_2

End 

Net : uart_inst0.uart_inst0.N_147_0_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : N_97_cascade_
T_14_2_wire_logic_cluster/lc_1/ltout
T_14_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_1
T_9_14_wire_logic_cluster/lc_1/cout
T_9_14_wire_logic_cluster/lc_2/in_3

Net : rRxDataZ0Z_6
T_17_5_wire_logic_cluster/lc_0/out
T_17_3_sp4_v_t_45
T_14_7_sp4_h_l_1
T_15_7_lc_trk_g2_1
T_15_7_wire_logic_cluster/lc_0/in_1

End 

Net : rRxDataZ0Z_1
T_17_5_wire_logic_cluster/lc_1/out
T_17_3_sp4_v_t_47
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g3_2
T_15_7_wire_logic_cluster/lc_4/in_1

End 

Net : uart_inst0.uart_inst0.un2_rx_clk_divider_cry_0
T_9_14_wire_logic_cluster/lc_0/cout
T_9_14_wire_logic_cluster/lc_1/in_3

Net : rRxDataZ0Z_5
T_17_5_wire_logic_cluster/lc_5/out
T_17_3_sp4_v_t_39
T_14_7_sp4_h_l_7
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_1/in_3

End 

Net : rRxDataZ0Z_0
T_17_5_wire_logic_cluster/lc_4/out
T_17_4_sp4_v_t_40
T_16_7_lc_trk_g3_0
T_16_7_wire_logic_cluster/lc_7/in_0

End 

Net : rRxDataZ0Z_7
T_17_5_wire_logic_cluster/lc_7/out
T_17_4_sp4_v_t_46
T_16_7_lc_trk_g3_6
T_16_7_wire_logic_cluster/lc_5/in_0

End 

Net : rUartRxDataZ0Z_1
T_15_9_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_47
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_4/in_0

End 

Net : rUartRxDataZ0Z_3
T_15_9_wire_logic_cluster/lc_3/out
T_16_6_sp4_v_t_47
T_16_7_lc_trk_g2_7
T_16_7_wire_logic_cluster/lc_3/in_0

End 

Net : fifo_inst_tx_fifo_inst_wRamWrEn_cascade_
T_13_1_wire_logic_cluster/lc_1/ltout
T_13_1_wire_logic_cluster/lc_2/in_2

End 

Net : uart_inst0.wTxRdEmpty_cascade_
T_13_10_wire_logic_cluster/lc_5/ltout
T_13_10_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.rx_fifo_inst.un1_rDataCount_axbxc3_1_1_cascade_
T_14_5_wire_logic_cluster/lc_0/ltout
T_14_5_wire_logic_cluster/lc_1/in_2

End 

Net : uart_inst0.uart_inst0.N_277_cascade_
T_15_16_wire_logic_cluster/lc_2/ltout
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : rRxDataZ0Z_3
T_17_5_wire_logic_cluster/lc_3/out
T_17_4_sp4_v_t_38
T_16_7_lc_trk_g2_6
T_16_7_wire_logic_cluster/lc_3/in_1

End 

Net : rUartRxDataZ0Z_0
T_15_9_wire_logic_cluster/lc_2/out
T_16_5_sp4_v_t_40
T_16_7_lc_trk_g3_5
T_16_7_wire_logic_cluster/lc_7/in_1

End 

Net : rRxDataZ0Z_2
T_17_5_wire_logic_cluster/lc_2/out
T_17_4_sp4_v_t_36
T_16_7_lc_trk_g2_4
T_16_7_input_2_6
T_16_7_wire_logic_cluster/lc_6/in_2

End 

Net : rUartRxDataZ0Z_4
T_15_9_wire_logic_cluster/lc_4/out
T_16_5_sp4_v_t_44
T_16_7_lc_trk_g3_1
T_16_7_input_2_4
T_16_7_wire_logic_cluster/lc_4/in_2

End 

Net : rUartRxDataZ0Z_2
T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_7_lc_trk_g2_1
T_16_7_wire_logic_cluster/lc_6/in_3

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_1
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_4
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_3/in_0

End 

Net : P1A4_c
T_14_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g0_4
T_14_6_wire_logic_cluster/lc_4/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_37
T_11_4_sp4_h_l_0
T_10_0_span4_vert_37
T_6_0_span4_horz_r_2
T_7_0_lc_trk_g1_6
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_14_6_wire_logic_cluster/lc_4/out
T_15_6_sp12_h_l_0
T_14_6_sp12_v_t_23
T_14_18_sp12_v_t_23
T_14_26_sp4_v_t_37
T_14_30_sp4_v_t_37
T_10_31_span4_horz_r_2
T_13_31_lc_trk_g0_6
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : P1A3_c
T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_1/in_0

T_12_4_wire_logic_cluster/lc_1/out
T_13_2_sp4_v_t_46
T_14_2_sp4_h_l_4
T_17_0_span4_vert_17
T_17_0_lc_trk_g1_1
T_17_0_wire_io_cluster/io_0/D_OUT_0

T_12_4_wire_logic_cluster/lc_1/out
T_11_4_sp4_h_l_10
T_7_4_sp4_h_l_1
T_6_0_span4_vert_43
T_6_0_lc_trk_g1_3
T_6_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_3
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_5/in_0

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_2
T_13_15_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : rUartRxDataZ0Z_6
T_15_8_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g0_6
T_15_7_wire_logic_cluster/lc_0/in_0

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_6
T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_6/in_1

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_7
T_13_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : rUartRxDataZ0Z_5
T_15_8_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g0_0
T_15_7_wire_logic_cluster/lc_1/in_1

End 

Net : uart_inst0.uart_inst0.rTxDataZ0Z_5
T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g3_6
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : P1A7_c
T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_13_2_sp12_v_t_22
T_13_1_sp4_v_t_46
T_13_0_span4_vert_7
T_9_0_span4_horz_r_1
T_9_0_lc_trk_g0_1
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : rUartRxDataZ0Z_7
T_15_8_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g2_5
T_16_7_input_2_5
T_16_7_wire_logic_cluster/lc_5/in_2

End 

Net : rRxDataZ0Z_4
T_16_6_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_4/in_3

End 

Net : ioFifoData_in_7
T_19_31_wire_io_cluster/io_1/D_IN_0
T_19_29_sp12_v_t_23
T_19_17_sp12_v_t_23
T_19_5_sp12_v_t_23
T_19_3_sp4_v_t_47
T_20_3_sp4_h_l_3
T_20_3_lc_trk_g0_6
T_20_3_wire_logic_cluster/lc_7/in_1

End 

Net : ioFifoData_in_6
T_19_31_wire_io_cluster/io_0/D_IN_0
T_19_19_sp12_v_t_23
T_19_7_sp12_v_t_23
T_20_7_sp12_h_l_0
T_21_7_sp4_h_l_3
T_20_3_sp4_v_t_45
T_20_4_lc_trk_g2_5
T_20_4_wire_logic_cluster/lc_7/in_0

End 

Net : ioFifoData_in_5
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_1_lc_trk_g1_2
T_18_1_wire_logic_cluster/lc_1/in_0

End 

Net : ioFifoData_in_4
T_19_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_horz_r_2
T_20_0_span4_vert_37
T_20_3_lc_trk_g1_5
T_20_3_wire_logic_cluster/lc_4/in_0

End 

Net : clk_48mhz
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_11_wire_bram/ram/RCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_12_wire_bram/ram/WCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_10_wire_bram/ram/WCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_9_wire_bram/ram/RCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_3_wire_bram/ram/RCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_4_wire_bram/ram/WCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_1_wire_bram/ram/RCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_2_wire_bram/ram/WCLK

End 

Net : BTN_N_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_21_sp12_v_t_23
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : ioFifoData_in_0
T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span12_vert_4
T_14_3_sp12_h_l_0
T_19_3_sp4_h_l_7
T_20_3_lc_trk_g3_7
T_20_3_wire_logic_cluster/lc_6/in_0

End 

Net : iTxE_n_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_29_sp12_v_t_23
T_18_17_sp12_v_t_23
T_18_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_16_5_lc_trk_g0_4
T_16_5_input_2_2
T_16_5_wire_logic_cluster/lc_2/in_2

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_9_sp12_v_t_23
T_18_9_sp4_v_t_45
T_15_9_sp4_h_l_8
T_14_5_sp4_v_t_45
T_14_6_lc_trk_g3_5
T_14_6_wire_logic_cluster/lc_6/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_29_sp12_v_t_23
T_18_17_sp12_v_t_23
T_18_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_14_5_sp4_h_l_9
T_17_1_sp4_v_t_44
T_16_2_lc_trk_g3_4
T_16_2_wire_logic_cluster/lc_7/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_29_sp12_v_t_23
T_18_17_sp12_v_t_23
T_18_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_14_5_sp4_h_l_9
T_13_1_sp4_v_t_44
T_13_4_lc_trk_g1_4
T_13_4_wire_logic_cluster/lc_3/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_9_sp12_v_t_23
T_18_9_sp4_v_t_45
T_15_9_sp4_h_l_8
T_14_5_sp4_v_t_45
T_14_1_sp4_v_t_41
T_14_2_lc_trk_g3_1
T_14_2_wire_logic_cluster/lc_2/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_9_sp12_v_t_23
T_18_9_sp4_v_t_45
T_15_9_sp4_h_l_8
T_14_5_sp4_v_t_45
T_14_1_sp4_v_t_41
T_13_3_lc_trk_g0_4
T_13_3_input_2_2
T_13_3_wire_logic_cluster/lc_2/in_2

End 

Net : iRxF_n_c
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_18_9_sp4_v_t_47
T_15_9_sp4_h_l_10
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_4/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_18_9_sp4_v_t_47
T_15_9_sp4_h_l_10
T_14_5_sp4_v_t_47
T_11_5_sp4_h_l_4
T_12_5_lc_trk_g2_4
T_12_5_wire_logic_cluster/lc_0/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_18_9_sp4_v_t_47
T_15_9_sp4_h_l_10
T_14_5_sp4_v_t_47
T_14_1_sp4_v_t_47
T_14_2_lc_trk_g2_7
T_14_2_wire_logic_cluster/lc_1/in_0

End 

Net : ioFifoData_in_3
T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_20_3_lc_trk_g2_4
T_20_3_wire_logic_cluster/lc_3/in_1

End 

Net : ioFifoData_in_2
T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_28
T_19_3_sp4_h_l_9
T_20_3_lc_trk_g3_1
T_20_3_wire_logic_cluster/lc_0/in_0

End 

Net : rTxBusReady
T_16_2_wire_logic_cluster/lc_7/out
T_16_2_sp4_h_l_3
T_15_0_span4_vert_21
T_15_0_lc_trk_g0_5
T_15_0_wire_io_cluster/io_0/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_15_2_sp4_h_l_6
T_18_0_span4_vert_19
T_18_0_lc_trk_g1_3
T_18_0_wire_io_cluster/io_1/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_14_2_sp4_h_l_11
T_13_0_span4_vert_17
T_13_0_lc_trk_g1_1
T_13_0_wire_io_cluster/io_1/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_16_2_sp4_h_l_3
T_19_0_span4_vert_20
T_19_0_lc_trk_g0_4
T_19_0_wire_io_cluster/io_1/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_15_2_sp4_h_l_6
T_18_0_span4_vert_19
T_18_0_span4_horz_r_3
T_21_0_lc_trk_g1_7
T_21_0_wire_io_cluster/io_1/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_15_2_sp4_h_l_6
T_18_0_span4_vert_19
T_18_0_span4_horz_r_3
T_22_0_span4_vert_43
T_22_0_lc_trk_g1_3
T_22_0_wire_io_cluster/io_1/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_14_2_sp12_h_l_1
T_25_2_sp12_v_t_22
T_25_14_sp12_v_t_22
T_25_23_sp4_v_t_36
T_22_31_span4_horz_r_1
T_18_31_span4_horz_r_1
T_19_31_lc_trk_g0_5
T_19_31_wire_io_cluster/io_0/OUT_ENB

T_16_2_wire_logic_cluster/lc_7/out
T_14_2_sp12_h_l_1
T_25_2_sp12_v_t_22
T_25_14_sp12_v_t_22
T_25_23_sp4_v_t_36
T_22_31_span4_horz_r_1
T_18_31_span4_horz_r_1
T_19_31_lc_trk_g1_5
T_19_31_wire_io_cluster/io_1/OUT_ENB

End 

Net : GB_BUFFER_wPllLocked_i_g_THRU_CO
T_12_30_wire_logic_cluster/lc_0/out
T_12_31_lc_trk_g1_0
T_12_31_wire_gbuf/in

End 

Net : PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_CO
T_12_31_wire_pll/LOCK
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : ioFifoData_in_1
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_horz_r_0
T_19_0_span4_vert_25
T_20_3_sp4_h_l_7
T_20_3_lc_trk_g0_2
T_20_3_wire_logic_cluster/lc_2/in_0

End 

Net : P1A1_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_7/in_0

End 

Net : wPllLocked
T_1_30_wire_logic_cluster/lc_0/out
T_0_30_sp12_h_l_4
T_9_18_sp12_v_t_23
T_9_18_sp4_v_t_45
T_9_14_sp4_v_t_41
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_6/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_2/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_17_lc_trk_g2_5
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_17_14_sp4_h_l_0
T_16_14_sp4_v_t_43
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_6/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_17_14_sp4_h_l_0
T_16_14_sp4_v_t_43
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_3/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_16_14_sp4_v_t_37
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_5
T_16_14_sp4_v_t_47
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_15_14_lc_trk_g2_5
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_15_14_lc_trk_g3_5
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_0
T_15_14_lc_trk_g2_5
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_14_14_sp12_h_l_0
T_16_14_lc_trk_g0_7
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_14_14_sp12_h_l_0
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_14_6_sp4_v_t_39
T_14_7_lc_trk_g2_7
T_14_7_wire_logic_cluster/lc_0/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_14_6_sp4_v_t_39
T_14_7_lc_trk_g2_7
T_14_7_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_15_10_sp4_h_l_11
T_18_6_sp4_v_t_46
T_17_8_lc_trk_g0_0
T_17_8_wire_logic_cluster/lc_0/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_13_6_sp12_v_t_23
T_13_4_sp4_v_t_47
T_14_4_sp4_h_l_3
T_17_0_span4_vert_44
T_16_1_lc_trk_g3_4
T_16_1_wire_logic_cluster/lc_5/in_0

End 

Net : wPllLocked_i
T_8_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_12_16_sp4_h_l_4
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_2/in_0

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_14_16_sp4_h_l_6
T_17_12_sp4_v_t_43
T_17_13_lc_trk_g2_3
T_17_13_wire_logic_cluster/lc_7/in_0

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_7_4_sp12_v_t_22
T_7_3_sp4_v_t_46
T_7_0_span4_vert_31
T_3_0_span4_horz_r_1
T_6_0_lc_trk_g0_5
T_6_0_wire_gbuf/in

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_7_4_sp12_v_t_22
T_7_3_sp4_v_t_46
T_8_3_sp4_h_l_11
T_12_3_sp4_h_l_2
T_13_3_lc_trk_g2_2
T_13_3_wire_logic_cluster/lc_3/in_3

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_14_16_sp4_h_l_6
T_17_12_sp4_v_t_43
T_17_8_sp4_v_t_43
T_17_4_sp4_v_t_43
T_16_5_lc_trk_g3_3
T_16_5_wire_logic_cluster/lc_3/in_3

End 

Net : wPllLocked_i_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_2_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_2_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_1_glb2local_1
T_13_1_lc_trk_g0_5
T_13_1_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_1_glb2local_1
T_13_1_lc_trk_g0_5
T_13_1_wire_logic_cluster/lc_2/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_1_glb2local_1
T_13_1_lc_trk_g0_5
T_13_1_wire_logic_cluster/lc_6/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_2_glb2local_1
T_13_2_lc_trk_g0_5
T_13_2_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_2_glb2local_0
T_13_2_lc_trk_g0_4
T_13_2_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_2_glb2local_0
T_13_2_lc_trk_g0_4
T_13_2_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_2_glb2local_1
T_13_2_lc_trk_g0_5
T_13_2_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_2_glb2local_0
T_13_2_lc_trk_g0_4
T_13_2_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_2_glb2local_1
T_13_2_lc_trk_g0_5
T_13_2_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_4_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_2_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_3_glb2local_2
T_13_3_lc_trk_g0_6
T_13_3_wire_logic_cluster/lc_0/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_4_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_1_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_4_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_4_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_2_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_glb2local_3
T_15_3_lc_trk_g0_7
T_15_3_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_glb2local_3
T_15_3_lc_trk_g0_7
T_15_3_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_glb2local_3
T_15_3_lc_trk_g0_7
T_15_3_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_1_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_2_glb2local_3
T_17_2_lc_trk_g0_7
T_17_2_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_2_glb2local_2
T_17_2_lc_trk_g0_6
T_17_2_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_2_glb2local_2
T_17_2_lc_trk_g0_6
T_17_2_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_2_glb2local_3
T_17_2_lc_trk_g0_7
T_17_2_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_2_glb2local_2
T_17_2_lc_trk_g0_6
T_17_2_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_2_glb2local_3
T_17_2_lc_trk_g0_7
T_17_2_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_3_glb2local_0
T_16_3_lc_trk_g0_4
T_16_3_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_3_glb2local_1
T_16_3_lc_trk_g0_5
T_16_3_wire_logic_cluster/lc_0/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_4_glb2local_0
T_15_4_lc_trk_g0_4
T_15_4_wire_logic_cluster/lc_0/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_3_glb2local_0
T_16_3_lc_trk_g0_4
T_16_3_input_2_2
T_16_3_wire_logic_cluster/lc_2/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_3_glb2local_0
T_16_3_lc_trk_g0_4
T_16_3_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_3_glb2local_1
T_16_3_lc_trk_g0_5
T_16_3_input_2_1
T_16_3_wire_logic_cluster/lc_1/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_4_glb2local_0
T_16_4_lc_trk_g0_4
T_16_4_input_2_2
T_16_4_wire_logic_cluster/lc_2/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_2_glb2local_1
T_18_2_lc_trk_g0_5
T_18_2_input_2_7
T_18_2_wire_logic_cluster/lc_7/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_2_glb2local_1
T_18_2_lc_trk_g0_5
T_18_2_wire_logic_cluster/lc_2/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_3_glb2local_0
T_17_3_lc_trk_g0_4
T_17_3_wire_logic_cluster/lc_0/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_3
T_15_5_lc_trk_g0_7
T_15_5_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_0
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_0
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_3
T_15_5_lc_trk_g0_7
T_15_5_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_0
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_3
T_15_5_lc_trk_g0_7
T_15_5_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_2_glb2local_1
T_18_2_lc_trk_g0_5
T_18_2_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_4_glb2local_0
T_16_4_lc_trk_g0_4
T_16_4_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_5_glb2local_2
T_16_5_lc_trk_g0_6
T_16_5_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_6_glb2local_1
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_0/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_5_glb2local_1
T_16_5_lc_trk_g0_5
T_16_5_input_2_5
T_16_5_wire_logic_cluster/lc_5/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_5_glb2local_2
T_16_5_lc_trk_g0_6
T_16_5_input_2_4
T_16_5_wire_logic_cluster/lc_4/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_7_glb2local_0
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_4_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_8_glb2local_0
T_16_8_lc_trk_g0_4
T_16_8_wire_logic_cluster/lc_3/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_glb2local_3
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_glb2local_3
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_10_glb2local_0
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_glb2local_0
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_glb2local_0
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_glb2local_0
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_glb2local_0
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_3/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_1
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_6/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_2
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_2
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_2
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_3/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_1
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_0/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_2
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_2
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_glb2local_2
T_18_10_lc_trk_g0_6
T_18_10_input_2_2
T_18_10_wire_logic_cluster/lc_2/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_11_glb2local_1
T_17_11_lc_trk_g0_5
T_17_11_wire_logic_cluster/lc_2/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_11_glb2local_2
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_11_glb2local_2
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_30_glb2local_0
T_12_30_lc_trk_g0_4
T_12_30_wire_logic_cluster/lc_0/in_0

End 

Net : wTxRdData_0
T_15_1_wire_logic_cluster/lc_4/out
T_14_1_sp4_h_l_0
T_13_0_span4_vert_5
T_13_0_lc_trk_g0_5
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_292_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

End 

Net : CONSTANT_ONE_NET
T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_5
T_20_8_sp4_v_t_40
T_19_10_lc_trk_g1_5
T_19_10_wire_bram/ram/WE

T_13_8_wire_logic_cluster/lc_0/out
T_14_5_sp4_v_t_41
T_15_9_sp4_h_l_4
T_19_9_sp4_h_l_0
T_19_9_lc_trk_g1_5
T_19_9_wire_bram/ram/RE

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_bram/ram/RE

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_bram/ram/WE

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g0_1
T_9_14_input_2_1
T_9_14_wire_logic_cluster/lc_1/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g1_1
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g0_1
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g1_1
T_9_14_input_2_4
T_9_14_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g0_1
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g1_1
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g0_1
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g0_7
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g1_7
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g0_7
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g1_7
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_5
T_20_4_sp4_v_t_40
T_20_0_span4_vert_45
T_19_3_lc_trk_g3_5
T_19_3_wire_bram/ram/RE

T_13_8_wire_logic_cluster/lc_0/out
T_13_4_sp12_v_t_23
T_14_4_sp12_h_l_0
T_19_4_lc_trk_g0_4
T_19_4_wire_bram/ram/WE

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_3/in_1

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_input_2_4
T_9_15_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_5/in_1

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_1/in_1

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_5
T_20_4_sp4_v_t_40
T_20_0_span4_vert_45
T_19_1_lc_trk_g3_5
T_19_1_wire_bram/ram/RE

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_5
T_20_4_sp4_v_t_40
T_20_0_span4_vert_40
T_19_2_lc_trk_g1_5
T_19_2_wire_bram/ram/WE

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g2_5
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g3_5
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g2_5
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g3_5
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g2_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g3_5
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g2_5
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g1_0
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g0_0
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_5/in_1

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g0_0
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g1_0
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g0_0
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_8_sp4_h_l_5
T_17_8_sp4_h_l_8
T_20_8_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_45
T_16_24_sp4_v_t_41
T_16_28_sp4_v_t_37
T_16_31_span4_horz_r_2
T_19_31_lc_trk_g0_6
T_19_31_wire_io_cluster/io_0/D_OUT_0

End 

