
DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000189c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a00  08018b58  08018b58  00028b58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019558  08019558  00031008  2**0
                  CONTENTS
  4 .ARM          00000008  08019558  08019558  00029558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019560  08019560  00031008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019560  08019560  00029560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019564  08019564  00029564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001008  20000000  08019568  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b8c  20001008  0801a570  00031008  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006b94  0801a570  00036b94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031008  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d3c3  00000000  00000000  00031038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000061a3  00000000  00000000  0005e3fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001cc0  00000000  00000000  000645a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a48  00000000  00000000  00066260  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000298aa  00000000  00000000  00067ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ed4a  00000000  00000000  00091552  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dc001  00000000  00000000  000b029c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018c29d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008b08  00000000  00000000  0018c318  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20001008 	.word	0x20001008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018b3c 	.word	0x08018b3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000100c 	.word	0x2000100c
 80001cc:	08018b3c 	.word	0x08018b3c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <commandRead>:
												"STOP",
												"ERRO",
												"OKAY"};


Robot_CommandTypedef 	commandRead	(uint8_t *message, int32_t *id_command, DUTY_Command_TypeDef *duty_cmd) {
 8000fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fac:	b0b4      	sub	sp, #208	; 0xd0
 8000fae:	af0a      	add	r7, sp, #40	; 0x28
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
	char command[10];
	char para[70];
	int32_t result;
	memset(para, 0, 70*sizeof(char));
 8000fb6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fba:	2246      	movs	r2, #70	; 0x46
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f011 ff3a 	bl	8012e38 <memset>
	result = sscanf((char*)message, "%d %s %70c",(int*) id_command, command, para);
 8000fc4:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8000fc8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	68ba      	ldr	r2, [r7, #8]
 8000fd2:	49b4      	ldr	r1, [pc, #720]	; (80012a4 <commandRead+0x2fc>)
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f012 fe87 	bl	8013ce8 <siscanf>
 8000fda:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	duty_cmd->id_command = *id_command;
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	605a      	str	r2, [r3, #4]
	// Stop Now
	if ( 0 == strcmp( command, ROBOTCOMMAND[CMD_STOPNOW])) {
 8000fe6:	4bb0      	ldr	r3, [pc, #704]	; (80012a8 <commandRead+0x300>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000fee:	4611      	mov	r1, r2
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff f8ed 	bl	80001d0 <strcmp>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d104      	bne.n	8001006 <commandRead+0x5e>
		duty_cmd->robot_mode = SCARA_MODE_STOP;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	701a      	strb	r2, [r3, #0]
		return CMD_STOPNOW;
 8001002:	2300      	movs	r3, #0
 8001004:	e23c      	b.n	8001480 <commandRead+0x4d8>

	// Scan Limit
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_SCAN_LIMIT])) {
 8001006:	4ba8      	ldr	r3, [pc, #672]	; (80012a8 <commandRead+0x300>)
 8001008:	685a      	ldr	r2, [r3, #4]
 800100a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f8dd 	bl	80001d0 <strcmp>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d104      	bne.n	8001026 <commandRead+0x7e>
		duty_cmd->robot_mode = SCARA_MODE_SCAN;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
		return CMD_SCAN_LIMIT;
 8001022:	2301      	movs	r3, #1
 8001024:	e22c      	b.n	8001480 <commandRead+0x4d8>

	// Move Home
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_HOME])) {
 8001026:	4ba0      	ldr	r3, [pc, #640]	; (80012a8 <commandRead+0x300>)
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800102e:	4611      	mov	r1, r2
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f8cd 	bl	80001d0 <strcmp>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d120      	bne.n	800107e <commandRead+0xd6>
		if (3 == result) {
 800103c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001040:	2b03      	cmp	r3, #3
 8001042:	d112      	bne.n	800106a <commandRead+0xc2>
			result = sscanf( para, "%lf %lf",
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001050:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001054:	4995      	ldr	r1, [pc, #596]	; (80012ac <commandRead+0x304>)
 8001056:	f012 fe47 	bl	8013ce8 <siscanf>
 800105a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->v_factor),
							&(duty_cmd->a_factor));
			if (2 != result) {
 800105e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001062:	2b02      	cmp	r3, #2
 8001064:	d003      	beq.n	800106e <commandRead+0xc6>
				return CMD_ERROR;
 8001066:	230b      	movs	r3, #11
 8001068:	e20a      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 800106a:	230b      	movs	r3, #11
 800106c:	e208      	b.n	8001480 <commandRead+0x4d8>
		}
		duty_cmd->space_type = DUTY_SPACE_JOINT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	725a      	strb	r2, [r3, #9]
		duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2202      	movs	r2, #2
 8001078:	701a      	strb	r2, [r3, #0]
		return CMD_MOVE_HOME;
 800107a:	2302      	movs	r3, #2
 800107c:	e200      	b.n	8001480 <commandRead+0x4d8>

	// Move Line
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_LINE])) {
 800107e:	4b8a      	ldr	r3, [pc, #552]	; (80012a8 <commandRead+0x300>)
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001086:	4611      	mov	r1, r2
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff f8a1 	bl	80001d0 <strcmp>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d151      	bne.n	8001138 <commandRead+0x190>
		if (3 == result) {
 8001094:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001098:	2b03      	cmp	r3, #3
 800109a:	d149      	bne.n	8001130 <commandRead+0x188>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %d %lf",
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f103 0658 	add.w	r6, r3, #88	; 0x58
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3360      	adds	r3, #96	; 0x60
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	3268      	adds	r2, #104	; 0x68
 80010b0:	6879      	ldr	r1, [r7, #4]
 80010b2:	31f8      	adds	r1, #248	; 0xf8
 80010b4:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80010b8:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80010bc:	9004      	str	r0, [sp, #16]
 80010be:	f107 0047 	add.w	r0, r7, #71	; 0x47
 80010c2:	9003      	str	r0, [sp, #12]
 80010c4:	9102      	str	r1, [sp, #8]
 80010c6:	9201      	str	r2, [sp, #4]
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	4633      	mov	r3, r6
 80010cc:	462a      	mov	r2, r5
 80010ce:	4978      	ldr	r1, [pc, #480]	; (80012b0 <commandRead+0x308>)
 80010d0:	4620      	mov	r0, r4
 80010d2:	f012 fe09 	bl	8013ce8 <siscanf>
 80010d6:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->target_point.roll),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (7 != result) {
 80010da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80010de:	2b07      	cmp	r3, #7
 80010e0:	d001      	beq.n	80010e6 <commandRead+0x13e>
				return CMD_ERROR;
 80010e2:	230b      	movs	r3, #11
 80010e4:	e1cc      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->path_type = DUTY_PATH_LINE;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	729a      	strb	r2, [r3, #10]
			duty_cmd->space_type = DUTY_SPACE_TASK;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	725a      	strb	r2, [r3, #9]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2202      	movs	r2, #2
 80010f6:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 80010f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d108      	bne.n	8001112 <commandRead+0x16a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001106:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 8001110:	e010      	b.n	8001134 <commandRead+0x18c>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 8001112:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001116:	2b01      	cmp	r3, #1
 8001118:	d108      	bne.n	800112c <commandRead+0x184>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2201      	movs	r2, #1
 800111e:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 8001120:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800112a:	e003      	b.n	8001134 <commandRead+0x18c>
			} else {
				return CMD_ERROR;
 800112c:	230b      	movs	r3, #11
 800112e:	e1a7      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001130:	230b      	movs	r3, #11
 8001132:	e1a5      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_LINE;
 8001134:	2303      	movs	r3, #3
 8001136:	e1a3      	b.n	8001480 <commandRead+0x4d8>

	// Move Circle
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_CIRCLE])) {
 8001138:	4b5b      	ldr	r3, [pc, #364]	; (80012a8 <commandRead+0x300>)
 800113a:	691a      	ldr	r2, [r3, #16]
 800113c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f844 	bl	80001d0 <strcmp>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d15f      	bne.n	800120e <commandRead+0x266>
		if (3 == result) {
 800114e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001152:	2b03      	cmp	r3, #3
 8001154:	d157      	bne.n	8001206 <commandRead+0x25e>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %lf %lf %d %lf %d %lf",
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f103 0e50 	add.w	lr, r3, #80	; 0x50
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f103 0858 	add.w	r8, r3, #88	; 0x58
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	3360      	adds	r3, #96	; 0x60
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	3268      	adds	r2, #104	; 0x68
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	31b8      	adds	r1, #184	; 0xb8
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	30c0      	adds	r0, #192	; 0xc0
 8001174:	687c      	ldr	r4, [r7, #4]
 8001176:	34c8      	adds	r4, #200	; 0xc8
							&(duty_cmd->target_point.z),
							&(duty_cmd->target_point.roll),
							&(duty_cmd->sub_point.x),
							&(duty_cmd->sub_point.y),
							&(duty_cmd->sub_point.z),
							(int *)&(duty_cmd->sub_para_int), // dir
 8001178:	687d      	ldr	r5, [r7, #4]
 800117a:	3510      	adds	r5, #16
			result = sscanf( para, "%lf %lf %lf %lf %lf %lf %lf %d %lf %d %lf",
 800117c:	687e      	ldr	r6, [r7, #4]
 800117e:	36f8      	adds	r6, #248	; 0xf8
 8001180:	f107 0c50 	add.w	ip, r7, #80	; 0x50
 8001184:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001188:	9308      	str	r3, [sp, #32]
 800118a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800118e:	9307      	str	r3, [sp, #28]
 8001190:	9606      	str	r6, [sp, #24]
 8001192:	9505      	str	r5, [sp, #20]
 8001194:	9404      	str	r4, [sp, #16]
 8001196:	9003      	str	r0, [sp, #12]
 8001198:	9102      	str	r1, [sp, #8]
 800119a:	9201      	str	r2, [sp, #4]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	4643      	mov	r3, r8
 80011a2:	4672      	mov	r2, lr
 80011a4:	4943      	ldr	r1, [pc, #268]	; (80012b4 <commandRead+0x30c>)
 80011a6:	4660      	mov	r0, ip
 80011a8:	f012 fd9e 	bl	8013ce8 <siscanf>
 80011ac:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (11 != result) {
 80011b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80011b4:	2b0b      	cmp	r3, #11
 80011b6:	d001      	beq.n	80011bc <commandRead+0x214>
				return CMD_ERROR;
 80011b8:	230b      	movs	r3, #11
 80011ba:	e161      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->path_type = DUTY_PATH_CIRCLE;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2201      	movs	r2, #1
 80011c0:	729a      	strb	r2, [r3, #10]
			duty_cmd->space_type = DUTY_SPACE_TASK;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	725a      	strb	r2, [r3, #9]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 80011ce:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d108      	bne.n	80011e8 <commandRead+0x240>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 80011dc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 80011e6:	e010      	b.n	800120a <commandRead+0x262>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 80011e8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d108      	bne.n	8001202 <commandRead+0x25a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 80011f6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8001200:	e003      	b.n	800120a <commandRead+0x262>
			} else {
				return CMD_ERROR;
 8001202:	230b      	movs	r3, #11
 8001204:	e13c      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001206:	230b      	movs	r3, #11
 8001208:	e13a      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_CIRCLE;
 800120a:	2304      	movs	r3, #4
 800120c:	e138      	b.n	8001480 <commandRead+0x4d8>

	// Move Joint
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_JOINT])) {
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <commandRead+0x300>)
 8001210:	695a      	ldr	r2, [r3, #20]
 8001212:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe ffd9 	bl	80001d0 <strcmp>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d15c      	bne.n	80012de <commandRead+0x336>
		if (3 == result) {
 8001224:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001228:	2b03      	cmp	r3, #3
 800122a:	d154      	bne.n	80012d6 <commandRead+0x32e>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %d %lf",
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f103 0658 	add.w	r6, r3, #88	; 0x58
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3360      	adds	r3, #96	; 0x60
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	3268      	adds	r2, #104	; 0x68
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	31f8      	adds	r1, #248	; 0xf8
 8001244:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001248:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800124c:	9004      	str	r0, [sp, #16]
 800124e:	f107 0027 	add.w	r0, r7, #39	; 0x27
 8001252:	9003      	str	r0, [sp, #12]
 8001254:	9102      	str	r1, [sp, #8]
 8001256:	9201      	str	r2, [sp, #4]
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	4633      	mov	r3, r6
 800125c:	462a      	mov	r2, r5
 800125e:	4914      	ldr	r1, [pc, #80]	; (80012b0 <commandRead+0x308>)
 8001260:	4620      	mov	r0, r4
 8001262:	f012 fd41 	bl	8013ce8 <siscanf>
 8001266:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->target_point.roll),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (7 != result) {
 800126a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800126e:	2b07      	cmp	r3, #7
 8001270:	d001      	beq.n	8001276 <commandRead+0x2ce>
				return CMD_ERROR;
 8001272:	230b      	movs	r3, #11
 8001274:	e104      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2201      	movs	r2, #1
 800127a:	725a      	strb	r2, [r3, #9]
			duty_cmd->joint_type = DUTY_JOINT_4DOF;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	72da      	strb	r2, [r3, #11]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 8001288:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800128c:	2b00      	cmp	r3, #0
 800128e:	d113      	bne.n	80012b8 <commandRead+0x310>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001296:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 80012a0:	e01b      	b.n	80012da <commandRead+0x332>
 80012a2:	bf00      	nop
 80012a4:	08018be8 	.word	0x08018be8
 80012a8:	20000000 	.word	0x20000000
 80012ac:	08018bf4 	.word	0x08018bf4
 80012b0:	08018bfc 	.word	0x08018bfc
 80012b4:	08018c18 	.word	0x08018c18
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 80012b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d108      	bne.n	80012d2 <commandRead+0x32a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 80012c6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80012d0:	e003      	b.n	80012da <commandRead+0x332>
			} else {
				return CMD_ERROR;
 80012d2:	230b      	movs	r3, #11
 80012d4:	e0d4      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 80012d6:	230b      	movs	r3, #11
 80012d8:	e0d2      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_JOINT;
 80012da:	2305      	movs	r3, #5
 80012dc:	e0d0      	b.n	8001480 <commandRead+0x4d8>

	// Rotate Single
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_ROTATE_SINGLE])) {
 80012de:	4b6b      	ldr	r3, [pc, #428]	; (800148c <commandRead+0x4e4>)
 80012e0:	699a      	ldr	r2, [r3, #24]
 80012e2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7fe ff71 	bl	80001d0 <strcmp>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d14a      	bne.n	800138a <commandRead+0x3e2>
		if (3 == result) {
 80012f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d142      	bne.n	8001382 <commandRead+0x3da>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%d %lf %lf %d %lf",
							(int *)&(duty_cmd->sub_para_int),
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f103 0110 	add.w	r1, r3, #16
			result = sscanf( para, "%d %lf %lf %d %lf",
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f103 0418 	add.w	r4, r3, #24
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	33f8      	adds	r3, #248	; 0xf8
 800130c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001310:	f107 0218 	add.w	r2, r7, #24
 8001314:	9202      	str	r2, [sp, #8]
 8001316:	f107 0217 	add.w	r2, r7, #23
 800131a:	9201      	str	r2, [sp, #4]
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	4623      	mov	r3, r4
 8001320:	460a      	mov	r2, r1
 8001322:	495b      	ldr	r1, [pc, #364]	; (8001490 <commandRead+0x4e8>)
 8001324:	f012 fce0 	bl	8013ce8 <siscanf>
 8001328:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->sub_para_double),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (5 != result) {
 800132c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001330:	2b05      	cmp	r3, #5
 8001332:	d001      	beq.n	8001338 <commandRead+0x390>
				return CMD_ERROR;
 8001334:	230b      	movs	r3, #11
 8001336:	e0a3      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	725a      	strb	r2, [r3, #9]
			duty_cmd->joint_type = DUTY_JOINT_SINGLE;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	72da      	strb	r2, [r3, #11]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2202      	movs	r2, #2
 8001348:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 800134a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d108      	bne.n	8001364 <commandRead+0x3bc>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001358:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 8001362:	e010      	b.n	8001386 <commandRead+0x3de>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 8001364:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d108      	bne.n	800137e <commandRead+0x3d6>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2201      	movs	r2, #1
 8001370:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 8001372:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800137c:	e003      	b.n	8001386 <commandRead+0x3de>
			} else {
				return CMD_ERROR;
 800137e:	230b      	movs	r3, #11
 8001380:	e07e      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001382:	230b      	movs	r3, #11
 8001384:	e07c      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_ROTATE_SINGLE;
 8001386:	2306      	movs	r3, #6
 8001388:	e07a      	b.n	8001480 <commandRead+0x4d8>

	// Set Output
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_OUTPUT])) {
 800138a:	4b40      	ldr	r3, [pc, #256]	; (800148c <commandRead+0x4e4>)
 800138c:	69da      	ldr	r2, [r3, #28]
 800138e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff1b 	bl	80001d0 <strcmp>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d112      	bne.n	80013c6 <commandRead+0x41e>
		result = sscanf( para, "%d",(int *)&(duty_cmd->sub_para_int));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f103 0210 	add.w	r2, r3, #16
 80013a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013aa:	493a      	ldr	r1, [pc, #232]	; (8001494 <commandRead+0x4ec>)
 80013ac:	4618      	mov	r0, r3
 80013ae:	f012 fc9b 	bl	8013ce8 <siscanf>
 80013b2:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4

		if (1 != result) {
 80013b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d001      	beq.n	80013c2 <commandRead+0x41a>
			return CMD_ERROR;
 80013be:	230b      	movs	r3, #11
 80013c0:	e05e      	b.n	8001480 <commandRead+0x4d8>
		}

		return CMD_OUTPUT;
 80013c2:	2307      	movs	r3, #7
 80013c4:	e05c      	b.n	8001480 <commandRead+0x4d8>

	// Read Status
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_READ_STATUS])) {
 80013c6:	4b31      	ldr	r3, [pc, #196]	; (800148c <commandRead+0x4e4>)
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013ce:	4611      	mov	r1, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7fe fefd 	bl	80001d0 <strcmp>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <commandRead+0x438>
		return CMD_READ_STATUS;
 80013dc:	2308      	movs	r3, #8
 80013de:	e04f      	b.n	8001480 <commandRead+0x4d8>

	// Read Position
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_READ_POSITION])) {
 80013e0:	4b2a      	ldr	r3, [pc, #168]	; (800148c <commandRead+0x4e4>)
 80013e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013e4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013e8:	4611      	mov	r1, r2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7fe fef0 	bl	80001d0 <strcmp>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <commandRead+0x452>
			return CMD_READ_POSITION;
 80013f6:	2309      	movs	r3, #9
 80013f8:	e042      	b.n	8001480 <commandRead+0x4d8>

	// Setting
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_SETTING])) {
 80013fa:	4b24      	ldr	r3, [pc, #144]	; (800148c <commandRead+0x4e4>)
 80013fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013fe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001402:	4611      	mov	r1, r2
 8001404:	4618      	mov	r0, r3
 8001406:	f7fe fee3 	bl	80001d0 <strcmp>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d136      	bne.n	800147e <commandRead+0x4d6>
		int8_t mode_trajec;
		int8_t mode_coordinate;
		result = sscanf( para, "%d %d",
 8001410:	f107 0316 	add.w	r3, r7, #22
 8001414:	f107 0215 	add.w	r2, r7, #21
 8001418:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800141c:	491e      	ldr	r1, [pc, #120]	; (8001498 <commandRead+0x4f0>)
 800141e:	f012 fc63 	bl	8013ce8 <siscanf>
 8001422:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
						(int *)&mode_coordinate,
						(int *)&mode_trajec);

		if (2 != result) {
 8001426:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800142a:	2b02      	cmp	r3, #2
 800142c:	d001      	beq.n	8001432 <commandRead+0x48a>
			return CMD_ERROR;
 800142e:	230b      	movs	r3, #11
 8001430:	e026      	b.n	8001480 <commandRead+0x4d8>
		}

		if ( DUTY_COORDINATES_ABS == mode_coordinate) {
 8001432:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d103      	bne.n	8001442 <commandRead+0x49a>
			duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	721a      	strb	r2, [r3, #8]
 8001440:	e009      	b.n	8001456 <commandRead+0x4ae>
		} else if ( DUTY_COORDINATES_REL == mode_coordinate) {
 8001442:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d103      	bne.n	8001452 <commandRead+0x4aa>
			duty_cmd->coordinate_type = DUTY_COORDINATES_REL;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2201      	movs	r2, #1
 800144e:	721a      	strb	r2, [r3, #8]
 8001450:	e001      	b.n	8001456 <commandRead+0x4ae>
		} else {
			return CMD_ERROR;
 8001452:	230b      	movs	r3, #11
 8001454:	e014      	b.n	8001480 <commandRead+0x4d8>
		}

		if ( DUTY_TRAJECTORY_LSPB == mode_trajec) {
 8001456:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d103      	bne.n	8001466 <commandRead+0x4be>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	731a      	strb	r2, [r3, #12]
 8001464:	e009      	b.n	800147a <commandRead+0x4d2>
		} else if ( DUTY_TRAJECTORY_SCURVE == mode_trajec) {
 8001466:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d103      	bne.n	8001476 <commandRead+0x4ce>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_SCURVE;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2201      	movs	r2, #1
 8001472:	731a      	strb	r2, [r3, #12]
 8001474:	e001      	b.n	800147a <commandRead+0x4d2>
		} else {
			return CMD_ERROR;
 8001476:	230b      	movs	r3, #11
 8001478:	e002      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_SETTING;
 800147a:	230a      	movs	r3, #10
 800147c:	e000      	b.n	8001480 <commandRead+0x4d8>

	// Error command
	} else {
		return CMD_ERROR;
 800147e:	230b      	movs	r3, #11
	}
}
 8001480:	4618      	mov	r0, r3
 8001482:	37a8      	adds	r7, #168	; 0xa8
 8001484:	46bd      	mov	sp, r7
 8001486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800148a:	bf00      	nop
 800148c:	20000000 	.word	0x20000000
 8001490:	08018c44 	.word	0x08018c44
 8001494:	08018c58 	.word	0x08018c58
 8001498:	08018c5c 	.word	0x08018c5c

0800149c <commandReply>:

Robot_RespondTypedef	commandReply	(Robot_CommandTypedef cmd_type,
										DUTY_Command_TypeDef duty_cmd,
										uint8_t *detail) {
 800149c:	b082      	sub	sp, #8
 800149e:	b5b0      	push	{r4, r5, r7, lr}
 80014a0:	b0b6      	sub	sp, #216	; 0xd8
 80014a2:	af18      	add	r7, sp, #96	; 0x60
 80014a4:	4601      	mov	r1, r0
 80014a6:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80014aa:	e880 000c 	stmia.w	r0, {r2, r3}
 80014ae:	460b      	mov	r3, r1
 80014b0:	71fb      	strb	r3, [r7, #7]
	Robot_RespondTypedef ret;

	switch(cmd_type) {
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b0b      	cmp	r3, #11
 80014b6:	f200 80f2 	bhi.w	800169e <commandReply+0x202>
 80014ba:	a201      	add	r2, pc, #4	; (adr r2, 80014c0 <commandReply+0x24>)
 80014bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c0:	080014f1 	.word	0x080014f1
 80014c4:	080014f1 	.word	0x080014f1
 80014c8:	080014f1 	.word	0x080014f1
 80014cc:	080014f1 	.word	0x080014f1
 80014d0:	080014f1 	.word	0x080014f1
 80014d4:	080014f1 	.word	0x080014f1
 80014d8:	080014f1 	.word	0x080014f1
 80014dc:	080014f9 	.word	0x080014f9
 80014e0:	08001563 	.word	0x08001563
 80014e4:	08001597 	.word	0x08001597
 80014e8:	080015c5 	.word	0x080015c5
 80014ec:	0800167f 	.word	0x0800167f
	case CMD_MOVE_HOME:
	case CMD_MOVE_LINE:
	case CMD_MOVE_CIRCLE:
	case CMD_MOVE_JOINT:
	case CMD_ROTATE_SINGLE:
		ret = RPD_DUTY;
 80014f0:	2309      	movs	r3, #9
 80014f2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 80014f6:	e0e1      	b.n	80016bc <commandReply+0x220>
	case CMD_OUTPUT:
		{
			if (1 == duty_cmd.sub_para_int) {
 80014f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d10d      	bne.n	800151c <commandReply+0x80>
				scaraSetOutput(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f006 fb8d 	bl	8007c20 <scaraSetOutput>
				strcpy( (char *)detail, "Output ON");
 8001506:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800150a:	4971      	ldr	r1, [pc, #452]	; (80016d0 <commandReply+0x234>)
 800150c:	461a      	mov	r2, r3
 800150e:	460b      	mov	r3, r1
 8001510:	cb03      	ldmia	r3!, {r0, r1}
 8001512:	6010      	str	r0, [r2, #0]
 8001514:	6051      	str	r1, [r2, #4]
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	8113      	strh	r3, [r2, #8]
 800151a:	e01e      	b.n	800155a <commandReply+0xbe>
			} else if (0 == duty_cmd.sub_para_int) {
 800151c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10f      	bne.n	8001544 <commandReply+0xa8>
				scaraSetOutput(0);
 8001524:	2000      	movs	r0, #0
 8001526:	f006 fb7b 	bl	8007c20 <scaraSetOutput>
				strcpy( (char *)detail, "Output OFF");
 800152a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800152e:	4969      	ldr	r1, [pc, #420]	; (80016d4 <commandReply+0x238>)
 8001530:	461a      	mov	r2, r3
 8001532:	460b      	mov	r3, r1
 8001534:	cb03      	ldmia	r3!, {r0, r1}
 8001536:	6010      	str	r0, [r2, #0]
 8001538:	6051      	str	r1, [r2, #4]
 800153a:	8819      	ldrh	r1, [r3, #0]
 800153c:	789b      	ldrb	r3, [r3, #2]
 800153e:	8111      	strh	r1, [r2, #8]
 8001540:	7293      	strb	r3, [r2, #10]
 8001542:	e00a      	b.n	800155a <commandReply+0xbe>
			} else {
				strcpy( (char *)detail, "Wrong Value");
 8001544:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001548:	4a63      	ldr	r2, [pc, #396]	; (80016d8 <commandReply+0x23c>)
 800154a:	461c      	mov	r4, r3
 800154c:	4613      	mov	r3, r2
 800154e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001550:	6020      	str	r0, [r4, #0]
 8001552:	6061      	str	r1, [r4, #4]
 8001554:	60a2      	str	r2, [r4, #8]
				return RPD_ERROR;
 8001556:	2307      	movs	r3, #7
 8001558:	e0b2      	b.n	80016c0 <commandReply+0x224>
			}
			ret = RPD_OK;
 800155a:	2308      	movs	r3, #8
 800155c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		break;
 8001560:	e0ac      	b.n	80016bc <commandReply+0x220>
	case CMD_READ_STATUS:
		{
			SCARA_ModeTypeDef		current_mode;
			SCARA_DutyStateTypeDef 	current_state;
			current_mode	 = scaraGetMode();
 8001562:	f006 fb9f 	bl	8007ca4 <scaraGetMode>
 8001566:	4603      	mov	r3, r0
 8001568:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
			current_state	 = scaraGetDutyState();
 800156c:	f006 fba6 	bl	8007cbc <scaraGetDutyState>
 8001570:	4603      	mov	r3, r0
 8001572:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			if ( SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8001576:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800157a:	2b02      	cmp	r3, #2
 800157c:	d107      	bne.n	800158e <commandReply+0xf2>
 800157e:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8001582:	2b00      	cmp	r3, #0
 8001584:	d103      	bne.n	800158e <commandReply+0xf2>
				ret = RPD_IDLE;
 8001586:	2300      	movs	r3, #0
 8001588:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			} else {
				ret = RPD_BUSY;
			}
		}
		break;
 800158c:	e096      	b.n	80016bc <commandReply+0x220>
				ret = RPD_BUSY;
 800158e:	2301      	movs	r3, #1
 8001590:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 8001594:	e092      	b.n	80016bc <commandReply+0x220>

	case CMD_READ_POSITION:
		{
			SCARA_PositionTypeDef position;
			scaraGetPosition(&position);
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	4618      	mov	r0, r3
 800159c:	f006 fb62 	bl	8007c64 <scaraGetPosition>
			scaraPosition2String((char *)detail, position);
 80015a0:	4668      	mov	r0, sp
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	2260      	movs	r2, #96	; 0x60
 80015a8:	4619      	mov	r1, r3
 80015aa:	f011 fc21 	bl	8012df0 <memcpy>
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	cb0c      	ldmia	r3, {r2, r3}
 80015b4:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 80015b8:	f006 fbc6 	bl	8007d48 <scaraPosition2String>
			ret =  RPD_POSITION;
 80015bc:	2302      	movs	r3, #2
 80015be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		break;
 80015c2:	e07b      	b.n	80016bc <commandReply+0x220>

	case CMD_SETTING:
		if ( DUTY_COORDINATES_ABS == duty_cmd.coordinate_type) {
 80015c4:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10a      	bne.n	80015e2 <commandReply+0x146>
			strcpy( (char *)detail, "Absolute.");
 80015cc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015d0:	4942      	ldr	r1, [pc, #264]	; (80016dc <commandReply+0x240>)
 80015d2:	461a      	mov	r2, r3
 80015d4:	460b      	mov	r3, r1
 80015d6:	cb03      	ldmia	r3!, {r0, r1}
 80015d8:	6010      	str	r0, [r2, #0]
 80015da:	6051      	str	r1, [r2, #4]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	8113      	strh	r3, [r2, #8]
 80015e0:	e017      	b.n	8001612 <commandReply+0x176>
		} else if ( DUTY_COORDINATES_REL == duty_cmd.coordinate_type) {
 80015e2:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d10a      	bne.n	8001600 <commandReply+0x164>
			strcpy( (char *)detail, "Relative.");
 80015ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015ee:	493c      	ldr	r1, [pc, #240]	; (80016e0 <commandReply+0x244>)
 80015f0:	461a      	mov	r2, r3
 80015f2:	460b      	mov	r3, r1
 80015f4:	cb03      	ldmia	r3!, {r0, r1}
 80015f6:	6010      	str	r0, [r2, #0]
 80015f8:	6051      	str	r1, [r2, #4]
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	8113      	strh	r3, [r2, #8]
 80015fe:	e008      	b.n	8001612 <commandReply+0x176>
		} else {
			strcat((char *)detail, DETAIL_STATUS[SCARA_STATUS_ERROR_COORDINATE]);
 8001600:	4b38      	ldr	r3, [pc, #224]	; (80016e4 <commandReply+0x248>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001604:	4619      	mov	r1, r3
 8001606:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800160a:	f012 fb99 	bl	8013d40 <strcat>
			return RPD_ERROR;
 800160e:	2307      	movs	r3, #7
 8001610:	e056      	b.n	80016c0 <commandReply+0x224>
		}

		if ( DUTY_TRAJECTORY_LSPB == duty_cmd.trajec_type) {
 8001612:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10e      	bne.n	8001638 <commandReply+0x19c>
			strcat((char *)detail, " LSPB");
 800161a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800161e:	f7fe fde1 	bl	80001e4 <strlen>
 8001622:	4603      	mov	r3, r0
 8001624:	461a      	mov	r2, r3
 8001626:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800162a:	4413      	add	r3, r2
 800162c:	4a2e      	ldr	r2, [pc, #184]	; (80016e8 <commandReply+0x24c>)
 800162e:	6810      	ldr	r0, [r2, #0]
 8001630:	6018      	str	r0, [r3, #0]
 8001632:	8892      	ldrh	r2, [r2, #4]
 8001634:	809a      	strh	r2, [r3, #4]
 8001636:	e01e      	b.n	8001676 <commandReply+0x1da>
		} else if ( DUTY_TRAJECTORY_SCURVE == duty_cmd.trajec_type) {
 8001638:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800163c:	2b01      	cmp	r3, #1
 800163e:	d111      	bne.n	8001664 <commandReply+0x1c8>
			strcat((char *)detail, " S-curve");
 8001640:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 8001644:	f7fe fdce 	bl	80001e4 <strlen>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001650:	4413      	add	r3, r2
 8001652:	4926      	ldr	r1, [pc, #152]	; (80016ec <commandReply+0x250>)
 8001654:	461a      	mov	r2, r3
 8001656:	460b      	mov	r3, r1
 8001658:	cb03      	ldmia	r3!, {r0, r1}
 800165a:	6010      	str	r0, [r2, #0]
 800165c:	6051      	str	r1, [r2, #4]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	7213      	strb	r3, [r2, #8]
 8001662:	e008      	b.n	8001676 <commandReply+0x1da>
		} else {
			strcat((char *)detail, DETAIL_STATUS[SCARA_STATUS_ERROR_TRAJECTORY]);
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <commandReply+0x248>)
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	4619      	mov	r1, r3
 800166a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800166e:	f012 fb67 	bl	8013d40 <strcat>
			return RPD_ERROR;
 8001672:	2307      	movs	r3, #7
 8001674:	e024      	b.n	80016c0 <commandReply+0x224>
		}
		ret = RPD_OK;
 8001676:	2308      	movs	r3, #8
 8001678:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 800167c:	e01e      	b.n	80016bc <commandReply+0x220>
	case CMD_ERROR:
		strcpy( (char *)detail, "Check parameters");
 800167e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001682:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <commandReply+0x254>)
 8001684:	461d      	mov	r5, r3
 8001686:	4614      	mov	r4, r2
 8001688:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800168a:	6028      	str	r0, [r5, #0]
 800168c:	6069      	str	r1, [r5, #4]
 800168e:	60aa      	str	r2, [r5, #8]
 8001690:	60eb      	str	r3, [r5, #12]
 8001692:	7823      	ldrb	r3, [r4, #0]
 8001694:	742b      	strb	r3, [r5, #16]
		ret = RPD_ERROR;
 8001696:	2307      	movs	r3, #7
 8001698:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 800169c:	e00e      	b.n	80016bc <commandReply+0x220>
	default:
		strcpy( (char *)detail, "Check parameters");
 800169e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <commandReply+0x254>)
 80016a4:	461d      	mov	r5, r3
 80016a6:	4614      	mov	r4, r2
 80016a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016aa:	6028      	str	r0, [r5, #0]
 80016ac:	6069      	str	r1, [r5, #4]
 80016ae:	60aa      	str	r2, [r5, #8]
 80016b0:	60eb      	str	r3, [r5, #12]
 80016b2:	7823      	ldrb	r3, [r4, #0]
 80016b4:	742b      	strb	r3, [r5, #16]
		ret = RPD_ERROR;
 80016b6:	2307      	movs	r3, #7
 80016b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	}
	return ret;
 80016bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3778      	adds	r7, #120	; 0x78
 80016c4:	46bd      	mov	sp, r7
 80016c6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80016ca:	b002      	add	sp, #8
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	08018c64 	.word	0x08018c64
 80016d4:	08018c70 	.word	0x08018c70
 80016d8:	08018c7c 	.word	0x08018c7c
 80016dc:	08018c88 	.word	0x08018c88
 80016e0:	08018c94 	.word	0x08018c94
 80016e4:	20000c80 	.word	0x20000c80
 80016e8:	08018ca0 	.word	0x08018ca0
 80016ec:	08018ca8 	.word	0x08018ca8
 80016f0:	08018cb4 	.word	0x08018cb4

080016f4 <commandRespond>:


int32_t				commandRespond	(Robot_RespondTypedef rpd,
										int32_t id_command,
										char *detail,
										char *respond) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	4603      	mov	r3, r0
 8001702:	73fb      	strb	r3, [r7, #15]
	int out_lenght;
	switch(rpd) {
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2b08      	cmp	r3, #8
 8001708:	d836      	bhi.n	8001778 <commandRespond+0x84>
 800170a:	a201      	add	r2, pc, #4	; (adr r2, 8001710 <commandRespond+0x1c>)
 800170c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001710:	08001735 	.word	0x08001735
 8001714:	08001735 	.word	0x08001735
 8001718:	0800175b 	.word	0x0800175b
 800171c:	0800175b 	.word	0x0800175b
 8001720:	0800175b 	.word	0x0800175b
 8001724:	0800175b 	.word	0x0800175b
 8001728:	0800175b 	.word	0x0800175b
 800172c:	0800175b 	.word	0x0800175b
 8001730:	0800175b 	.word	0x0800175b
	case RPD_IDLE:
	case RPD_BUSY:
		{
			uint8_t		isScanLitmit;
			isScanLitmit = scaraIsScanLimit();
 8001734:	f006 face 	bl	8007cd4 <scaraIsScanLimit>
 8001738:	4603      	mov	r3, r0
 800173a:	74fb      	strb	r3, [r7, #19]
			out_lenght = snprintf( (char *)respond,
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	4a12      	ldr	r2, [pc, #72]	; (8001788 <commandRespond+0x94>)
 8001740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001744:	7cfa      	ldrb	r2, [r7, #19]
 8001746:	9201      	str	r2, [sp, #4]
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	4a0f      	ldr	r2, [pc, #60]	; (800178c <commandRespond+0x98>)
 800174e:	2114      	movs	r1, #20
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f012 fa75 	bl	8013c40 <sniprintf>
 8001756:	6178      	str	r0, [r7, #20]
									"%d %s %d",
									(int)id_command,
									ROBOTRESPOND[rpd],
									(int)isScanLitmit);
		}
		break;
 8001758:	e010      	b.n	800177c <commandRespond+0x88>
	case RPD_STOP:
	case RPD_ERROR:
	case RPD_OK:

		{
			out_lenght = snprintf( (char *)respond,
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <commandRespond+0x94>)
 800175e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4a09      	ldr	r2, [pc, #36]	; (8001790 <commandRespond+0x9c>)
 800176c:	2191      	movs	r1, #145	; 0x91
 800176e:	6838      	ldr	r0, [r7, #0]
 8001770:	f012 fa66 	bl	8013c40 <sniprintf>
 8001774:	6178      	str	r0, [r7, #20]
									"%d %s %s",
									(int)id_command,
									ROBOTRESPOND[rpd],
									(char *)detail);
		}
		break;
 8001776:	e001      	b.n	800177c <commandRespond+0x88>
	default:
		out_lenght = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
	}

	return (int32_t)out_lenght;
 800177c:	697b      	ldr	r3, [r7, #20]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	2000002c 	.word	0x2000002c
 800178c:	08018cc8 	.word	0x08018cc8
 8001790:	08018cd4 	.word	0x08018cd4

08001794 <LOG_REPORT>:
 *  line		: line code number
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t LOG_REPORT(char *message, uint16_t line) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b096      	sub	sp, #88	; 0x58
 8001798:	af02      	add	r7, sp, #8
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	807b      	strh	r3, [r7, #2]
	uint8_t temp_buff[64];
	int32_t len;

	len = snprintf((char*)temp_buff, 63, "LINE:%d, %s\n", line, message);
 80017a0:	887a      	ldrh	r2, [r7, #2]
 80017a2:	f107 0008 	add.w	r0, r7, #8
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4613      	mov	r3, r2
 80017ac:	4a17      	ldr	r2, [pc, #92]	; (800180c <LOG_REPORT+0x78>)
 80017ae:	213f      	movs	r1, #63	; 0x3f
 80017b0:	f012 fa46 	bl	8013c40 <sniprintf>
 80017b4:	64f8      	str	r0, [r7, #76]	; 0x4c
	if (-1 == len) {
 80017b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017bc:	d101      	bne.n	80017c2 <LOG_REPORT+0x2e>
		return FALSE;
 80017be:	2300      	movs	r3, #0
 80017c0:	e01f      	b.n	8001802 <LOG_REPORT+0x6e>
	}
	ringBuff_PushArray(&uart_tx_ringbuff, temp_buff, len);
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017c8:	4619      	mov	r1, r3
 80017ca:	4811      	ldr	r0, [pc, #68]	; (8001810 <LOG_REPORT+0x7c>)
 80017cc:	f001 fe87 	bl	80034de <ringBuff_PushArray>
	if (HAL_DMA_GetState(&hdma_uart4_tx) == HAL_DMA_STATE_BUSY) {
 80017d0:	4810      	ldr	r0, [pc, #64]	; (8001814 <LOG_REPORT+0x80>)
 80017d2:	f007 fa4f 	bl	8008c74 <HAL_DMA_GetState>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d101      	bne.n	80017e0 <LOG_REPORT+0x4c>
		return TRUE;
 80017dc:	2301      	movs	r3, #1
 80017de:	e010      	b.n	8001802 <LOG_REPORT+0x6e>
	}// dma busy
	uint16_t size_dma;
	size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 80017e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017e4:	490c      	ldr	r1, [pc, #48]	; (8001818 <LOG_REPORT+0x84>)
 80017e6:	480a      	ldr	r0, [pc, #40]	; (8001810 <LOG_REPORT+0x7c>)
 80017e8:	f001 fea1 	bl	800352e <ringBuff_PopArray>
 80017ec:	4603      	mov	r3, r0
 80017ee:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 80017f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80017f6:	461a      	mov	r2, r3
 80017f8:	4907      	ldr	r1, [pc, #28]	; (8001818 <LOG_REPORT+0x84>)
 80017fa:	4808      	ldr	r0, [pc, #32]	; (800181c <LOG_REPORT+0x88>)
 80017fc:	f009 fe4c 	bl	800b498 <HAL_UART_Transmit_DMA>
	return TRUE;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	3750      	adds	r7, #80	; 0x50
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	08018ce0 	.word	0x08018ce0
 8001810:	2000086c 	.word	0x2000086c
 8001814:	20005e80 	.word	0x20005e80
 8001818:	200051dc 	.word	0x200051dc
 800181c:	20005e40 	.word	0x20005e40

08001820 <double2string>:

int32_t	double2string( uint8_t *result, double value, uint8_t precision) {
 8001820:	b5b0      	push	{r4, r5, r7, lr}
 8001822:	b090      	sub	sp, #64	; 0x40
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	ed87 0b00 	vstr	d0, [r7]
 800182c:	460b      	mov	r3, r1
 800182e:	72fb      	strb	r3, [r7, #11]
	uint8_t le[6];
	int8_t sign;
	double temp1, temp2;
	int32_t index;

	if((precision < 0) || (6 < precision)) {
 8001830:	7afb      	ldrb	r3, [r7, #11]
 8001832:	2b06      	cmp	r3, #6
 8001834:	d901      	bls.n	800183a <double2string+0x1a>
		precision = 6;
 8001836:	2306      	movs	r3, #6
 8001838:	72fb      	strb	r3, [r7, #11]
	}

	if(value < 0) {
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001846:	f7ff f959 	bl	8000afc <__aeabi_dcmplt>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <double2string+0x38>
		sign = -1;
 8001850:	23ff      	movs	r3, #255	; 0xff
 8001852:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001856:	e002      	b.n	800185e <double2string+0x3e>
	} else {
		sign = 1;
 8001858:	2301      	movs	r3, #1
 800185a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	value = value*sign;
 800185e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe6e 	bl	8000544 <__aeabi_i2d>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	461a      	mov	r2, r3
 800186e:	4623      	mov	r3, r4
 8001870:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001874:	f7fe fed0 	bl	8000618 <__aeabi_dmul>
 8001878:	4603      	mov	r3, r0
 800187a:	460c      	mov	r4, r1
 800187c:	e9c7 3400 	strd	r3, r4, [r7]

	if (value > 10000.0f) {
 8001880:	a307      	add	r3, pc, #28	; (adr r3, 80018a0 <double2string+0x80>)
 8001882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001886:	e9d7 0100 	ldrd	r0, r1, [r7]
 800188a:	f7ff f955 	bl	8000b38 <__aeabi_dcmpgt>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d009      	beq.n	80018a8 <double2string+0x88>
		return -1;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295
 8001898:	e265      	b.n	8001d66 <double2string+0x546>
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40c38800 	.word	0x40c38800
	}

	nguyen[0] 	= (int32_t)value/1000;
 80018a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018ac:	f7ff f964 	bl	8000b78 <__aeabi_d2iz>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4acf      	ldr	r2, [pc, #828]	; (8001bf0 <double2string+0x3d0>)
 80018b4:	fb82 1203 	smull	r1, r2, r2, r3
 80018b8:	1192      	asrs	r2, r2, #6
 80018ba:	17db      	asrs	r3, r3, #31
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	773b      	strb	r3, [r7, #28]
	nguyen[1]	= (int32_t)value/100 - nguyen[0]*10;
 80018c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018c6:	f7ff f957 	bl	8000b78 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4ac9      	ldr	r2, [pc, #804]	; (8001bf4 <double2string+0x3d4>)
 80018ce:	fb82 1203 	smull	r1, r2, r2, r3
 80018d2:	1152      	asrs	r2, r2, #5
 80018d4:	17db      	asrs	r3, r3, #31
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	7f3b      	ldrb	r3, [r7, #28]
 80018dc:	4619      	mov	r1, r3
 80018de:	0149      	lsls	r1, r1, #5
 80018e0:	1ac9      	subs	r1, r1, r3
 80018e2:	0089      	lsls	r1, r1, #2
 80018e4:	1acb      	subs	r3, r1, r3
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	777b      	strb	r3, [r7, #29]
	nguyen[2]	= (int32_t)value/10 - nguyen[0]*100 - nguyen[1]*10;
 80018f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018f4:	f7ff f940 	bl	8000b78 <__aeabi_d2iz>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4abf      	ldr	r2, [pc, #764]	; (8001bf8 <double2string+0x3d8>)
 80018fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001900:	1092      	asrs	r2, r2, #2
 8001902:	17db      	asrs	r3, r3, #31
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	b2da      	uxtb	r2, r3
 8001908:	7f7b      	ldrb	r3, [r7, #29]
 800190a:	4619      	mov	r1, r3
 800190c:	0149      	lsls	r1, r1, #5
 800190e:	1ac9      	subs	r1, r1, r3
 8001910:	0089      	lsls	r1, r1, #2
 8001912:	1acb      	subs	r3, r1, r3
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	b2d9      	uxtb	r1, r3
 8001918:	7f3b      	ldrb	r3, [r7, #28]
 800191a:	4618      	mov	r0, r3
 800191c:	0080      	lsls	r0, r0, #2
 800191e:	4418      	add	r0, r3
 8001920:	00c0      	lsls	r0, r0, #3
 8001922:	1ac3      	subs	r3, r0, r3
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	b2db      	uxtb	r3, r3
 8001928:	440b      	add	r3, r1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4413      	add	r3, r2
 800192e:	b2db      	uxtb	r3, r3
 8001930:	77bb      	strb	r3, [r7, #30]
	nguyen[3]	= (int32_t)value - nguyen[0]*1000 - nguyen[1]*100 - nguyen[2]*10;
 8001932:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001936:	f7ff f91f 	bl	8000b78 <__aeabi_d2iz>
 800193a:	4603      	mov	r3, r0
 800193c:	b2da      	uxtb	r2, r3
 800193e:	7f7b      	ldrb	r3, [r7, #29]
 8001940:	4619      	mov	r1, r3
 8001942:	0089      	lsls	r1, r1, #2
 8001944:	4419      	add	r1, r3
 8001946:	00c9      	lsls	r1, r1, #3
 8001948:	1acb      	subs	r3, r1, r3
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	b2d9      	uxtb	r1, r3
 800194e:	7f3b      	ldrb	r3, [r7, #28]
 8001950:	4618      	mov	r0, r3
 8001952:	0040      	lsls	r0, r0, #1
 8001954:	4403      	add	r3, r0
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	b2db      	uxtb	r3, r3
 800195a:	440b      	add	r3, r1
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4413      	add	r3, r2
 8001960:	b2da      	uxtb	r2, r3
 8001962:	7fbb      	ldrb	r3, [r7, #30]
 8001964:	4619      	mov	r1, r3
 8001966:	0149      	lsls	r1, r1, #5
 8001968:	1ac9      	subs	r1, r1, r3
 800196a:	0089      	lsls	r1, r1, #2
 800196c:	1acb      	subs	r3, r1, r3
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	b2db      	uxtb	r3, r3
 8001972:	4413      	add	r3, r2
 8001974:	b2db      	uxtb	r3, r3
 8001976:	77fb      	strb	r3, [r7, #31]

	temp1	= (value - nguyen[0]*1000 - nguyen[1]*100 - nguyen[2]*10 - nguyen[3])*1000;
 8001978:	7f3b      	ldrb	r3, [r7, #28]
 800197a:	461a      	mov	r2, r3
 800197c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001980:	fb03 f302 	mul.w	r3, r3, r2
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fddd 	bl	8000544 <__aeabi_i2d>
 800198a:	4603      	mov	r3, r0
 800198c:	460c      	mov	r4, r1
 800198e:	461a      	mov	r2, r3
 8001990:	4623      	mov	r3, r4
 8001992:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001996:	f7fe fc87 	bl	80002a8 <__aeabi_dsub>
 800199a:	4603      	mov	r3, r0
 800199c:	460c      	mov	r4, r1
 800199e:	4625      	mov	r5, r4
 80019a0:	461c      	mov	r4, r3
 80019a2:	7f7b      	ldrb	r3, [r7, #29]
 80019a4:	461a      	mov	r2, r3
 80019a6:	2364      	movs	r3, #100	; 0x64
 80019a8:	fb03 f302 	mul.w	r3, r3, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fdc9 	bl	8000544 <__aeabi_i2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4620      	mov	r0, r4
 80019b8:	4629      	mov	r1, r5
 80019ba:	f7fe fc75 	bl	80002a8 <__aeabi_dsub>
 80019be:	4603      	mov	r3, r0
 80019c0:	460c      	mov	r4, r1
 80019c2:	4625      	mov	r5, r4
 80019c4:	461c      	mov	r4, r3
 80019c6:	7fbb      	ldrb	r3, [r7, #30]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4613      	mov	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	4413      	add	r3, r2
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fdb6 	bl	8000544 <__aeabi_i2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fc62 	bl	80002a8 <__aeabi_dsub>
 80019e4:	4603      	mov	r3, r0
 80019e6:	460c      	mov	r4, r1
 80019e8:	4625      	mov	r5, r4
 80019ea:	461c      	mov	r4, r3
 80019ec:	7ffb      	ldrb	r3, [r7, #31]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fda8 	bl	8000544 <__aeabi_i2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe fc54 	bl	80002a8 <__aeabi_dsub>
 8001a00:	4603      	mov	r3, r0
 8001a02:	460c      	mov	r4, r1
 8001a04:	4618      	mov	r0, r3
 8001a06:	4621      	mov	r1, r4
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	4b7b      	ldr	r3, [pc, #492]	; (8001bfc <double2string+0x3dc>)
 8001a0e:	f7fe fe03 	bl	8000618 <__aeabi_dmul>
 8001a12:	4603      	mov	r3, r0
 8001a14:	460c      	mov	r4, r1
 8001a16:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	le[0] 	= (int32_t)temp1/100;
 8001a1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a1e:	f7ff f8ab 	bl	8000b78 <__aeabi_d2iz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4a73      	ldr	r2, [pc, #460]	; (8001bf4 <double2string+0x3d4>)
 8001a26:	fb82 1203 	smull	r1, r2, r2, r3
 8001a2a:	1152      	asrs	r2, r2, #5
 8001a2c:	17db      	asrs	r3, r3, #31
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	753b      	strb	r3, [r7, #20]
	le[1] 	= (int32_t)temp1/10 - le[0]*10;
 8001a34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a38:	f7ff f89e 	bl	8000b78 <__aeabi_d2iz>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4a6e      	ldr	r2, [pc, #440]	; (8001bf8 <double2string+0x3d8>)
 8001a40:	fb82 1203 	smull	r1, r2, r2, r3
 8001a44:	1092      	asrs	r2, r2, #2
 8001a46:	17db      	asrs	r3, r3, #31
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	7d3b      	ldrb	r3, [r7, #20]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	0149      	lsls	r1, r1, #5
 8001a52:	1ac9      	subs	r1, r1, r3
 8001a54:	0089      	lsls	r1, r1, #2
 8001a56:	1acb      	subs	r3, r1, r3
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	757b      	strb	r3, [r7, #21]
	le[2]	= (int32_t)temp1 - le[0]*100 - le[1]*10;
 8001a62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a66:	f7ff f887 	bl	8000b78 <__aeabi_d2iz>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	7d7b      	ldrb	r3, [r7, #21]
 8001a70:	4619      	mov	r1, r3
 8001a72:	0149      	lsls	r1, r1, #5
 8001a74:	1ac9      	subs	r1, r1, r3
 8001a76:	0089      	lsls	r1, r1, #2
 8001a78:	1acb      	subs	r3, r1, r3
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	b2d9      	uxtb	r1, r3
 8001a7e:	7d3b      	ldrb	r3, [r7, #20]
 8001a80:	4618      	mov	r0, r3
 8001a82:	0080      	lsls	r0, r0, #2
 8001a84:	4418      	add	r0, r3
 8001a86:	00c0      	lsls	r0, r0, #3
 8001a88:	1ac3      	subs	r3, r0, r3
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	440b      	add	r3, r1
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	75bb      	strb	r3, [r7, #22]

	temp2	= (temp1 - le[0]*100 - le[1]*10 - le[2])*1000;
 8001a98:	7d3b      	ldrb	r3, [r7, #20]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	2364      	movs	r3, #100	; 0x64
 8001a9e:	fb03 f302 	mul.w	r3, r3, r2
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fd4e 	bl	8000544 <__aeabi_i2d>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	460c      	mov	r4, r1
 8001aac:	461a      	mov	r2, r3
 8001aae:	4623      	mov	r3, r4
 8001ab0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ab4:	f7fe fbf8 	bl	80002a8 <__aeabi_dsub>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	460c      	mov	r4, r1
 8001abc:	4625      	mov	r5, r4
 8001abe:	461c      	mov	r4, r3
 8001ac0:	7d7b      	ldrb	r3, [r7, #21]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd39 	bl	8000544 <__aeabi_i2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	4629      	mov	r1, r5
 8001ada:	f7fe fbe5 	bl	80002a8 <__aeabi_dsub>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	460c      	mov	r4, r1
 8001ae2:	4625      	mov	r5, r4
 8001ae4:	461c      	mov	r4, r3
 8001ae6:	7dbb      	ldrb	r3, [r7, #22]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd2b 	bl	8000544 <__aeabi_i2d>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4620      	mov	r0, r4
 8001af4:	4629      	mov	r1, r5
 8001af6:	f7fe fbd7 	bl	80002a8 <__aeabi_dsub>
 8001afa:	4603      	mov	r3, r0
 8001afc:	460c      	mov	r4, r1
 8001afe:	4618      	mov	r0, r3
 8001b00:	4621      	mov	r1, r4
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	4b3d      	ldr	r3, [pc, #244]	; (8001bfc <double2string+0x3dc>)
 8001b08:	f7fe fd86 	bl	8000618 <__aeabi_dmul>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	460c      	mov	r4, r1
 8001b10:	e9c7 3408 	strd	r3, r4, [r7, #32]
	le[3] 	= (int32_t)temp2/100;
 8001b14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b18:	f7ff f82e 	bl	8000b78 <__aeabi_d2iz>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4a35      	ldr	r2, [pc, #212]	; (8001bf4 <double2string+0x3d4>)
 8001b20:	fb82 1203 	smull	r1, r2, r2, r3
 8001b24:	1152      	asrs	r2, r2, #5
 8001b26:	17db      	asrs	r3, r3, #31
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	75fb      	strb	r3, [r7, #23]
	le[4] 	= (int32_t)temp2/10 - le[3]*10;
 8001b2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b32:	f7ff f821 	bl	8000b78 <__aeabi_d2iz>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a2f      	ldr	r2, [pc, #188]	; (8001bf8 <double2string+0x3d8>)
 8001b3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b3e:	1092      	asrs	r2, r2, #2
 8001b40:	17db      	asrs	r3, r3, #31
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	0149      	lsls	r1, r1, #5
 8001b4c:	1ac9      	subs	r1, r1, r3
 8001b4e:	0089      	lsls	r1, r1, #2
 8001b50:	1acb      	subs	r3, r1, r3
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4413      	add	r3, r2
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	763b      	strb	r3, [r7, #24]
	le[5]	= (int32_t)temp2 - le[3]*100 - le[4]*10;
 8001b5c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b60:	f7ff f80a 	bl	8000b78 <__aeabi_d2iz>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	7e3b      	ldrb	r3, [r7, #24]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	0149      	lsls	r1, r1, #5
 8001b6e:	1ac9      	subs	r1, r1, r3
 8001b70:	0089      	lsls	r1, r1, #2
 8001b72:	1acb      	subs	r3, r1, r3
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	b2d9      	uxtb	r1, r3
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	0080      	lsls	r0, r0, #2
 8001b7e:	4418      	add	r0, r3
 8001b80:	00c0      	lsls	r0, r0, #3
 8001b82:	1ac3      	subs	r3, r0, r3
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	440b      	add	r3, r1
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4413      	add	r3, r2
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	767b      	strb	r3, [r7, #25]
	// Rounding
	if ((temp2 - le[3]*1000 - le[4]*100 - le[5]) >= 0.5) {
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	461a      	mov	r2, r3
 8001b96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9a:	fb03 f302 	mul.w	r3, r3, r2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fcd0 	bl	8000544 <__aeabi_i2d>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4623      	mov	r3, r4
 8001bac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bb0:	f7fe fb7a 	bl	80002a8 <__aeabi_dsub>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	460c      	mov	r4, r1
 8001bb8:	4625      	mov	r5, r4
 8001bba:	461c      	mov	r4, r3
 8001bbc:	7e3b      	ldrb	r3, [r7, #24]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	2364      	movs	r3, #100	; 0x64
 8001bc2:	fb03 f302 	mul.w	r3, r3, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fcbc 	bl	8000544 <__aeabi_i2d>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	4629      	mov	r1, r5
 8001bd4:	f7fe fb68 	bl	80002a8 <__aeabi_dsub>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	460c      	mov	r4, r1
 8001bdc:	4625      	mov	r5, r4
 8001bde:	461c      	mov	r4, r3
 8001be0:	7e7b      	ldrb	r3, [r7, #25]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fcae 	bl	8000544 <__aeabi_i2d>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	e008      	b.n	8001c00 <double2string+0x3e0>
 8001bee:	bf00      	nop
 8001bf0:	10624dd3 	.word	0x10624dd3
 8001bf4:	51eb851f 	.word	0x51eb851f
 8001bf8:	66666667 	.word	0x66666667
 8001bfc:	408f4000 	.word	0x408f4000
 8001c00:	4620      	mov	r0, r4
 8001c02:	4629      	mov	r1, r5
 8001c04:	f7fe fb50 	bl	80002a8 <__aeabi_dsub>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	460c      	mov	r4, r1
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	4b56      	ldr	r3, [pc, #344]	; (8001d70 <double2string+0x550>)
 8001c16:	f7fe ff85 	bl	8000b24 <__aeabi_dcmpge>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <double2string+0x408>
		le[5]++;
 8001c20:	7e7b      	ldrb	r3, [r7, #25]
 8001c22:	3301      	adds	r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	767b      	strb	r3, [r7, #25]
	}

	index = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	63bb      	str	r3, [r7, #56]	; 0x38

	if( -1 == sign) {
 8001c2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c34:	d107      	bne.n	8001c46 <double2string+0x426>
		*(result + index++) = '-'; // Negative
 8001c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4413      	add	r3, r2
 8001c42:	222d      	movs	r2, #45	; 0x2d
 8001c44:	701a      	strb	r2, [r3, #0]
	}
	// Find first position
	if ( value < 1) {
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <double2string+0x554>)
 8001c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c50:	f7fe ff54 	bl	8000afc <__aeabi_dcmplt>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d008      	beq.n	8001c6c <double2string+0x44c>
		*(result + index++) = 0x30;
 8001c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c5c:	1c5a      	adds	r2, r3, #1
 8001c5e:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c60:	461a      	mov	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	2230      	movs	r2, #48	; 0x30
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e04b      	b.n	8001d04 <double2string+0x4e4>
	} else {
		int8_t i = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		for( ; i < 4; i++) {
 8001c72:	e027      	b.n	8001cc4 <double2string+0x4a4>
			if (nguyen[i] > 0) {
 8001c74:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001c78:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c7c:	4413      	add	r3, r2
 8001c7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d017      	beq.n	8001cb6 <double2string+0x496>
				*(result + index++) = nguyen[i] + 0x30;
 8001c86:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001c8a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c8e:	4413      	add	r3, r2
 8001c90:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8001c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c96:	1c59      	adds	r1, r3, #1
 8001c98:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	440b      	add	r3, r1
 8001ca0:	3230      	adds	r2, #48	; 0x30
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	701a      	strb	r2, [r3, #0]
				i++;
 8001ca6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	3301      	adds	r3, #1
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 8001cb4:	e00a      	b.n	8001ccc <double2string+0x4ac>
		for( ; i < 4; i++) {
 8001cb6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001cc4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	ddd3      	ble.n	8001c74 <double2string+0x454>
			}
		}

		for( ; i < 4; i++) {
 8001ccc:	e016      	b.n	8001cfc <double2string+0x4dc>
		*(result + index++) = nguyen[i] + 0x30;
 8001cce:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cd2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8001cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cde:	1c59      	adds	r1, r3, #1
 8001ce0:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	440b      	add	r3, r1
 8001ce8:	3230      	adds	r2, #48	; 0x30
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	701a      	strb	r2, [r3, #0]
		for( ; i < 4; i++) {
 8001cee:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001cfc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	dde4      	ble.n	8001cce <double2string+0x4ae>
		}
	}
	*(result + index++) = '.';
 8001d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4413      	add	r3, r2
 8001d10:	222e      	movs	r2, #46	; 0x2e
 8001d12:	701a      	strb	r2, [r3, #0]
	for( int8_t i = 0; i < precision; i++) {
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d1a:	e016      	b.n	8001d4a <double2string+0x52a>
			*(result + index++) = le[i] + 0x30;
 8001d1c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d20:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d24:	4413      	add	r3, r2
 8001d26:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 8001d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d2c:	1c59      	adds	r1, r3, #1
 8001d2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d30:	4619      	mov	r1, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	440b      	add	r3, r1
 8001d36:	3230      	adds	r2, #48	; 0x30
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]
	for( int8_t i = 0; i < precision; i++) {
 8001d3c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d4a:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 8001d4e:	7afb      	ldrb	r3, [r7, #11]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbe3      	blt.n	8001d1c <double2string+0x4fc>
	}

	// Chua giai quyet van de lam tron chu so thap phan
	*(result + index++) = 0;
 8001d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
	return index;
 8001d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3740      	adds	r7, #64	; 0x40
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	3fe00000 	.word	0x3fe00000
 8001d74:	3ff00000 	.word	0x3ff00000

08001d78 <packPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	packPayload		(uint8_t *input_buff, uint8_t *output_buff, int32_t in_lenght) {
 8001d78:	b5b0      	push	{r4, r5, r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	466b      	mov	r3, sp
 8001d86:	461d      	mov	r5, r3
	if (NULL == input_buff) {
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <packPayload+0x1c>
		return -1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d92:	e056      	b.n	8001e42 <packPayload+0xca>
	}

	if (NULL == output_buff) {
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d102      	bne.n	8001da0 <packPayload+0x28>
		return -1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e050      	b.n	8001e42 <packPayload+0xca>
	}

	int32_t out_lenght = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]

	out_lenght = in_lenght + 2;//lenght of start char and end char
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3302      	adds	r3, #2
 8001da8:	61bb      	str	r3, [r7, #24]
//		if ( (START_CHAR == input_buff[i]) ||	(END_CHAR == input_buff[i])	|| (ADD_CHAR == input_buff[i]) ) {
//			out_lenght++;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001daa:	69b8      	ldr	r0, [r7, #24]
 8001dac:	1e43      	subs	r3, r0, #1
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	4603      	mov	r3, r0
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	f04f 0400 	mov.w	r4, #0
 8001dc0:	00d4      	lsls	r4, r2, #3
 8001dc2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001dc6:	00cb      	lsls	r3, r1, #3
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f04f 0300 	mov.w	r3, #0
 8001dd4:	f04f 0400 	mov.w	r4, #0
 8001dd8:	00d4      	lsls	r4, r2, #3
 8001dda:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001dde:	00cb      	lsls	r3, r1, #3
 8001de0:	4603      	mov	r3, r0
 8001de2:	3307      	adds	r3, #7
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	ebad 0d03 	sub.w	sp, sp, r3
 8001dec:	466b      	mov	r3, sp
 8001dee:	3300      	adds	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]

	out_lenght = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
	temp_buff[out_lenght++] = START_CHAR;
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	61ba      	str	r2, [r7, #24]
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	2128      	movs	r1, #40	; 0x28
 8001e00:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < in_lenght; i++) {
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
 8001e06:	e00b      	b.n	8001e20 <packPayload+0xa8>
//			temp_buff[out_lenght++] = ADD_CHAR;
//			temp_buff[out_lenght++] = input_buff[i] ^ XOR_CHAR;
//		} else {
//			temp_buff[out_lenght++] = input_buff[i];
//		}
		temp_buff[out_lenght++] = input_buff[i];
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	441a      	add	r2, r3
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	1c59      	adds	r1, r3, #1
 8001e12:	61b9      	str	r1, [r7, #24]
 8001e14:	7811      	ldrb	r1, [r2, #0]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < in_lenght; i++) {
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	69fa      	ldr	r2, [r7, #28]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbef      	blt.n	8001e08 <packPayload+0x90>
	}
	temp_buff[out_lenght++] = END_CHAR;
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	61ba      	str	r2, [r7, #24]
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	2129      	movs	r1, #41	; 0x29
 8001e32:	54d1      	strb	r1, [r2, r3]

	memmove(output_buff, temp_buff, out_lenght);
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	68b8      	ldr	r0, [r7, #8]
 8001e3c:	f010 ffe3 	bl	8012e06 <memmove>

	return out_lenght;
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	46ad      	mov	sp, r5
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3720      	adds	r7, #32
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bdb0      	pop	{r4, r5, r7, pc}

08001e4c <unPackPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	unPackPayload	(uint8_t *message_buff, int32_t in_lenght) {
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	466b      	mov	r3, sp
 8001e58:	461d      	mov	r5, r3
	if (in_lenght < MIN_MESSAGE_LENGHT) {
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	dc02      	bgt.n	8001e66 <unPackPayload+0x1a>
		return -1;
 8001e60:	f04f 33ff 	mov.w	r3, #4294967295
 8001e64:	e063      	b.n	8001f2e <unPackPayload+0xe2>
	}// check minimum lenght

	if ( (START_CHAR != message_buff[0]) || (END_CHAR != message_buff[in_lenght - 1]) ) {
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b28      	cmp	r3, #40	; 0x28
 8001e6c:	d106      	bne.n	8001e7c <unPackPayload+0x30>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b29      	cmp	r3, #41	; 0x29
 8001e7a:	d002      	beq.n	8001e82 <unPackPayload+0x36>
		return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e80:	e055      	b.n	8001f2e <unPackPayload+0xe2>
	}// check start char and end char

	int32_t out_lenght = in_lenght - 2;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	3b02      	subs	r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
//		if ( (START_CHAR == message_buff[i]) || (END_CHAR == message_buff[i]) || (ADD_CHAR == message_buff[i]) ) {
//			out_lenght--;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001e88:	6938      	ldr	r0, [r7, #16]
 8001e8a:	1e43      	subs	r3, r0, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4619      	mov	r1, r3
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	f04f 0400 	mov.w	r4, #0
 8001e9e:	00d4      	lsls	r4, r2, #3
 8001ea0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001ea4:	00cb      	lsls	r3, r1, #3
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	f04f 0400 	mov.w	r4, #0
 8001eb6:	00d4      	lsls	r4, r2, #3
 8001eb8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001ebc:	00cb      	lsls	r3, r1, #3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	3307      	adds	r3, #7
 8001ec2:	08db      	lsrs	r3, r3, #3
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	ebad 0d03 	sub.w	sp, sp, r3
 8001eca:	466b      	mov	r3, sp
 8001ecc:	3300      	adds	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]

	out_lenght = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	613b      	str	r3, [r7, #16]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	e017      	b.n	8001f0a <unPackPayload+0xbe>
		if ( (START_CHAR == message_buff[i]) ||	(END_CHAR == message_buff[i]) ) {
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	4413      	add	r3, r2
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b28      	cmp	r3, #40	; 0x28
 8001ee4:	d00e      	beq.n	8001f04 <unPackPayload+0xb8>
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	4413      	add	r3, r2
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b29      	cmp	r3, #41	; 0x29
 8001ef0:	d008      	beq.n	8001f04 <unPackPayload+0xb8>
			;
//		} else if ( (ADD_CHAR == message_buff[i]) ) {
//			temp_buff[out_lenght++] = message_buff[++i] ^ XOR_CHAR;
		}
		else {
			temp_buff[out_lenght++] = message_buff[i];
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	441a      	add	r2, r3
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1c59      	adds	r1, r3, #1
 8001efc:	6139      	str	r1, [r7, #16]
 8001efe:	7811      	ldrb	r1, [r2, #0]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3301      	adds	r3, #1
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	dbe2      	blt.n	8001eda <unPackPayload+0x8e>
		}
	}
	memset((uint8_t*)message_buff, 0, in_lenght);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	2100      	movs	r1, #0
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f010 ff8c 	bl	8012e38 <memset>
	memmove(message_buff, temp_buff, out_lenght);
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4619      	mov	r1, r3
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f010 ff6d 	bl	8012e06 <memmove>

	return out_lenght;
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	46ad      	mov	sp, r5
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bdb0      	pop	{r4, r5, r7, pc}

08001f38 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	607b      	str	r3, [r7, #4]
 8001f42:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2105      	movs	r1, #5
 8001f5e:	200f      	movs	r0, #15
 8001f60:	f006 fbac 	bl	80086bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f64:	200f      	movs	r0, #15
 8001f66:	f006 fbc5 	bl	80086f4 <HAL_NVIC_EnableIRQ>

}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40023800 	.word	0x40023800

08001f78 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4a07      	ldr	r2, [pc, #28]	; (8001fa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	4a06      	ldr	r2, [pc, #24]	; (8001fa8 <vApplicationGetIdleTaskMemory+0x30>)
 8001f8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f96:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	20001024 	.word	0x20001024
 8001fa8:	20001078 	.word	0x20001078

08001fac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001fac:	b5b0      	push	{r4, r5, r7, lr}
 8001fae:	b094      	sub	sp, #80	; 0x50
 8001fb0:	af00      	add	r7, sp, #0
       
  /* USER CODE END Init */

  /* Create the mutex(es) */
  /* definition and creation of usbTxMutex */
  osMutexDef(usbTxMutex);
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  usbTxMutexHandle = osMutexCreate(osMutex(usbTxMutex));
 8001fba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f00d f922 	bl	800f208 <osMutexCreate>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	4b1d      	ldr	r3, [pc, #116]	; (800203c <MX_FREERTOS_Init+0x90>)
 8001fc8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	  /* Create the queue(s) */
	  /* definition and creation of commandMail */
	  osMailQDef(commandMail, 1, DUTY_Command_TypeDef);
 8001fca:	2301      	movs	r3, #1
 8001fcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fce:	f44f 7384 	mov.w	r3, #264	; 0x108
 8001fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fd4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fd8:	643b      	str	r3, [r7, #64]	; 0x40
	  commandMailHandle = osMailCreate(osMailQ(commandMail), NULL);
 8001fda:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f00d faad 	bl	800f540 <osMailCreate>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <MX_FREERTOS_Init+0x94>)
 8001fea:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 2048);
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <MX_FREERTOS_Init+0x98>)
 8001fee:	f107 041c 	add.w	r4, r7, #28
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f00d f811 	bl	800f02e <osThreadCreate>
 800200c:	4602      	mov	r2, r0
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <MX_FREERTOS_Init+0x9c>)
 8002010:	601a      	str	r2, [r3, #0]

  /* definition and creation of USB_RX_Check_ */
  osThreadDef(USB_RX_Check_, Start_USB_RX_Task, osPriorityNormal, 0, 1024);
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <MX_FREERTOS_Init+0xa0>)
 8002014:	463c      	mov	r4, r7
 8002016:	461d      	mov	r5, r3
 8002018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800201a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800201c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002020:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USB_RX_Check_Handle = osThreadCreate(osThread(USB_RX_Check_), NULL);
 8002024:	463b      	mov	r3, r7
 8002026:	2100      	movs	r1, #0
 8002028:	4618      	mov	r0, r3
 800202a:	f00d f800 	bl	800f02e <osThreadCreate>
 800202e:	4602      	mov	r2, r0
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <MX_FREERTOS_Init+0xa4>)
 8002032:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002034:	bf00      	nop
 8002036:	3750      	adds	r7, #80	; 0x50
 8002038:	46bd      	mov	sp, r7
 800203a:	bdb0      	pop	{r4, r5, r7, pc}
 800203c:	200052e0 	.word	0x200052e0
 8002040:	200052e4 	.word	0x200052e4
 8002044:	08018cfc 	.word	0x08018cfc
 8002048:	200052dc 	.word	0x200052dc
 800204c:	08018d28 	.word	0x08018d28
 8002050:	200052e8 	.word	0x200052e8
 8002054:	00000000 	.word	0x00000000

08002058 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	f5ad 6dcf 	sub.w	sp, sp, #1656	; 0x678
 800205e:	af3e      	add	r7, sp, #248	; 0xf8
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002066:	f010 f949 	bl	80122fc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  HAL_GPIO_WritePin(USB_SIGN_GPIO_Port, USB_SIGN_Pin, GPIO_PIN_SET); // Pull-up Resistor
 800206a:	2201      	movs	r2, #1
 800206c:	2110      	movs	r1, #16
 800206e:	48bc      	ldr	r0, [pc, #752]	; (8002360 <StartDefaultTask+0x308>)
 8002070:	f007 f886 	bl	8009180 <HAL_GPIO_WritePin>

  osEvent 				ret_mail;
  DUTY_Command_TypeDef 	duty_cmd;
  DUTY_Command_TypeDef 	*dataMail;
  uint8_t 				isNewDuty = FALSE;
 8002074:	2300      	movs	r3, #0
 8002076:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
  // Robot variable
  SCARA_ModeTypeDef			current_mode;
  SCARA_DutyStateTypeDef 	current_state;
  double						run_time;

  LOG_REPORT("free_rtos.c: PROGRAM START...", __LINE__);
 800207a:	21c8      	movs	r1, #200	; 0xc8
 800207c:	48b9      	ldr	r0, [pc, #740]	; (8002364 <StartDefaultTask+0x30c>)
 800207e:	f7ff fb89 	bl	8001794 <LOG_REPORT>

  // Init value
  no_stop = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
  no_scan = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
  no_duty = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
  no_duty_success	= 0;
 8002094:	2300      	movs	r3, #0
 8002096:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
  no_duty_fail		= 0;
 800209a:	2300      	movs	r3, #0
 800209c:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
  current_mode	 = scaraGetMode();
 80020a0:	f005 fe00 	bl	8007ca4 <scaraGetMode>
 80020a4:	4603      	mov	r3, r0
 80020a6:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
  current_state	 = scaraGetDutyState();
 80020aa:	f005 fe07 	bl	8007cbc <scaraGetDutyState>
 80020ae:	4603      	mov	r3, r0
 80020b0:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556

  // Start up robot
  scaraStartup();
 80020b4:	f001 fd04 	bl	8003ac0 <scaraStartup>

#ifdef SIMULATION
	  positionNext.Theta1 = -PI/3;
 80020b8:	4aab      	ldr	r2, [pc, #684]	; (8002368 <StartDefaultTask+0x310>)
 80020ba:	a4a5      	add	r4, pc, #660	; (adr r4, 8002350 <StartDefaultTask+0x2f8>)
 80020bc:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020c0:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  positionNext.Theta2 = PI/3;
 80020c4:	4aa8      	ldr	r2, [pc, #672]	; (8002368 <StartDefaultTask+0x310>)
 80020c6:	a4a4      	add	r4, pc, #656	; (adr r4, 8002358 <StartDefaultTask+0x300>)
 80020c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020cc:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	  positionNext.D3 = 10;
 80020d0:	4aa5      	ldr	r2, [pc, #660]	; (8002368 <StartDefaultTask+0x310>)
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	4ca5      	ldr	r4, [pc, #660]	; (800236c <StartDefaultTask+0x314>)
 80020d8:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	  positionNext.Theta4 = 0;
 80020dc:	4aa2      	ldr	r2, [pc, #648]	; (8002368 <StartDefaultTask+0x310>)
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	f04f 0400 	mov.w	r4, #0
 80020e6:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	  positionNext.t = 0;
 80020ea:	4a9f      	ldr	r2, [pc, #636]	; (8002368 <StartDefaultTask+0x310>)
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	f04f 0400 	mov.w	r4, #0
 80020f4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	  kinematicForward(&positionNext);
 80020f8:	489b      	ldr	r0, [pc, #620]	; (8002368 <StartDefaultTask+0x310>)
 80020fa:	f000 fdb5 	bl	8002c68 <kinematicForward>
#endif
  /* Infinite loop */
//Start Timer 7
	  HAL_TIM_Base_Start_IT(&htim7);
 80020fe:	489c      	ldr	r0, [pc, #624]	; (8002370 <StartDefaultTask+0x318>)
 8002100:	f008 fef7 	bl	800aef2 <HAL_TIM_Base_Start_IT>
  for(;;)
  {
	  /*---------Wait for Timer Trigger-----------*/
	  osSignalWait(0x01, osWaitForever); // Very Important
 8002104:	463b      	mov	r3, r7
 8002106:	f04f 32ff 	mov.w	r2, #4294967295
 800210a:	2101      	movs	r1, #1
 800210c:	4618      	mov	r0, r3
 800210e:	f00d f82f 	bl	800f170 <osSignalWait>
	  /* 1--- Reset Value ---*/
	  respond_lenght		= 0;
 8002112:	2300      	movs	r3, #0
 8002114:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
	  respond_packed_lenght = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	f8c7 355c 	str.w	r3, [r7, #1372]	; 0x55c
	  infor_lenght			= 0;
 800211e:	2300      	movs	r3, #0
 8002120:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
	  infor_packed_lenght	= 0;
 8002124:	2300      	movs	r3, #0
 8002126:	f8c7 3558 	str.w	r3, [r7, #1368]	; 0x558
	  task_usb_lenght		= 0;
 800212a:	2300      	movs	r3, #0
 800212c:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
	  usb_lenght			= 0;
 8002130:	2300      	movs	r3, #0
 8002132:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
	  // Update new position
#ifdef SIMULATION
	  memcpy(&positionPrevios, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8002136:	4a8f      	ldr	r2, [pc, #572]	; (8002374 <StartDefaultTask+0x31c>)
 8002138:	4b8f      	ldr	r3, [pc, #572]	; (8002378 <StartDefaultTask+0x320>)
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	2368      	movs	r3, #104	; 0x68
 8002140:	461a      	mov	r2, r3
 8002142:	f010 fe55 	bl	8012df0 <memcpy>
	  memcpy(&positionCurrent, &positionNext, sizeof(SCARA_PositionTypeDef));
 8002146:	4a8c      	ldr	r2, [pc, #560]	; (8002378 <StartDefaultTask+0x320>)
 8002148:	4b87      	ldr	r3, [pc, #540]	; (8002368 <StartDefaultTask+0x310>)
 800214a:	4610      	mov	r0, r2
 800214c:	4619      	mov	r1, r3
 800214e:	2368      	movs	r3, #104	; 0x68
 8002150:	461a      	mov	r2, r3
 8002152:	f010 fe4d 	bl	8012df0 <memcpy>
#endif
	  //lowlayer_readLimitSwitch(); // OK
	  /* 2--- Check New Duty Phase ---*/
	  // Check mail
	  ret_mail = osMailGet(commandMailHandle, 0);
 8002156:	4b89      	ldr	r3, [pc, #548]	; (800237c <StartDefaultTask+0x324>)
 8002158:	6819      	ldr	r1, [r3, #0]
 800215a:	f207 532c 	addw	r3, r7, #1324	; 0x52c
 800215e:	2200      	movs	r2, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f00d fa99 	bl	800f698 <osMailGet>
	  if ( ret_mail.status == osEventMail) {
 8002166:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 800216a:	2b20      	cmp	r3, #32
 800216c:	d11a      	bne.n	80021a4 <StartDefaultTask+0x14c>
		   dataMail = ret_mail.value.p;
 800216e:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8002172:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
		   memcpy( &duty_cmd, dataMail, sizeof(DUTY_Command_TypeDef));
 8002176:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800217a:	f44f 7284 	mov.w	r2, #264	; 0x108
 800217e:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8002182:	4618      	mov	r0, r3
 8002184:	f010 fe34 	bl	8012df0 <memcpy>
		   isNewDuty = TRUE;
 8002188:	2301      	movs	r3, #1
 800218a:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
		   osMailFree(commandMailHandle, dataMail);/* free memory allocated for mail */
 800218e:	4b7b      	ldr	r3, [pc, #492]	; (800237c <StartDefaultTask+0x324>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8002196:	4618      	mov	r0, r3
 8002198:	f00d faf2 	bl	800f780 <osMailFree>
		   LOG_REPORT("Receive mail", __LINE__);
 800219c:	21fa      	movs	r1, #250	; 0xfa
 800219e:	4878      	ldr	r0, [pc, #480]	; (8002380 <StartDefaultTask+0x328>)
 80021a0:	f7ff faf8 	bl	8001794 <LOG_REPORT>
	  }
	  if(isNewDuty) {
 80021a4:	f897 357f 	ldrb.w	r3, [r7, #1407]	; 0x57f
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f000 80a5 	beq.w	80022f8 <StartDefaultTask+0x2a0>
		  memset(respond, 0, 40);
 80021ae:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80021b2:	2228      	movs	r2, #40	; 0x28
 80021b4:	2100      	movs	r1, #0
 80021b6:	4618      	mov	r0, r3
 80021b8:	f010 fe3e 	bl	8012e38 <memset>
		  switch( duty_cmd.robot_mode) {
 80021bc:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d01d      	beq.n	8002202 <StartDefaultTask+0x1aa>
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d048      	beq.n	800225c <StartDefaultTask+0x204>
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f040 808c 	bne.w	80022e8 <StartDefaultTask+0x290>
		  case SCARA_MODE_STOP:
			  {
				  no_stop++;
 80021d0:	f8d7 3578 	ldr.w	r3, [r7, #1400]	; 0x578
 80021d4:	3301      	adds	r3, #1
 80021d6:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
				  current_mode	 = SCARA_MODE_STOP;
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
				  respond_lenght = commandRespond(RPD_OK,
 80021e0:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80021e4:	6859      	ldr	r1, [r3, #4]
 80021e6:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80021ea:	4a66      	ldr	r2, [pc, #408]	; (8002384 <StartDefaultTask+0x32c>)
 80021ec:	2008      	movs	r0, #8
 80021ee:	f7ff fa81 	bl	80016f4 <commandRespond>
 80021f2:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  	  	  	  	  	  	  duty_cmd.id_command,
												  "Stop Now",
												  (char *)respond);
				  LOG_REPORT("ROBOT STOP !!!", __LINE__);
 80021f6:	f240 1107 	movw	r1, #263	; 0x107
 80021fa:	4863      	ldr	r0, [pc, #396]	; (8002388 <StartDefaultTask+0x330>)
 80021fc:	f7ff faca 	bl	8001794 <LOG_REPORT>
			  }
			  break;
 8002200:	e077      	b.n	80022f2 <StartDefaultTask+0x29a>
		  case SCARA_MODE_SCAN:
			  {
				  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8002202:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 8002206:	2b02      	cmp	r3, #2
 8002208:	d117      	bne.n	800223a <StartDefaultTask+0x1e2>
 800220a:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 800220e:	2b00      	cmp	r3, #0
 8002210:	d113      	bne.n	800223a <StartDefaultTask+0x1e2>
					  no_scan++;
 8002212:	f8d7 3574 	ldr.w	r3, [r7, #1396]	; 0x574
 8002216:	3301      	adds	r3, #1
 8002218:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
					  current_mode = SCARA_MODE_SCAN;
 800221c:	2301      	movs	r3, #1
 800221e:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
					  respond_lenght = commandRespond(RPD_OK,
 8002222:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8002226:	6859      	ldr	r1, [r3, #4]
 8002228:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800222c:	4a57      	ldr	r2, [pc, #348]	; (800238c <StartDefaultTask+0x334>)
 800222e:	2008      	movs	r0, #8
 8002230:	f7ff fa60 	bl	80016f4 <commandRespond>
 8002234:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
													  "Busy",
													  (char *)respond);
					  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
				  }
			  }
			  break;
 8002238:	e05b      	b.n	80022f2 <StartDefaultTask+0x29a>
					  respond_lenght = commandRespond(RPD_ERROR,
 800223a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800223e:	6859      	ldr	r1, [r3, #4]
 8002240:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002244:	4a52      	ldr	r2, [pc, #328]	; (8002390 <StartDefaultTask+0x338>)
 8002246:	2007      	movs	r0, #7
 8002248:	f7ff fa54 	bl	80016f4 <commandRespond>
 800224c:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
					  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
 8002250:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002254:	484f      	ldr	r0, [pc, #316]	; (8002394 <StartDefaultTask+0x33c>)
 8002256:	f7ff fa9d 	bl	8001794 <LOG_REPORT>
			  break;
 800225a:	e04a      	b.n	80022f2 <StartDefaultTask+0x29a>
		  case SCARA_MODE_DUTY:
			  {
				  no_duty++;
 800225c:	f8d7 3570 	ldr.w	r3, [r7, #1392]	; 0x570
 8002260:	3301      	adds	r3, #1
 8002262:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
				  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8002266:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 800226a:	2b02      	cmp	r3, #2
 800226c:	d125      	bne.n	80022ba <StartDefaultTask+0x262>
 800226e:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 8002272:	2b00      	cmp	r3, #0
 8002274:	d121      	bne.n	80022ba <StartDefaultTask+0x262>
					  if (scaraIsScanLimit()) {
 8002276:	f005 fd2d 	bl	8007cd4 <scaraIsScanLimit>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d006      	beq.n	800228e <StartDefaultTask+0x236>
						  current_mode	 = SCARA_MODE_DUTY;
 8002280:	2302      	movs	r3, #2
 8002282:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
						  current_state	 = SCARA_DUTY_STATE_INIT;
 8002286:	2301      	movs	r3, #1
 8002288:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
					  if (scaraIsScanLimit()) {
 800228c:	e02b      	b.n	80022e6 <StartDefaultTask+0x28e>
					  } else {
						  no_duty_fail++;
 800228e:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 8002292:	3301      	adds	r3, #1
 8002294:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
						  respond_lenght = commandRespond(RPD_ERROR,
 8002298:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800229c:	6859      	ldr	r1, [r3, #4]
 800229e:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80022a2:	4a3d      	ldr	r2, [pc, #244]	; (8002398 <StartDefaultTask+0x340>)
 80022a4:	2007      	movs	r0, #7
 80022a6:	f7ff fa25 	bl	80016f4 <commandRespond>
 80022aa:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  							  	  duty_cmd.id_command,
														  "Has Not Scan Yet.",
														  (char *)respond);
						  LOG_REPORT("MOVE FAIL:NOT SCAN", __LINE__);
 80022ae:	f240 1129 	movw	r1, #297	; 0x129
 80022b2:	483a      	ldr	r0, [pc, #232]	; (800239c <StartDefaultTask+0x344>)
 80022b4:	f7ff fa6e 	bl	8001794 <LOG_REPORT>
					  if (scaraIsScanLimit()) {
 80022b8:	e015      	b.n	80022e6 <StartDefaultTask+0x28e>
					  }
				  } else {
					  no_duty_fail++;
 80022ba:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 80022be:	3301      	adds	r3, #1
 80022c0:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
					  respond_lenght	= commandRespond(RPD_ERROR,
 80022c4:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80022c8:	6859      	ldr	r1, [r3, #4]
 80022ca:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80022ce:	4a34      	ldr	r2, [pc, #208]	; (80023a0 <StartDefaultTask+0x348>)
 80022d0:	2007      	movs	r0, #7
 80022d2:	f7ff fa0f 	bl	80016f4 <commandRespond>
 80022d6:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
					  							  	  	  duty_cmd.id_command,
														  "Busy.",
														  (char *)respond);
					  LOG_REPORT("MOVE FAIL:BUSY", __LINE__);
 80022da:	f240 1131 	movw	r1, #305	; 0x131
 80022de:	4831      	ldr	r0, [pc, #196]	; (80023a4 <StartDefaultTask+0x34c>)
 80022e0:	f7ff fa58 	bl	8001794 <LOG_REPORT>
				  }
			  }
			  break;
 80022e4:	e005      	b.n	80022f2 <StartDefaultTask+0x29a>
 80022e6:	e004      	b.n	80022f2 <StartDefaultTask+0x29a>
		  default:
			  {
				  LOG_REPORT("CMD Error Mode !!!", __LINE__);
 80022e8:	f240 1137 	movw	r1, #311	; 0x137
 80022ec:	482e      	ldr	r0, [pc, #184]	; (80023a8 <StartDefaultTask+0x350>)
 80022ee:	f7ff fa51 	bl	8001794 <LOG_REPORT>
			  }
		  }
		  isNewDuty = FALSE;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
	  }

	/* 3--- Execute Phase ---*/
	  switch( current_mode) {
 80022f8:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d00b      	beq.n	8002318 <StartDefaultTask+0x2c0>
 8002300:	2b02      	cmp	r3, #2
 8002302:	d010      	beq.n	8002326 <StartDefaultTask+0x2ce>
 8002304:	2b00      	cmp	r3, #0
 8002306:	f040 8191 	bne.w	800262c <StartDefaultTask+0x5d4>
	  case SCARA_MODE_STOP:
		  {
			  current_mode 	= SCARA_MODE_DUTY;
 800230a:	2302      	movs	r3, #2
 800230c:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
			  current_state = SCARA_DUTY_STATE_READY;
 8002310:	2300      	movs	r3, #0
 8002312:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
		  }
		  break;
 8002316:	e18f      	b.n	8002638 <StartDefaultTask+0x5e0>
	  case SCARA_MODE_SCAN:
		  {
			  current_mode 	= SCARA_MODE_DUTY;
 8002318:	2302      	movs	r3, #2
 800231a:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
			  current_state = SCARA_DUTY_STATE_READY;
 800231e:	2300      	movs	r3, #0
 8002320:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
		  }
		  break;
 8002324:	e188      	b.n	8002638 <StartDefaultTask+0x5e0>
	  case SCARA_MODE_DUTY:
		  {
			  switch (current_state){
 8002326:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 800232a:	2b03      	cmp	r3, #3
 800232c:	f200 8177 	bhi.w	800261e <StartDefaultTask+0x5c6>
 8002330:	a201      	add	r2, pc, #4	; (adr r2, 8002338 <StartDefaultTask+0x2e0>)
 8002332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002336:	bf00      	nop
 8002338:	08002349 	.word	0x08002349
 800233c:	080023ad 	.word	0x080023ad
 8002340:	080024cd 	.word	0x080024cd
 8002344:	080025bb 	.word	0x080025bb
			  case SCARA_DUTY_STATE_READY:
				  {
					  // Do nothing();
					  __NOP();
 8002348:	bf00      	nop
				  }
			  break;
 800234a:	e16e      	b.n	800262a <StartDefaultTask+0x5d2>
 800234c:	f3af 8000 	nop.w
 8002350:	40000000 	.word	0x40000000
 8002354:	bff0c152 	.word	0xbff0c152
 8002358:	40000000 	.word	0x40000000
 800235c:	3ff0c152 	.word	0x3ff0c152
 8002360:	40020400 	.word	0x40020400
 8002364:	08018d44 	.word	0x08018d44
 8002368:	20005d58 	.word	0x20005d58
 800236c:	40240000 	.word	0x40240000
 8002370:	20005e00 	.word	0x20005e00
 8002374:	20005c88 	.word	0x20005c88
 8002378:	20005cf0 	.word	0x20005cf0
 800237c:	200052e4 	.word	0x200052e4
 8002380:	08018d64 	.word	0x08018d64
 8002384:	08018d74 	.word	0x08018d74
 8002388:	08018d80 	.word	0x08018d80
 800238c:	08018d90 	.word	0x08018d90
 8002390:	08018d9c 	.word	0x08018d9c
 8002394:	08018da4 	.word	0x08018da4
 8002398:	08018db4 	.word	0x08018db4
 800239c:	08018dc8 	.word	0x08018dc8
 80023a0:	08018ddc 	.word	0x08018ddc
 80023a4:	08018de4 	.word	0x08018de4
 80023a8:	08018df4 	.word	0x08018df4
			  case SCARA_DUTY_STATE_INIT:
				  {
					  SCARA_StatusTypeDef status1, status2;
					  status1 = scaraInitDuty(duty_cmd);
 80023ac:	f507 6484 	add.w	r4, r7, #1056	; 0x420
 80023b0:	4668      	mov	r0, sp
 80023b2:	f104 0310 	add.w	r3, r4, #16
 80023b6:	22f8      	movs	r2, #248	; 0xf8
 80023b8:	4619      	mov	r1, r3
 80023ba:	f010 fd19 	bl	8012df0 <memcpy>
 80023be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023c2:	f001 fb85 	bl	8003ad0 <scaraInitDuty>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f887 353a 	strb.w	r3, [r7, #1338]	; 0x53a
					  if ( SCARA_STATUS_OK == status1) {
 80023cc:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d15e      	bne.n	8002492 <StartDefaultTask+0x43a>
						  status2 = scaraTestDuty();
 80023d4:	f005 fbac 	bl	8007b30 <scaraTestDuty>
 80023d8:	4603      	mov	r3, r0
 80023da:	f887 3539 	strb.w	r3, [r7, #1337]	; 0x539
						  if (SCARA_STATUS_OK == status2) {
 80023de:	f897 3539 	ldrb.w	r3, [r7, #1337]	; 0x539
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d138      	bne.n	8002458 <StartDefaultTask+0x400>
						  no_duty_success++;
 80023e6:	f8d7 356c 	ldr.w	r3, [r7, #1388]	; 0x56c
 80023ea:	3301      	adds	r3, #1
 80023ec:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
						  current_state		= SCARA_DUTY_STATE_FLOW;
 80023f0:	2302      	movs	r3, #2
 80023f2:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
						  run_time			= 0;
 80023f6:	f04f 0300 	mov.w	r3, #0
 80023fa:	f04f 0400 	mov.w	r4, #0
 80023fe:	f507 62a9 	add.w	r2, r7, #1352	; 0x548
 8002402:	e9c2 3400 	strd	r3, r4, [r2]
						  // Respond
						  respond_lenght 	= commandRespond(RPD_OK,
 8002406:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800240a:	6859      	ldr	r1, [r3, #4]
 800240c:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
								  	  	  	  	  	  	  	  duty_cmd.id_command,
															  (char *)DETAIL_STATUS[status1],
 8002410:	4acd      	ldr	r2, [pc, #820]	; (8002748 <StartDefaultTask+0x6f0>)
 8002412:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						  respond_lenght 	= commandRespond(RPD_OK,
 8002416:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800241a:	2008      	movs	r0, #8
 800241c:	f7ff f96a 	bl	80016f4 <commandRespond>
 8002420:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
															  (char *)respond);
						  scaraPosition2String((char *)position, positionCurrent);
 8002424:	4cc9      	ldr	r4, [pc, #804]	; (800274c <StartDefaultTask+0x6f4>)
 8002426:	f507 755c 	add.w	r5, r7, #880	; 0x370
 800242a:	4668      	mov	r0, sp
 800242c:	f104 0308 	add.w	r3, r4, #8
 8002430:	2260      	movs	r2, #96	; 0x60
 8002432:	4619      	mov	r1, r3
 8002434:	f010 fcdc 	bl	8012df0 <memcpy>
 8002438:	e894 000c 	ldmia.w	r4, {r2, r3}
 800243c:	4628      	mov	r0, r5
 800243e:	f005 fc83 	bl	8007d48 <scaraPosition2String>
						  // Start Inform
						  infor_lenght 		= commandRespond(RPD_START,
 8002442:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8002446:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800244a:	2100      	movs	r1, #0
 800244c:	2003      	movs	r0, #3
 800244e:	f7ff f951 	bl	80016f4 <commandRespond>
 8002452:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
															  (char *)DETAIL_STATUS[status1],
															  (char *)respond);
						  LOG_REPORT("INIT FAIL", __LINE__);
					  }
				  }
			  break;
 8002456:	e0e8      	b.n	800262a <StartDefaultTask+0x5d2>
							  no_duty_fail++;
 8002458:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 800245c:	3301      	adds	r3, #1
 800245e:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
							  current_state 	= SCARA_DUTY_STATE_READY;
 8002462:	2300      	movs	r3, #0
 8002464:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
							  respond_lenght	= commandRespond(RPD_ERROR,
 8002468:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800246c:	6859      	ldr	r1, [r3, #4]
 800246e:	f897 3539 	ldrb.w	r3, [r7, #1337]	; 0x539
																  (char *)DETAIL_STATUS[status2],
 8002472:	4ab5      	ldr	r2, [pc, #724]	; (8002748 <StartDefaultTask+0x6f0>)
 8002474:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
							  respond_lenght	= commandRespond(RPD_ERROR,
 8002478:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800247c:	2007      	movs	r0, #7
 800247e:	f7ff f939 	bl	80016f4 <commandRespond>
 8002482:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
							  LOG_REPORT("INIT FAIL", __LINE__);
 8002486:	f44f 71b8 	mov.w	r1, #368	; 0x170
 800248a:	48b1      	ldr	r0, [pc, #708]	; (8002750 <StartDefaultTask+0x6f8>)
 800248c:	f7ff f982 	bl	8001794 <LOG_REPORT>
			  break;
 8002490:	e0cb      	b.n	800262a <StartDefaultTask+0x5d2>
						  no_duty_fail++;
 8002492:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 8002496:	3301      	adds	r3, #1
 8002498:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
						  current_state 	= SCARA_DUTY_STATE_READY;
 800249c:	2300      	movs	r3, #0
 800249e:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
						  respond_lenght	= commandRespond(RPD_ERROR,
 80024a2:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80024a6:	6859      	ldr	r1, [r3, #4]
 80024a8:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
															  (char *)DETAIL_STATUS[status1],
 80024ac:	4aa6      	ldr	r2, [pc, #664]	; (8002748 <StartDefaultTask+0x6f0>)
 80024ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						  respond_lenght	= commandRespond(RPD_ERROR,
 80024b2:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80024b6:	2007      	movs	r0, #7
 80024b8:	f7ff f91c 	bl	80016f4 <commandRespond>
 80024bc:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  LOG_REPORT("INIT FAIL", __LINE__);
 80024c0:	f240 1179 	movw	r1, #377	; 0x179
 80024c4:	48a2      	ldr	r0, [pc, #648]	; (8002750 <StartDefaultTask+0x6f8>)
 80024c6:	f7ff f965 	bl	8001794 <LOG_REPORT>
			  break;
 80024ca:	e0ae      	b.n	800262a <StartDefaultTask+0x5d2>
			  case SCARA_DUTY_STATE_FLOW:
				  {
					  SCARA_StatusTypeDef status;
					  // Increase run time
					  run_time += T_SAMPLING;
 80024cc:	a39c      	add	r3, pc, #624	; (adr r3, 8002740 <StartDefaultTask+0x6e8>)
 80024ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d2:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 80024d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024da:	f7fd fee7 	bl	80002ac <__adddf3>
 80024de:	4603      	mov	r3, r0
 80024e0:	460c      	mov	r4, r1
 80024e2:	f507 62a9 	add.w	r2, r7, #1352	; 0x548
 80024e6:	e9c2 3400 	strd	r3, r4, [r2]
					  // Check Time Out
					  if (scaraIsFinish(run_time)) {
 80024ea:	f507 63a9 	add.w	r3, r7, #1352	; 0x548
 80024ee:	ed93 0b00 	vldr	d0, [r3]
 80024f2:	f005 fbfd 	bl	8007cf0 <scaraIsFinish>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <StartDefaultTask+0x4ac>
						  current_state = SCARA_DUTY_STATE_FINISH;// Work Done
 80024fc:	2303      	movs	r3, #3
 80024fe:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
															(char *)infor);
							  LOG_REPORT("STOP", __LINE__);
						  }
					  }
				  }
			  break;
 8002502:	e092      	b.n	800262a <StartDefaultTask+0x5d2>
						  status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 8002504:	4c91      	ldr	r4, [pc, #580]	; (800274c <StartDefaultTask+0x6f4>)
 8002506:	4668      	mov	r0, sp
 8002508:	f104 0308 	add.w	r3, r4, #8
 800250c:	2260      	movs	r2, #96	; 0x60
 800250e:	4619      	mov	r1, r3
 8002510:	f010 fc6e 	bl	8012df0 <memcpy>
 8002514:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002518:	488e      	ldr	r0, [pc, #568]	; (8002754 <StartDefaultTask+0x6fc>)
 800251a:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 800251e:	ed91 0b00 	vldr	d0, [r1]
 8002522:	f003 fdbf 	bl	80060a4 <scaraFlowDuty>
 8002526:	4603      	mov	r3, r0
 8002528:	f887 353b 	strb.w	r3, [r7, #1339]	; 0x53b
						  if ( SCARA_STATUS_OK == status) {
 800252c:	f897 353b 	ldrb.w	r3, [r7, #1339]	; 0x53b
 8002530:	2b00      	cmp	r3, #0
 8002532:	d12c      	bne.n	800258e <StartDefaultTask+0x536>
							  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8002534:	4c85      	ldr	r4, [pc, #532]	; (800274c <StartDefaultTask+0x6f4>)
 8002536:	4a87      	ldr	r2, [pc, #540]	; (8002754 <StartDefaultTask+0x6fc>)
 8002538:	ab16      	add	r3, sp, #88	; 0x58
 800253a:	4611      	mov	r1, r2
 800253c:	2268      	movs	r2, #104	; 0x68
 800253e:	4618      	mov	r0, r3
 8002540:	f010 fc56 	bl	8012df0 <memcpy>
 8002544:	4668      	mov	r0, sp
 8002546:	f104 0310 	add.w	r3, r4, #16
 800254a:	2258      	movs	r2, #88	; 0x58
 800254c:	4619      	mov	r1, r3
 800254e:	f010 fc4f 	bl	8012df0 <memcpy>
 8002552:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002556:	f001 f867 	bl	8003628 <lowlayer_computeAndWritePulse>
							  scaraPosition2String((char *)position, positionCurrent);
 800255a:	4c7c      	ldr	r4, [pc, #496]	; (800274c <StartDefaultTask+0x6f4>)
 800255c:	f507 755c 	add.w	r5, r7, #880	; 0x370
 8002560:	4668      	mov	r0, sp
 8002562:	f104 0308 	add.w	r3, r4, #8
 8002566:	2260      	movs	r2, #96	; 0x60
 8002568:	4619      	mov	r1, r3
 800256a:	f010 fc41 	bl	8012df0 <memcpy>
 800256e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002572:	4628      	mov	r0, r5
 8002574:	f005 fbe8 	bl	8007d48 <scaraPosition2String>
							  infor_lenght = commandRespond(RPD_RUNNING,
 8002578:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800257c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002580:	2100      	movs	r1, #0
 8002582:	2004      	movs	r0, #4
 8002584:	f7ff f8b6 	bl	80016f4 <commandRespond>
 8002588:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
			  break;
 800258c:	e04d      	b.n	800262a <StartDefaultTask+0x5d2>
							  current_state = SCARA_DUTY_STATE_FINISH;
 800258e:	2303      	movs	r3, #3
 8002590:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
							  infor_lenght = commandRespond(RPD_STOP,
 8002594:	f897 353b 	ldrb.w	r3, [r7, #1339]	; 0x53b
															(char *)DETAIL_STATUS[status],
 8002598:	4a6b      	ldr	r2, [pc, #428]	; (8002748 <StartDefaultTask+0x6f0>)
 800259a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
							  infor_lenght = commandRespond(RPD_STOP,
 800259e:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 80025a2:	2100      	movs	r1, #0
 80025a4:	2006      	movs	r0, #6
 80025a6:	f7ff f8a5 	bl	80016f4 <commandRespond>
 80025aa:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
							  LOG_REPORT("STOP", __LINE__);
 80025ae:	f240 1197 	movw	r1, #407	; 0x197
 80025b2:	4869      	ldr	r0, [pc, #420]	; (8002758 <StartDefaultTask+0x700>)
 80025b4:	f7ff f8ee 	bl	8001794 <LOG_REPORT>
			  break;
 80025b8:	e037      	b.n	800262a <StartDefaultTask+0x5d2>
			  case SCARA_DUTY_STATE_FINISH:
				  {
					  current_state = SCARA_DUTY_STATE_READY;
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
					  positionNext.t = 0;
 80025c0:	4a64      	ldr	r2, [pc, #400]	; (8002754 <StartDefaultTask+0x6fc>)
 80025c2:	f04f 0300 	mov.w	r3, #0
 80025c6:	f04f 0400 	mov.w	r4, #0
 80025ca:	e9c2 3406 	strd	r3, r4, [r2, #24]
					  positionNext.total_time = 0;
 80025ce:	4a61      	ldr	r2, [pc, #388]	; (8002754 <StartDefaultTask+0x6fc>)
 80025d0:	f04f 0300 	mov.w	r3, #0
 80025d4:	f04f 0400 	mov.w	r4, #0
 80025d8:	e9c2 3408 	strd	r3, r4, [r2, #32]
					  positionNext.q = 0;
 80025dc:	4a5d      	ldr	r2, [pc, #372]	; (8002754 <StartDefaultTask+0x6fc>)
 80025de:	f04f 0300 	mov.w	r3, #0
 80025e2:	f04f 0400 	mov.w	r4, #0
 80025e6:	e9c2 3400 	strd	r3, r4, [r2]
					  // Done Inform
					  scaraPosition2String((char *)position, positionCurrent);
 80025ea:	4c58      	ldr	r4, [pc, #352]	; (800274c <StartDefaultTask+0x6f4>)
 80025ec:	f507 755c 	add.w	r5, r7, #880	; 0x370
 80025f0:	4668      	mov	r0, sp
 80025f2:	f104 0308 	add.w	r3, r4, #8
 80025f6:	2260      	movs	r2, #96	; 0x60
 80025f8:	4619      	mov	r1, r3
 80025fa:	f010 fbf9 	bl	8012df0 <memcpy>
 80025fe:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002602:	4628      	mov	r0, r5
 8002604:	f005 fba0 	bl	8007d48 <scaraPosition2String>
					  infor_lenght 		= commandRespond(RPD_DONE,
 8002608:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800260c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002610:	2100      	movs	r1, #0
 8002612:	2005      	movs	r0, #5
 8002614:	f7ff f86e 	bl	80016f4 <commandRespond>
 8002618:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
	  	  	  	  	  	  	  	  	  	  	  	  	  	 0,
														 (char *)position,
														 (char *)infor);
				  }
			  break;
 800261c:	e005      	b.n	800262a <StartDefaultTask+0x5d2>
			  default:
				  {
					  LOG_REPORT("ERROR STATE !!!", __LINE__);
 800261e:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8002622:	484e      	ldr	r0, [pc, #312]	; (800275c <StartDefaultTask+0x704>)
 8002624:	f7ff f8b6 	bl	8001794 <LOG_REPORT>
					  while(1);
 8002628:	e7fe      	b.n	8002628 <StartDefaultTask+0x5d0>
				  }
			  }

		  }
		  break;
 800262a:	e005      	b.n	8002638 <StartDefaultTask+0x5e0>
	  default:
		  {
			  LOG_REPORT("ERROR MODE !!!", __LINE__);
 800262c:	f240 11b5 	movw	r1, #437	; 0x1b5
 8002630:	484b      	ldr	r0, [pc, #300]	; (8002760 <StartDefaultTask+0x708>)
 8002632:	f7ff f8af 	bl	8001794 <LOG_REPORT>
			  while(1);
 8002636:	e7fe      	b.n	8002636 <StartDefaultTask+0x5de>
		  }
	  }

	  /* 4--- Send to PC Phase ---*/
	  // Check buffer from USB task
	  osMutexWait(usbTxMutexHandle, osWaitForever);
 8002638:	4b4a      	ldr	r3, [pc, #296]	; (8002764 <StartDefaultTask+0x70c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f04f 31ff 	mov.w	r1, #4294967295
 8002640:	4618      	mov	r0, r3
 8002642:	f00c fdf9 	bl	800f238 <osMutexWait>
	  task_usb_lenght = ringBuff_PopArray(&cmd_tx_ringbuff, task_usb, RINGBUFFER_SIZE);
 8002646:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800264a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800264e:	4619      	mov	r1, r3
 8002650:	4845      	ldr	r0, [pc, #276]	; (8002768 <StartDefaultTask+0x710>)
 8002652:	f000 ff6c 	bl	800352e <ringBuff_PopArray>
 8002656:	f8c7 0544 	str.w	r0, [r7, #1348]	; 0x544
	  osMutexRelease(usbTxMutexHandle);
 800265a:	4b42      	ldr	r3, [pc, #264]	; (8002764 <StartDefaultTask+0x70c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4618      	mov	r0, r3
 8002660:	f00c fe38 	bl	800f2d4 <osMutexRelease>
	  // Intergrate to 1 buffer
	  if (respond_lenght > 0) {
 8002664:	f8d7 3564 	ldr.w	r3, [r7, #1380]	; 0x564
 8002668:	2b00      	cmp	r3, #0
 800266a:	dd13      	ble.n	8002694 <StartDefaultTask+0x63c>
		  respond_packed_lenght = packPayload(respond, respond_packed, respond_lenght);
 800266c:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8002670:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002674:	f8d7 2564 	ldr.w	r2, [r7, #1380]	; 0x564
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fb7d 	bl	8001d78 <packPayload>
 800267e:	f8c7 055c 	str.w	r0, [r7, #1372]	; 0x55c
		  memcpy(usb_buff, respond_packed, respond_packed_lenght);
 8002682:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 8002686:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800268a:	f107 0318 	add.w	r3, r7, #24
 800268e:	4618      	mov	r0, r3
 8002690:	f010 fbae 	bl	8012df0 <memcpy>
	  }
	  if (task_usb_lenght > 0) {
 8002694:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002698:	2b00      	cmp	r3, #0
 800269a:	dd0b      	ble.n	80026b4 <StartDefaultTask+0x65c>
		  memcpy(usb_buff + respond_packed_lenght, task_usb, task_usb_lenght);
 800269c:	f8d7 355c 	ldr.w	r3, [r7, #1372]	; 0x55c
 80026a0:	f107 0218 	add.w	r2, r7, #24
 80026a4:	4413      	add	r3, r2
 80026a6:	f8d7 2544 	ldr.w	r2, [r7, #1348]	; 0x544
 80026aa:	f507 7111 	add.w	r1, r7, #580	; 0x244
 80026ae:	4618      	mov	r0, r3
 80026b0:	f010 fb9e 	bl	8012df0 <memcpy>
	  }
	  if (infor_lenght > 0) {
 80026b4:	f8d7 3560 	ldr.w	r3, [r7, #1376]	; 0x560
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	dd19      	ble.n	80026f0 <StartDefaultTask+0x698>
		  infor_packed_lenght 	= packPayload(infor, infor_packed, infor_lenght);
 80026bc:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 80026c0:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 80026c4:	f8d7 2560 	ldr.w	r2, [r7, #1376]	; 0x560
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff fb55 	bl	8001d78 <packPayload>
 80026ce:	f8c7 0558 	str.w	r0, [r7, #1368]	; 0x558
		  memcpy(usb_buff + respond_packed_lenght + task_usb_lenght, infor_packed, infor_packed_lenght);
 80026d2:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 80026d6:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 80026da:	4413      	add	r3, r2
 80026dc:	f107 0218 	add.w	r2, r7, #24
 80026e0:	4413      	add	r3, r2
 80026e2:	f8d7 2558 	ldr.w	r2, [r7, #1368]	; 0x558
 80026e6:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 80026ea:	4618      	mov	r0, r3
 80026ec:	f010 fb80 	bl	8012df0 <memcpy>
	  }
	  usb_lenght = respond_packed_lenght + task_usb_lenght + infor_packed_lenght;
 80026f0:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 80026f4:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 80026f8:	4413      	add	r3, r2
 80026fa:	f8d7 2558 	ldr.w	r2, [r7, #1368]	; 0x558
 80026fe:	4413      	add	r3, r2
 8002700:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
	  // Send through USB
	  if (usb_lenght > 0) {
 8002704:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 8002708:	2b00      	cmp	r3, #0
 800270a:	dd08      	ble.n	800271e <StartDefaultTask+0x6c6>
		  CDC_Transmit_FS(usb_buff, (uint16_t)usb_lenght);
 800270c:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 8002710:	b29a      	uxth	r2, r3
 8002712:	f107 0318 	add.w	r3, r7, #24
 8002716:	4611      	mov	r1, r2
 8002718:	4618      	mov	r0, r3
 800271a:	f00f fefb 	bl	8012514 <CDC_Transmit_FS>
	  }

	  /* 5--- Update ---*/
	  scaraSetMode(current_mode);
 800271e:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 8002722:	4618      	mov	r0, r3
 8002724:	f005 faae 	bl	8007c84 <scaraSetMode>
	  scaraSetDutyState(current_state);
 8002728:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 800272c:	4618      	mov	r0, r3
 800272e:	f005 fa89 	bl	8007c44 <scaraSetDutyState>

    osDelay(1);
 8002732:	2001      	movs	r0, #1
 8002734:	f00c fcc7 	bl	800f0c6 <osDelay>
	  osSignalWait(0x01, osWaitForever); // Very Important
 8002738:	e4e4      	b.n	8002104 <StartDefaultTask+0xac>
 800273a:	bf00      	nop
 800273c:	f3af 8000 	nop.w
 8002740:	40000000 	.word	0x40000000
 8002744:	3f847ae1 	.word	0x3f847ae1
 8002748:	20000c80 	.word	0x20000c80
 800274c:	20005cf0 	.word	0x20005cf0
 8002750:	08018e08 	.word	0x08018e08
 8002754:	20005d58 	.word	0x20005d58
 8002758:	08018e14 	.word	0x08018e14
 800275c:	08018e1c 	.word	0x08018e1c
 8002760:	08018e2c 	.word	0x08018e2c
 8002764:	200052e0 	.word	0x200052e0
 8002768:	20000460 	.word	0x20000460

0800276c <Start_USB_RX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USB_RX_Task */
void Start_USB_RX_Task(void const * argument)
{
 800276c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800276e:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
 8002772:	af42      	add	r7, sp, #264	; 0x108
 8002774:	1d3b      	adds	r3, r7, #4
 8002776:	6018      	str	r0, [r3, #0]
	uint8_t				respond[145];
	uint8_t				message[150];
	int32_t				respond_lenght;
	int32_t				message_lenght;

	no_duty	 = 0;
 8002778:	2300      	movs	r3, #0
 800277a:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
	no_other = 0;
 800277e:	2300      	movs	r3, #0
 8002780:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4

  /* Infinite loop */
  for(;;)
  {
	  for(;;) {
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 8002784:	2129      	movs	r1, #41	; 0x29
 8002786:	4878      	ldr	r0, [pc, #480]	; (8002968 <Start_USB_RX_Task+0x1fc>)
 8002788:	f000 fef2 	bl	8003570 <ringBuff_DistanceOf>
 800278c:	f8c7 02e8 	str.w	r0, [r7, #744]	; 0x2e8
		  if ( -1 != distance ) {
 8002790:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002798:	d0f4      	beq.n	8002784 <Start_USB_RX_Task+0x18>
 800279a:	466b      	mov	r3, sp
 800279c:	461e      	mov	r6, r3
			  uint8_t temp[distance+1];
 800279e:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 80027a2:	1c58      	adds	r0, r3, #1
 80027a4:	1e43      	subs	r3, r0, #1
 80027a6:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80027aa:	4603      	mov	r3, r0
 80027ac:	4619      	mov	r1, r3
 80027ae:	f04f 0200 	mov.w	r2, #0
 80027b2:	f04f 0300 	mov.w	r3, #0
 80027b6:	f04f 0400 	mov.w	r4, #0
 80027ba:	00d4      	lsls	r4, r2, #3
 80027bc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80027c0:	00cb      	lsls	r3, r1, #3
 80027c2:	4603      	mov	r3, r0
 80027c4:	4619      	mov	r1, r3
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	f04f 0300 	mov.w	r3, #0
 80027ce:	f04f 0400 	mov.w	r4, #0
 80027d2:	00d4      	lsls	r4, r2, #3
 80027d4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80027d8:	00cb      	lsls	r3, r1, #3
 80027da:	4603      	mov	r3, r0
 80027dc:	3307      	adds	r3, #7
 80027de:	08db      	lsrs	r3, r3, #3
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	ebad 0d03 	sub.w	sp, sp, r3
 80027e6:	ab42      	add	r3, sp, #264	; 0x108
 80027e8:	3300      	adds	r3, #0
 80027ea:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
			  int32_t ret;
			  ringBuff_PopArray(&usb_rx_ringbuff, temp, distance + 1);
 80027ee:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 80027f2:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 80027f6:	3301      	adds	r3, #1
 80027f8:	461a      	mov	r2, r3
 80027fa:	485b      	ldr	r0, [pc, #364]	; (8002968 <Start_USB_RX_Task+0x1fc>)
 80027fc:	f000 fe97 	bl	800352e <ringBuff_PopArray>
			  ret = unPackPayload(temp, distance + 1);
 8002800:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002804:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002808:	3301      	adds	r3, #1
 800280a:	4619      	mov	r1, r3
 800280c:	4610      	mov	r0, r2
 800280e:	f7ff fb1d 	bl	8001e4c <unPackPayload>
 8002812:	f8c7 02dc 	str.w	r0, [r7, #732]	; 0x2dc
			  if( -1 == ret) {
 8002816:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 800281a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281e:	d105      	bne.n	800282c <Start_USB_RX_Task+0xc0>
				  LOG_REPORT("UNPACK FAIL", __LINE__);
 8002820:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002824:	4851      	ldr	r0, [pc, #324]	; (800296c <Start_USB_RX_Task+0x200>)
 8002826:	f7fe ffb5 	bl	8001794 <LOG_REPORT>
 800282a:	e09b      	b.n	8002964 <Start_USB_RX_Task+0x1f8>
			  } else {
				  LOG_REPORT((char*) temp, __LINE__);
 800282c:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002830:	f240 2101 	movw	r1, #513	; 0x201
 8002834:	4618      	mov	r0, r3
 8002836:	f7fe ffad 	bl	8001794 <LOG_REPORT>
				  cmd_type = commandRead(temp, &id_command, &duty_cmd);
 800283a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 800283e:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 8002842:	f507 7132 	add.w	r1, r7, #712	; 0x2c8
 8002846:	4618      	mov	r0, r3
 8002848:	f7fe fbae 	bl	8000fa8 <commandRead>
 800284c:	4603      	mov	r3, r0
 800284e:	f887 32db 	strb.w	r3, [r7, #731]	; 0x2db
				  memset(detail, 0, sizeof(detail));
 8002852:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002856:	2287      	movs	r2, #135	; 0x87
 8002858:	2100      	movs	r1, #0
 800285a:	4618      	mov	r0, r3
 800285c:	f010 faec 	bl	8012e38 <memset>
				  rpd_type = commandReply(cmd_type, duty_cmd, detail);
 8002860:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
 8002864:	f897 52db 	ldrb.w	r5, [r7, #731]	; 0x2db
 8002868:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800286c:	9340      	str	r3, [sp, #256]	; 0x100
 800286e:	4668      	mov	r0, sp
 8002870:	f104 0308 	add.w	r3, r4, #8
 8002874:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002878:	4619      	mov	r1, r3
 800287a:	f010 fab9 	bl	8012df0 <memcpy>
 800287e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002882:	4628      	mov	r0, r5
 8002884:	f7fe fe0a 	bl	800149c <commandReply>
 8002888:	4603      	mov	r3, r0
 800288a:	f887 32da 	strb.w	r3, [r7, #730]	; 0x2da

				  if ( RPD_DUTY == rpd_type) {
 800288e:	f897 32da 	ldrb.w	r3, [r7, #730]	; 0x2da
 8002892:	2b09      	cmp	r3, #9
 8002894:	d128      	bne.n	80028e8 <Start_USB_RX_Task+0x17c>
					  no_duty++;
 8002896:	f8d7 32f0 	ldr.w	r3, [r7, #752]	; 0x2f0
 800289a:	3301      	adds	r3, #1
 800289c:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
					  DUTY_Command_TypeDef *dataMail;
					  dataMail = NULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
					  // Wait allocate
					  while (dataMail == NULL) {
 80028a6:	e008      	b.n	80028ba <Start_USB_RX_Task+0x14e>
						  dataMail = osMailAlloc(commandMailHandle, osWaitForever);
 80028a8:	4b31      	ldr	r3, [pc, #196]	; (8002970 <Start_USB_RX_Task+0x204>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f04f 31ff 	mov.w	r1, #4294967295
 80028b0:	4618      	mov	r0, r3
 80028b2:	f00c fe9d 	bl	800f5f0 <osMailAlloc>
 80028b6:	f8c7 02ec 	str.w	r0, [r7, #748]	; 0x2ec
					  while (dataMail == NULL) {
 80028ba:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f2      	beq.n	80028a8 <Start_USB_RX_Task+0x13c>
					  }
					  memcpy( dataMail, &duty_cmd, sizeof(DUTY_Command_TypeDef));
 80028c2:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80028c6:	f44f 7284 	mov.w	r2, #264	; 0x108
 80028ca:	4619      	mov	r1, r3
 80028cc:	f8d7 02ec 	ldr.w	r0, [r7, #748]	; 0x2ec
 80028d0:	f010 fa8e 	bl	8012df0 <memcpy>
					  osStatus result;
					  result = osMailPut(commandMailHandle, dataMail);
 80028d4:	4b26      	ldr	r3, [pc, #152]	; (8002970 <Start_USB_RX_Task+0x204>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f8d7 12ec 	ldr.w	r1, [r7, #748]	; 0x2ec
 80028dc:	4618      	mov	r0, r3
 80028de:	f00c fe9d 	bl	800f61c <osMailPut>
 80028e2:	f8c7 02cc 	str.w	r0, [r7, #716]	; 0x2cc
 80028e6:	e03d      	b.n	8002964 <Start_USB_RX_Task+0x1f8>
					  if (osOK == result) {
						  //LOG_REPORT("DUTY SEND", __LINE__);
					  }

				  } else {
					  no_other++;
 80028e8:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 80028ec:	3301      	adds	r3, #1
 80028ee:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
					  memset(respond, 0, sizeof(respond));
 80028f2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028f6:	2291      	movs	r2, #145	; 0x91
 80028f8:	2100      	movs	r1, #0
 80028fa:	4618      	mov	r0, r3
 80028fc:	f010 fa9c 	bl	8012e38 <memset>
					  memset(message, 0, sizeof(message));
 8002900:	f107 030c 	add.w	r3, r7, #12
 8002904:	2296      	movs	r2, #150	; 0x96
 8002906:	2100      	movs	r1, #0
 8002908:	4618      	mov	r0, r3
 800290a:	f010 fa95 	bl	8012e38 <memset>
					  respond_lenght	= commandRespond(rpd_type, id_command,
 800290e:	f8d7 12c8 	ldr.w	r1, [r7, #712]	; 0x2c8
 8002912:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002916:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800291a:	f897 02da 	ldrb.w	r0, [r7, #730]	; 0x2da
 800291e:	f7fe fee9 	bl	80016f4 <commandRespond>
 8002922:	f8c7 02d4 	str.w	r0, [r7, #724]	; 0x2d4
							  	  	  	  (char *)detail,
										  (char *)respond);
					  message_lenght	= packPayload(respond, message, respond_lenght);
 8002926:	f107 010c 	add.w	r1, r7, #12
 800292a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800292e:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff fa20 	bl	8001d78 <packPayload>
 8002938:	f8c7 02d0 	str.w	r0, [r7, #720]	; 0x2d0
					  // Mutex
					  osMutexWait(usbTxMutexHandle, osWaitForever);
 800293c:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <Start_USB_RX_Task+0x208>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f04f 31ff 	mov.w	r1, #4294967295
 8002944:	4618      	mov	r0, r3
 8002946:	f00c fc77 	bl	800f238 <osMutexWait>
					  ringBuff_PushArray(&cmd_tx_ringbuff, message, message_lenght);
 800294a:	f107 030c 	add.w	r3, r7, #12
 800294e:	f8d7 22d0 	ldr.w	r2, [r7, #720]	; 0x2d0
 8002952:	4619      	mov	r1, r3
 8002954:	4808      	ldr	r0, [pc, #32]	; (8002978 <Start_USB_RX_Task+0x20c>)
 8002956:	f000 fdc2 	bl	80034de <ringBuff_PushArray>
					  osMutexRelease(usbTxMutexHandle);
 800295a:	4b06      	ldr	r3, [pc, #24]	; (8002974 <Start_USB_RX_Task+0x208>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f00c fcb8 	bl	800f2d4 <osMutexRelease>
 8002964:	46b5      	mov	sp, r6
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 8002966:	e70d      	b.n	8002784 <Start_USB_RX_Task+0x18>
 8002968:	20000054 	.word	0x20000054
 800296c:	08018e3c 	.word	0x08018e3c
 8002970:	200052e4 	.word	0x200052e4
 8002974:	200052e0 	.word	0x200052e0
 8002978:	20000460 	.word	0x20000460

0800297c <FSMC_Write>:
/* Includes ------------------------------------------------------------------*/
#include "fsmc.h"

/* USER CODE BEGIN 0 */
void FSMC_Write(uint32_t ui_address, uint32_t ui_data)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
	*(volatile uint16_t *)ui_address = ui_data;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	b292      	uxth	r2, r2
 800298c:	801a      	strh	r2, [r3, #0]
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
	...

0800299c <MX_FSMC_Init>:

NOR_HandleTypeDef hnor1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	60da      	str	r2, [r3, #12]
 80029ae:	611a      	str	r2, [r3, #16]
 80029b0:	615a      	str	r2, [r3, #20]
 80029b2:	619a      	str	r2, [r3, #24]

  /** Perform the NOR1 memory initialization sequence
  */
  hnor1.Instance = FSMC_NORSRAM_DEVICE;
 80029b4:	4b27      	ldr	r3, [pc, #156]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029b6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80029ba:	601a      	str	r2, [r3, #0]
  hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80029bc:	4b25      	ldr	r3, [pc, #148]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029be:	4a26      	ldr	r2, [pc, #152]	; (8002a58 <MX_FSMC_Init+0xbc>)
 80029c0:	605a      	str	r2, [r3, #4]
  /* hnor1.Init */
  hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80029c2:	4b24      	ldr	r3, [pc, #144]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	609a      	str	r2, [r3, #8]
  hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 80029c8:	4b22      	ldr	r3, [pc, #136]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029ca:	2202      	movs	r2, #2
 80029cc:	60da      	str	r2, [r3, #12]
  hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 80029ce:	4b21      	ldr	r3, [pc, #132]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029d0:	2208      	movs	r2, #8
 80029d2:	611a      	str	r2, [r3, #16]
  hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80029d4:	4b1f      	ldr	r3, [pc, #124]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029d6:	2210      	movs	r2, #16
 80029d8:	615a      	str	r2, [r3, #20]
  hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80029da:	4b1e      	ldr	r3, [pc, #120]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029dc:	2200      	movs	r2, #0
 80029de:	619a      	str	r2, [r3, #24]
  hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80029e0:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	61da      	str	r2, [r3, #28]
  hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80029e6:	4b1b      	ldr	r3, [pc, #108]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	621a      	str	r2, [r3, #32]
  hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80029ec:	4b19      	ldr	r3, [pc, #100]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	625a      	str	r2, [r3, #36]	; 0x24
  hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80029f2:	4b18      	ldr	r3, [pc, #96]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029f8:	629a      	str	r2, [r3, #40]	; 0x28
  hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80029fa:	4b16      	ldr	r3, [pc, #88]	; (8002a54 <MX_FSMC_Init+0xb8>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8002a00:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <MX_FSMC_Init+0xb8>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	631a      	str	r2, [r3, #48]	; 0x30
  hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002a06:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <MX_FSMC_Init+0xb8>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	635a      	str	r2, [r3, #52]	; 0x34
  hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002a0c:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <MX_FSMC_Init+0xb8>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38
  hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <MX_FSMC_Init+0xb8>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8002a18:	230f      	movs	r3, #15
 8002a1a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8002a1c:	230f      	movs	r3, #15
 8002a1e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8002a20:	23ff      	movs	r3, #255	; 0xff
 8002a22:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8002a24:	230f      	movs	r3, #15
 8002a26:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8002a28:	2310      	movs	r3, #16
 8002a2a:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8002a2c:	2311      	movs	r3, #17
 8002a2e:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 8002a34:	1d3b      	adds	r3, r7, #4
 8002a36:	2200      	movs	r2, #0
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4806      	ldr	r0, [pc, #24]	; (8002a54 <MX_FSMC_Init+0xb8>)
 8002a3c:	f006 fbba 	bl	80091b4 <HAL_NOR_Init>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8002a46:	f000 fcd3 	bl	80033f0 <Error_Handler>
  }

}
 8002a4a:	bf00      	nop
 8002a4c:	3720      	adds	r7, #32
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200052ec 	.word	0x200052ec
 8002a58:	a0000104 	.word	0xa0000104

08002a5c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a62:	1d3b      	adds	r3, r7, #4
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8002a70:	4b24      	ldr	r3, [pc, #144]	; (8002b04 <HAL_FSMC_MspInit+0xa8>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d140      	bne.n	8002afa <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 8002a78:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <HAL_FSMC_MspInit+0xa8>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	603b      	str	r3, [r7, #0]
 8002a82:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <HAL_FSMC_MspInit+0xac>)
 8002a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a86:	4a20      	ldr	r2, [pc, #128]	; (8002b08 <HAL_FSMC_MspInit+0xac>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6393      	str	r3, [r2, #56]	; 0x38
 8002a8e:	4b1e      	ldr	r3, [pc, #120]	; (8002b08 <HAL_FSMC_MspInit+0xac>)
 8002a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	603b      	str	r3, [r7, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002a9a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002a9e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002aac:	230c      	movs	r3, #12
 8002aae:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4815      	ldr	r0, [pc, #84]	; (8002b0c <HAL_FSMC_MspInit+0xb0>)
 8002ab6:	f006 f9c9 	bl	8008e4c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8002aba:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8002abe:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002acc:	230c      	movs	r3, #12
 8002ace:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ad0:	1d3b      	adds	r3, r7, #4
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	480e      	ldr	r0, [pc, #56]	; (8002b10 <HAL_FSMC_MspInit+0xb4>)
 8002ad6:	f006 f9b9 	bl	8008e4c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ada:	2380      	movs	r3, #128	; 0x80
 8002adc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002aea:	230c      	movs	r3, #12
 8002aec:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aee:	1d3b      	adds	r3, r7, #4
 8002af0:	4619      	mov	r1, r3
 8002af2:	4808      	ldr	r0, [pc, #32]	; (8002b14 <HAL_FSMC_MspInit+0xb8>)
 8002af4:	f006 f9aa 	bl	8008e4c <HAL_GPIO_Init>
 8002af8:	e000      	b.n	8002afc <HAL_FSMC_MspInit+0xa0>
    return;
 8002afa:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	20001478 	.word	0x20001478
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40020c00 	.word	0x40020c00
 8002b14:	40020400 	.word	0x40020400

08002b18 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
 8002b20:	f7ff ff9c 	bl	8002a5c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08a      	sub	sp, #40	; 0x28
 8002b30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b32:	f107 0314 	add.w	r3, r7, #20
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	605a      	str	r2, [r3, #4]
 8002b3c:	609a      	str	r2, [r3, #8]
 8002b3e:	60da      	str	r2, [r3, #12]
 8002b40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	4b43      	ldr	r3, [pc, #268]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	4a42      	ldr	r2, [pc, #264]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b50:	6313      	str	r3, [r2, #48]	; 0x30
 8002b52:	4b40      	ldr	r3, [pc, #256]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	4b3c      	ldr	r3, [pc, #240]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	4a3b      	ldr	r2, [pc, #236]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6e:	4b39      	ldr	r3, [pc, #228]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	4b35      	ldr	r3, [pc, #212]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	4a34      	ldr	r2, [pc, #208]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b84:	f043 0310 	orr.w	r3, r3, #16
 8002b88:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8a:	4b32      	ldr	r3, [pc, #200]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	4b2e      	ldr	r3, [pc, #184]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	4a2d      	ldr	r2, [pc, #180]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002ba0:	f043 0302 	orr.w	r3, r3, #2
 8002ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba6:	4b2b      	ldr	r3, [pc, #172]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	607b      	str	r3, [r7, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	603b      	str	r3, [r7, #0]
 8002bb6:	4b27      	ldr	r3, [pc, #156]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bba:	4a26      	ldr	r2, [pc, #152]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002bbc:	f043 0308 	orr.w	r3, r3, #8
 8002bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc2:	4b24      	ldr	r3, [pc, #144]	; (8002c54 <MX_GPIO_Init+0x128>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin, GPIO_PIN_RESET);
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f44f 6141 	mov.w	r1, #3088	; 0xc10
 8002bd4:	4820      	ldr	r0, [pc, #128]	; (8002c58 <MX_GPIO_Init+0x12c>)
 8002bd6:	f006 fad3 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENCODER_RESET_Pin|PULSE_WRITE_Pin|STOP_Pin, GPIO_PIN_RESET);
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
 8002be0:	481e      	ldr	r0, [pc, #120]	; (8002c5c <MX_GPIO_Init+0x130>)
 8002be2:	f006 facd 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 8002be6:	2200      	movs	r2, #0
 8002be8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002bec:	481c      	ldr	r0, [pc, #112]	; (8002c60 <MX_GPIO_Init+0x134>)
 8002bee:	f006 fac7 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin;
 8002bf2:	f44f 6341 	mov.w	r3, #3088	; 0xc10
 8002bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c00:	2300      	movs	r3, #0
 8002c02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c04:	f107 0314 	add.w	r3, r7, #20
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4813      	ldr	r0, [pc, #76]	; (8002c58 <MX_GPIO_Init+0x12c>)
 8002c0c:	f006 f91e 	bl	8008e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ENCODER_RESET_Pin|PULSE_WRITE_Pin|STOP_Pin;
 8002c10:	f44f 53c2 	mov.w	r3, #6208	; 0x1840
 8002c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c16:	2301      	movs	r3, #1
 8002c18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	4619      	mov	r1, r3
 8002c28:	480c      	ldr	r0, [pc, #48]	; (8002c5c <MX_GPIO_Init+0x130>)
 8002c2a:	f006 f90f 	bl	8008e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin;
 8002c2e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002c32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c34:	2301      	movs	r3, #1
 8002c36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c40:	f107 0314 	add.w	r3, r7, #20
 8002c44:	4619      	mov	r1, r3
 8002c46:	4806      	ldr	r0, [pc, #24]	; (8002c60 <MX_GPIO_Init+0x134>)
 8002c48:	f006 f900 	bl	8008e4c <HAL_GPIO_Init>

}
 8002c4c:	bf00      	nop
 8002c4e:	3728      	adds	r7, #40	; 0x28
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40020400 	.word	0x40020400
 8002c5c:	40020c00 	.word	0x40020c00
 8002c60:	40020000 	.word	0x40020000
 8002c64:	00000000 	.word	0x00000000

08002c68 <kinematicForward>:
#include "kinematic.h"
#include "common_def.h"
#include "math.h"
#include "system_params.h"

uint8_t		kinematicForward(SCARA_PositionTypeDef *pnt) {
 8002c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c6a:	b08b      	sub	sp, #44	; 0x2c
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	double x, y, z, roll;

	x =   a1*cos(pnt->Theta1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8002c76:	eeb0 0a47 	vmov.f32	s0, s14
 8002c7a:	eef0 0a67 	vmov.f32	s1, s15
 8002c7e:	f014 fae7 	bl	8017250 <cos>
 8002c82:	ec51 0b10 	vmov	r0, r1, d0
 8002c86:	a38c      	add	r3, pc, #560	; (adr r3, 8002eb8 <kinematicForward+0x250>)
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f7fd fcc4 	bl	8000618 <__aeabi_dmul>
 8002c90:	4603      	mov	r3, r0
 8002c92:	460c      	mov	r4, r1
 8002c94:	461d      	mov	r5, r3
 8002c96:	4626      	mov	r6, r4
		+ a2*cos(pnt->Theta1 + pnt->Theta2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4623      	mov	r3, r4
 8002ca8:	f7fd fb00 	bl	80002ac <__adddf3>
 8002cac:	4603      	mov	r3, r0
 8002cae:	460c      	mov	r4, r1
 8002cb0:	ec44 3b17 	vmov	d7, r3, r4
 8002cb4:	eeb0 0a47 	vmov.f32	s0, s14
 8002cb8:	eef0 0a67 	vmov.f32	s1, s15
 8002cbc:	f014 fac8 	bl	8017250 <cos>
 8002cc0:	ec51 0b10 	vmov	r0, r1, d0
 8002cc4:	f04f 0200 	mov.w	r2, #0
 8002cc8:	4b7f      	ldr	r3, [pc, #508]	; (8002ec8 <kinematicForward+0x260>)
 8002cca:	f7fd fca5 	bl	8000618 <__aeabi_dmul>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	460c      	mov	r4, r1
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	4623      	mov	r3, r4
 8002cd6:	4628      	mov	r0, r5
 8002cd8:	4631      	mov	r1, r6
 8002cda:	f7fd fae7 	bl	80002ac <__adddf3>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	460c      	mov	r4, r1
 8002ce2:	461d      	mov	r5, r3
 8002ce4:	4626      	mov	r6, r4
		+ a4*cos(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4623      	mov	r3, r4
 8002cf6:	f7fd fad9 	bl	80002ac <__adddf3>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	460c      	mov	r4, r1
 8002cfe:	4618      	mov	r0, r3
 8002d00:	4621      	mov	r1, r4
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4623      	mov	r3, r4
 8002d0c:	f7fd facc 	bl	80002a8 <__aeabi_dsub>
 8002d10:	4603      	mov	r3, r0
 8002d12:	460c      	mov	r4, r1
 8002d14:	ec44 3b17 	vmov	d7, r3, r4
 8002d18:	eeb0 0a47 	vmov.f32	s0, s14
 8002d1c:	eef0 0a67 	vmov.f32	s1, s15
 8002d20:	f014 fa96 	bl	8017250 <cos>
 8002d24:	ec51 0b10 	vmov	r0, r1, d0
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	4b67      	ldr	r3, [pc, #412]	; (8002ecc <kinematicForward+0x264>)
 8002d2e:	f7fd fc73 	bl	8000618 <__aeabi_dmul>
 8002d32:	4603      	mov	r3, r0
 8002d34:	460c      	mov	r4, r1
	x =   a1*cos(pnt->Theta1)
 8002d36:	461a      	mov	r2, r3
 8002d38:	4623      	mov	r3, r4
 8002d3a:	4628      	mov	r0, r5
 8002d3c:	4631      	mov	r1, r6
 8002d3e:	f7fd fab5 	bl	80002ac <__adddf3>
 8002d42:	4603      	mov	r3, r0
 8002d44:	460c      	mov	r4, r1
 8002d46:	e9c7 3408 	strd	r3, r4, [r7, #32]
	y =   a1*sin(pnt->Theta1)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8002d50:	eeb0 0a47 	vmov.f32	s0, s14
 8002d54:	eef0 0a67 	vmov.f32	s1, s15
 8002d58:	f014 fb0a 	bl	8017370 <sin>
 8002d5c:	ec51 0b10 	vmov	r0, r1, d0
 8002d60:	a355      	add	r3, pc, #340	; (adr r3, 8002eb8 <kinematicForward+0x250>)
 8002d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d66:	f7fd fc57 	bl	8000618 <__aeabi_dmul>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	460c      	mov	r4, r1
 8002d6e:	461d      	mov	r5, r3
 8002d70:	4626      	mov	r6, r4
		+ a2*sin(pnt->Theta1 + pnt->Theta2)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4623      	mov	r3, r4
 8002d82:	f7fd fa93 	bl	80002ac <__adddf3>
 8002d86:	4603      	mov	r3, r0
 8002d88:	460c      	mov	r4, r1
 8002d8a:	ec44 3b17 	vmov	d7, r3, r4
 8002d8e:	eeb0 0a47 	vmov.f32	s0, s14
 8002d92:	eef0 0a67 	vmov.f32	s1, s15
 8002d96:	f014 faeb 	bl	8017370 <sin>
 8002d9a:	ec51 0b10 	vmov	r0, r1, d0
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	4b49      	ldr	r3, [pc, #292]	; (8002ec8 <kinematicForward+0x260>)
 8002da4:	f7fd fc38 	bl	8000618 <__aeabi_dmul>
 8002da8:	4603      	mov	r3, r0
 8002daa:	460c      	mov	r4, r1
 8002dac:	461a      	mov	r2, r3
 8002dae:	4623      	mov	r3, r4
 8002db0:	4628      	mov	r0, r5
 8002db2:	4631      	mov	r1, r6
 8002db4:	f7fd fa7a 	bl	80002ac <__adddf3>
 8002db8:	4603      	mov	r3, r0
 8002dba:	460c      	mov	r4, r1
 8002dbc:	461d      	mov	r5, r3
 8002dbe:	4626      	mov	r6, r4
		+ a4*sin(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4623      	mov	r3, r4
 8002dd0:	f7fd fa6c 	bl	80002ac <__adddf3>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	460c      	mov	r4, r1
 8002dd8:	4618      	mov	r0, r3
 8002dda:	4621      	mov	r1, r4
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002de2:	461a      	mov	r2, r3
 8002de4:	4623      	mov	r3, r4
 8002de6:	f7fd fa5f 	bl	80002a8 <__aeabi_dsub>
 8002dea:	4603      	mov	r3, r0
 8002dec:	460c      	mov	r4, r1
 8002dee:	ec44 3b17 	vmov	d7, r3, r4
 8002df2:	eeb0 0a47 	vmov.f32	s0, s14
 8002df6:	eef0 0a67 	vmov.f32	s1, s15
 8002dfa:	f014 fab9 	bl	8017370 <sin>
 8002dfe:	ec51 0b10 	vmov	r0, r1, d0
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	4b31      	ldr	r3, [pc, #196]	; (8002ecc <kinematicForward+0x264>)
 8002e08:	f7fd fc06 	bl	8000618 <__aeabi_dmul>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	460c      	mov	r4, r1
	y =   a1*sin(pnt->Theta1)
 8002e10:	461a      	mov	r2, r3
 8002e12:	4623      	mov	r3, r4
 8002e14:	4628      	mov	r0, r5
 8002e16:	4631      	mov	r1, r6
 8002e18:	f7fd fa48 	bl	80002ac <__adddf3>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	460c      	mov	r4, r1
 8002e20:	e9c7 3406 	strd	r3, r4, [r7, #24]
	z =   d1 - pnt->D3 - d4;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	4623      	mov	r3, r4
 8002e2e:	a124      	add	r1, pc, #144	; (adr r1, 8002ec0 <kinematicForward+0x258>)
 8002e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e34:	f7fd fa38 	bl	80002a8 <__aeabi_dsub>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	460c      	mov	r4, r1
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	4621      	mov	r1, r4
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	4b22      	ldr	r3, [pc, #136]	; (8002ed0 <kinematicForward+0x268>)
 8002e46:	f7fd fa2f 	bl	80002a8 <__aeabi_dsub>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	460c      	mov	r4, r1
 8002e4e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	roll = pnt->Theta1 + pnt->Theta2 - pnt->Theta4;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4623      	mov	r3, r4
 8002e62:	f7fd fa23 	bl	80002ac <__adddf3>
 8002e66:	4603      	mov	r3, r0
 8002e68:	460c      	mov	r4, r1
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002e74:	461a      	mov	r2, r3
 8002e76:	4623      	mov	r3, r4
 8002e78:	f7fd fa16 	bl	80002a8 <__aeabi_dsub>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	460c      	mov	r4, r1
 8002e80:	e9c7 3402 	strd	r3, r4, [r7, #8]

	pnt->x = x;
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002e8a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pnt->y = y;
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002e94:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	pnt->z = z;
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002e9e:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	pnt->roll = roll;
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002ea8:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

	return TRUE;
 8002eac:	2301      	movs	r3, #1
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	372c      	adds	r7, #44	; 0x2c
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	00000000 	.word	0x00000000
 8002ebc:	4068a000 	.word	0x4068a000
 8002ec0:	00000000 	.word	0x00000000
 8002ec4:	406a6000 	.word	0x406a6000
 8002ec8:	40640000 	.word	0x40640000
 8002ecc:	403e0000 	.word	0x403e0000
 8002ed0:	40534000 	.word	0x40534000
 8002ed4:	00000000 	.word	0x00000000

08002ed8 <kinematicInverse>:

uint8_t		kinematicInverse(SCARA_PositionTypeDef *pnt, SCARA_PositionTypeDef current) {
 8002ed8:	b082      	sub	sp, #8
 8002eda:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ede:	b0a0      	sub	sp, #128	; 0x80
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002ee8:	e881 000c 	stmia.w	r1, {r2, r3}
	double theta1, theta2, theta2_positive, theta2_negative, d3, theta4 , pWx, pWy;
	double s1, c1, s2, s2_positive, s2_negative, c2 , temp;

	d3  = d1 - d4 - pnt->z;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002ef2:	a174      	add	r1, pc, #464	; (adr r1, 80030c4 <kinematicInverse+0x1ec>)
 8002ef4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002ef8:	f7fd f9d6 	bl	80002a8 <__aeabi_dsub>
 8002efc:	4602      	mov	r2, r0
 8002efe:	460b      	mov	r3, r1
 8002f00:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pWx = pnt->x - a4*cos(pnt->roll);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	e9d3 ab0a 	ldrd	sl, fp, [r3, #40]	; 0x28
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002f10:	eeb0 0a47 	vmov.f32	s0, s14
 8002f14:	eef0 0a67 	vmov.f32	s1, s15
 8002f18:	f014 f99a 	bl	8017250 <cos>
 8002f1c:	ec51 0b10 	vmov	r0, r1, d0
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	4b64      	ldr	r3, [pc, #400]	; (80030b8 <kinematicInverse+0x1e0>)
 8002f26:	f7fd fb77 	bl	8000618 <__aeabi_dmul>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4650      	mov	r0, sl
 8002f30:	4659      	mov	r1, fp
 8002f32:	f7fd f9b9 	bl	80002a8 <__aeabi_dsub>
 8002f36:	4602      	mov	r2, r0
 8002f38:	460b      	mov	r3, r1
 8002f3a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	pWy = pnt->y - a4*sin(pnt->roll);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	e9d3 ab0c 	ldrd	sl, fp, [r3, #48]	; 0x30
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002f4a:	eeb0 0a47 	vmov.f32	s0, s14
 8002f4e:	eef0 0a67 	vmov.f32	s1, s15
 8002f52:	f014 fa0d 	bl	8017370 <sin>
 8002f56:	ec51 0b10 	vmov	r0, r1, d0
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	4b56      	ldr	r3, [pc, #344]	; (80030b8 <kinematicInverse+0x1e0>)
 8002f60:	f7fd fb5a 	bl	8000618 <__aeabi_dmul>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4650      	mov	r0, sl
 8002f6a:	4659      	mov	r1, fp
 8002f6c:	f7fd f99c 	bl	80002a8 <__aeabi_dsub>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	c2  = (pWx*pWx + pWy*pWy - a1*a1 - a2*a2) / (2*a1*a2);
 8002f78:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002f7c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002f80:	f7fd fb4a 	bl	8000618 <__aeabi_dmul>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4692      	mov	sl, r2
 8002f8a:	469b      	mov	fp, r3
 8002f8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f90:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002f94:	f7fd fb40 	bl	8000618 <__aeabi_dmul>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	4650      	mov	r0, sl
 8002f9e:	4659      	mov	r1, fp
 8002fa0:	f7fd f984 	bl	80002ac <__adddf3>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	a33e      	add	r3, pc, #248	; (adr r3, 80030a8 <kinematicInverse+0x1d0>)
 8002fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb2:	f7fd f979 	bl	80002a8 <__aeabi_dsub>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4610      	mov	r0, r2
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	4b3e      	ldr	r3, [pc, #248]	; (80030bc <kinematicInverse+0x1e4>)
 8002fc4:	f7fd f970 	bl	80002a8 <__aeabi_dsub>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4610      	mov	r0, r2
 8002fce:	4619      	mov	r1, r3
 8002fd0:	a337      	add	r3, pc, #220	; (adr r3, 80030b0 <kinematicInverse+0x1d8>)
 8002fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd6:	f7fd fc49 	bl	800086c <__aeabi_ddiv>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	temp = 1 - c2*c2;
 8002fe2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002fe6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002fea:	f7fd fb15 	bl	8000618 <__aeabi_dmul>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	f04f 0000 	mov.w	r0, #0
 8002ff6:	4932      	ldr	r1, [pc, #200]	; (80030c0 <kinematicInverse+0x1e8>)
 8002ff8:	f7fd f956 	bl	80002a8 <__aeabi_dsub>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if ( temp < 0 ) {
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003010:	f7fd fd74 	bl	8000afc <__aeabi_dcmplt>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <kinematicInverse+0x146>
		return FALSE;
 800301a:	2300      	movs	r3, #0
 800301c:	e149      	b.n	80032b2 <kinematicInverse+0x3da>
	}
	s2_positive  = sqrt(temp); // Note that there are 2 solution: elbow up & elbow down
 800301e:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8003022:	f014 fa2f 	bl	8017484 <sqrt>
 8003026:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	s2_negative	 = -s2_positive;
 800302a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800302c:	63bb      	str	r3, [r7, #56]	; 0x38
 800302e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003030:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003034:	63fb      	str	r3, [r7, #60]	; 0x3c

	theta2_positive = atan2(s2_positive,c2);
 8003036:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 800303a:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800303e:	f014 fa1f 	bl	8017480 <atan2>
 8003042:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	theta2_negative = atan2(s2_negative,c2);
 8003046:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 800304a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800304e:	f014 fa17 	bl	8017480 <atan2>
 8003052:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	// Choose relevant situation : nearest
	if ( fabs( theta2_positive - current.Theta2) <= fabs( theta2_negative - current.Theta2)) {
 8003056:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 800305a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800305e:	f7fd f923 	bl	80002a8 <__aeabi_dsub>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4614      	mov	r4, r2
 8003068:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800306c:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8003070:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003074:	f7fd f918 	bl	80002a8 <__aeabi_dsub>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	4690      	mov	r8, r2
 800307e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8003082:	4642      	mov	r2, r8
 8003084:	464b      	mov	r3, r9
 8003086:	4620      	mov	r0, r4
 8003088:	4629      	mov	r1, r5
 800308a:	f7fd fd41 	bl	8000b10 <__aeabi_dcmple>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d01b      	beq.n	80030cc <kinematicInverse+0x1f4>
		s2 		= s2_positive;
 8003094:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003098:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_positive;
 800309c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80030a0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80030a4:	e01a      	b.n	80030dc <kinematicInverse+0x204>
 80030a6:	bf00      	nop
 80030a8:	00000000 	.word	0x00000000
 80030ac:	40e2f320 	.word	0x40e2f320
 80030b0:	00000000 	.word	0x00000000
 80030b4:	40eec800 	.word	0x40eec800
 80030b8:	403e0000 	.word	0x403e0000
 80030bc:	40d90000 	.word	0x40d90000
 80030c0:	3ff00000 	.word	0x3ff00000
 80030c4:	00000000 	.word	0x00000000
 80030c8:	4060c000 	.word	0x4060c000
	} else {
		s2 		= s2_negative;
 80030cc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80030d0:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_negative;
 80030d4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80030d8:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	}

	s1 = ((a1 + a2*c2)*pWy - a2*s2*pWx) / (pWx*pWx + pWy*pWy);
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	4b79      	ldr	r3, [pc, #484]	; (80032c8 <kinematicInverse+0x3f0>)
 80030e2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80030e6:	f7fd fa97 	bl	8000618 <__aeabi_dmul>
 80030ea:	4603      	mov	r3, r0
 80030ec:	460c      	mov	r4, r1
 80030ee:	4618      	mov	r0, r3
 80030f0:	4621      	mov	r1, r4
 80030f2:	a373      	add	r3, pc, #460	; (adr r3, 80032c0 <kinematicInverse+0x3e8>)
 80030f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f8:	f7fd f8d8 	bl	80002ac <__adddf3>
 80030fc:	4603      	mov	r3, r0
 80030fe:	460c      	mov	r4, r1
 8003100:	4618      	mov	r0, r3
 8003102:	4621      	mov	r1, r4
 8003104:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003108:	f7fd fa86 	bl	8000618 <__aeabi_dmul>
 800310c:	4603      	mov	r3, r0
 800310e:	460c      	mov	r4, r1
 8003110:	4625      	mov	r5, r4
 8003112:	461c      	mov	r4, r3
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	4b6b      	ldr	r3, [pc, #428]	; (80032c8 <kinematicInverse+0x3f0>)
 800311a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800311e:	f7fd fa7b 	bl	8000618 <__aeabi_dmul>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4610      	mov	r0, r2
 8003128:	4619      	mov	r1, r3
 800312a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800312e:	f7fd fa73 	bl	8000618 <__aeabi_dmul>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4620      	mov	r0, r4
 8003138:	4629      	mov	r1, r5
 800313a:	f7fd f8b5 	bl	80002a8 <__aeabi_dsub>
 800313e:	4603      	mov	r3, r0
 8003140:	460c      	mov	r4, r1
 8003142:	4625      	mov	r5, r4
 8003144:	461c      	mov	r4, r3
 8003146:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800314a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800314e:	f7fd fa63 	bl	8000618 <__aeabi_dmul>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4690      	mov	r8, r2
 8003158:	4699      	mov	r9, r3
 800315a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800315e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003162:	f7fd fa59 	bl	8000618 <__aeabi_dmul>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	4640      	mov	r0, r8
 800316c:	4649      	mov	r1, r9
 800316e:	f7fd f89d 	bl	80002ac <__adddf3>
 8003172:	4602      	mov	r2, r0
 8003174:	460b      	mov	r3, r1
 8003176:	4620      	mov	r0, r4
 8003178:	4629      	mov	r1, r5
 800317a:	f7fd fb77 	bl	800086c <__aeabi_ddiv>
 800317e:	4603      	mov	r3, r0
 8003180:	460c      	mov	r4, r1
 8003182:	e9c7 3408 	strd	r3, r4, [r7, #32]
	c1 = ((a1 + a2*c2)*pWx + a2*s2*pWy) / (pWx*pWx + pWy*pWy);
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	4b4f      	ldr	r3, [pc, #316]	; (80032c8 <kinematicInverse+0x3f0>)
 800318c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003190:	f7fd fa42 	bl	8000618 <__aeabi_dmul>
 8003194:	4603      	mov	r3, r0
 8003196:	460c      	mov	r4, r1
 8003198:	4618      	mov	r0, r3
 800319a:	4621      	mov	r1, r4
 800319c:	a348      	add	r3, pc, #288	; (adr r3, 80032c0 <kinematicInverse+0x3e8>)
 800319e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a2:	f7fd f883 	bl	80002ac <__adddf3>
 80031a6:	4603      	mov	r3, r0
 80031a8:	460c      	mov	r4, r1
 80031aa:	4618      	mov	r0, r3
 80031ac:	4621      	mov	r1, r4
 80031ae:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80031b2:	f7fd fa31 	bl	8000618 <__aeabi_dmul>
 80031b6:	4603      	mov	r3, r0
 80031b8:	460c      	mov	r4, r1
 80031ba:	4625      	mov	r5, r4
 80031bc:	461c      	mov	r4, r3
 80031be:	f04f 0200 	mov.w	r2, #0
 80031c2:	4b41      	ldr	r3, [pc, #260]	; (80032c8 <kinematicInverse+0x3f0>)
 80031c4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80031c8:	f7fd fa26 	bl	8000618 <__aeabi_dmul>
 80031cc:	4602      	mov	r2, r0
 80031ce:	460b      	mov	r3, r1
 80031d0:	4610      	mov	r0, r2
 80031d2:	4619      	mov	r1, r3
 80031d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80031d8:	f7fd fa1e 	bl	8000618 <__aeabi_dmul>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4620      	mov	r0, r4
 80031e2:	4629      	mov	r1, r5
 80031e4:	f7fd f862 	bl	80002ac <__adddf3>
 80031e8:	4603      	mov	r3, r0
 80031ea:	460c      	mov	r4, r1
 80031ec:	4625      	mov	r5, r4
 80031ee:	461c      	mov	r4, r3
 80031f0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80031f4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80031f8:	f7fd fa0e 	bl	8000618 <__aeabi_dmul>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4690      	mov	r8, r2
 8003202:	4699      	mov	r9, r3
 8003204:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003208:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800320c:	f7fd fa04 	bl	8000618 <__aeabi_dmul>
 8003210:	4602      	mov	r2, r0
 8003212:	460b      	mov	r3, r1
 8003214:	4640      	mov	r0, r8
 8003216:	4649      	mov	r1, r9
 8003218:	f7fd f848 	bl	80002ac <__adddf3>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4620      	mov	r0, r4
 8003222:	4629      	mov	r1, r5
 8003224:	f7fd fb22 	bl	800086c <__aeabi_ddiv>
 8003228:	4603      	mov	r3, r0
 800322a:	460c      	mov	r4, r1
 800322c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	theta1 = atan2(s1,c1);
 8003230:	ed97 1b06 	vldr	d1, [r7, #24]
 8003234:	ed97 0b08 	vldr	d0, [r7, #32]
 8003238:	f014 f922 	bl	8017480 <atan2>
 800323c:	ed87 0b04 	vstr	d0, [r7, #16]
 	theta4 = theta1 + theta2 - pnt->roll;
 8003240:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003244:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003248:	f7fd f830 	bl	80002ac <__adddf3>
 800324c:	4603      	mov	r3, r0
 800324e:	460c      	mov	r4, r1
 8003250:	4618      	mov	r0, r3
 8003252:	4621      	mov	r1, r4
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 800325a:	461a      	mov	r2, r3
 800325c:	4623      	mov	r3, r4
 800325e:	f7fd f823 	bl	80002a8 <__aeabi_dsub>
 8003262:	4603      	mov	r3, r0
 8003264:	460c      	mov	r4, r1
 8003266:	e9c7 3402 	strd	r3, r4, [r7, #8]

	if ( SCARA_STATUS_OK != scaraCheckWorkSpace4(theta1, theta2, d3, theta4)) {
 800326a:	ed97 3b02 	vldr	d3, [r7, #8]
 800326e:	ed97 2b1a 	vldr	d2, [r7, #104]	; 0x68
 8003272:	ed97 1b1e 	vldr	d1, [r7, #120]	; 0x78
 8003276:	ed97 0b04 	vldr	d0, [r7, #16]
 800327a:	f004 fb39 	bl	80078f0 <scaraCheckWorkSpace4>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <kinematicInverse+0x3b0>
		return FALSE; // Over workspace !!!
 8003284:	2300      	movs	r3, #0
 8003286:	e014      	b.n	80032b2 <kinematicInverse+0x3da>
	}
	pnt->Theta1 = theta1;
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800328e:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	pnt->Theta2 = theta2;
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8003298:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	pnt->D3		= d3;
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80032a2:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pnt->Theta4 = theta4;
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80032ac:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	return TRUE; // All is well
 80032b0:	2301      	movs	r3, #1
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3780      	adds	r7, #128	; 0x80
 80032b6:	46bd      	mov	sp, r7
 80032b8:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032bc:	b002      	add	sp, #8
 80032be:	4770      	bx	lr
 80032c0:	00000000 	.word	0x00000000
 80032c4:	4068a000 	.word	0x4068a000
 80032c8:	40640000 	.word	0x40640000

080032cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032d0:	f005 f8d8 	bl	8008484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032d4:	f000 f810 	bl	80032f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032d8:	f7ff fc28 	bl	8002b2c <MX_GPIO_Init>
  MX_DMA_Init();
 80032dc:	f7fe fe2c 	bl	8001f38 <MX_DMA_Init>
  MX_UART4_Init();
 80032e0:	f004 ffd2 	bl	8008288 <MX_UART4_Init>
  MX_FSMC_Init();
 80032e4:	f7ff fb5a 	bl	800299c <MX_FSMC_Init>
  MX_TIM7_Init();
 80032e8:	f004 ff70 	bl	80081cc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80032ec:	f7fe fe5e 	bl	8001fac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80032f0:	f00b fe96 	bl	800f020 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80032f4:	e7fe      	b.n	80032f4 <main+0x28>
	...

080032f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b094      	sub	sp, #80	; 0x50
 80032fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032fe:	f107 0320 	add.w	r3, r7, #32
 8003302:	2230      	movs	r2, #48	; 0x30
 8003304:	2100      	movs	r1, #0
 8003306:	4618      	mov	r0, r3
 8003308:	f00f fd96 	bl	8012e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800330c:	f107 030c 	add.w	r3, r7, #12
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800331c:	2300      	movs	r3, #0
 800331e:	60bb      	str	r3, [r7, #8]
 8003320:	4b28      	ldr	r3, [pc, #160]	; (80033c4 <SystemClock_Config+0xcc>)
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	4a27      	ldr	r2, [pc, #156]	; (80033c4 <SystemClock_Config+0xcc>)
 8003326:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800332a:	6413      	str	r3, [r2, #64]	; 0x40
 800332c:	4b25      	ldr	r3, [pc, #148]	; (80033c4 <SystemClock_Config+0xcc>)
 800332e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003338:	2300      	movs	r3, #0
 800333a:	607b      	str	r3, [r7, #4]
 800333c:	4b22      	ldr	r3, [pc, #136]	; (80033c8 <SystemClock_Config+0xd0>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a21      	ldr	r2, [pc, #132]	; (80033c8 <SystemClock_Config+0xd0>)
 8003342:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	4b1f      	ldr	r3, [pc, #124]	; (80033c8 <SystemClock_Config+0xd0>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003350:	607b      	str	r3, [r7, #4]
 8003352:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003354:	2301      	movs	r3, #1
 8003356:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003358:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800335c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800335e:	2302      	movs	r3, #2
 8003360:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003362:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003366:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003368:	2308      	movs	r3, #8
 800336a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800336c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003370:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003372:	2302      	movs	r3, #2
 8003374:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003376:	2307      	movs	r3, #7
 8003378:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800337a:	f107 0320 	add.w	r3, r7, #32
 800337e:	4618      	mov	r0, r3
 8003380:	f007 f8f8 	bl	800a574 <HAL_RCC_OscConfig>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800338a:	f000 f831 	bl	80033f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800338e:	230f      	movs	r3, #15
 8003390:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003392:	2302      	movs	r3, #2
 8003394:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003396:	2300      	movs	r3, #0
 8003398:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800339a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800339e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80033a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80033a6:	f107 030c 	add.w	r3, r7, #12
 80033aa:	2105      	movs	r1, #5
 80033ac:	4618      	mov	r0, r3
 80033ae:	f007 fb51 	bl	800aa54 <HAL_RCC_ClockConfig>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80033b8:	f000 f81a 	bl	80033f0 <Error_Handler>
  }
}
 80033bc:	bf00      	nop
 80033be:	3750      	adds	r7, #80	; 0x50
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40023800 	.word	0x40023800
 80033c8:	40007000 	.word	0x40007000

080033cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a04      	ldr	r2, [pc, #16]	; (80033ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d101      	bne.n	80033e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80033de:	f005 f873 	bl	80084c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40001000 	.word	0x40001000

080033f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80033f4:	bf00      	nop
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <ringBuff_PushChar>:
 *  data		: data to write
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PushChar(RINGBUFFER_TypeDef *ringbuff, uint8_t data) {
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
 8003406:	460b      	mov	r3, r1
 8003408:	70fb      	strb	r3, [r7, #3]
	if (ringbuff->isFull_Flag) {
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <ringBuff_PushChar+0x1a>
		return FALSE;
 8003414:	2300      	movs	r3, #0
 8003416:	e024      	b.n	8003462 <ringBuff_PushChar+0x64>
	} else {
			ringbuff->Array[ringbuff->head]	= data;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	78f9      	ldrb	r1, [r7, #3]
 8003422:	54d1      	strb	r1, [r2, r3]
			ringbuff->head					= (ringbuff->head + 1) % RINGBUFFER_SIZE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800342a:	3301      	adds	r3, #1
 800342c:	425a      	negs	r2, r3
 800342e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003432:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003436:	bf58      	it	pl
 8003438:	4253      	negpl	r3, r2
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
			if (ringbuff->head == ringbuff->tail) {
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800344c:	429a      	cmp	r2, r3
 800344e:	d103      	bne.n	8003458 <ringBuff_PushChar+0x5a>
				ringbuff->isFull_Flag = TRUE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			}
			ringbuff->isEmpty_Flag = FALSE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			return TRUE;
 8003460:	2301      	movs	r3, #1
	}
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <ringBuff_PopChar>:
 *  *ptr_data	: pointer of destination
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PopChar(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data) {
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	6039      	str	r1, [r7, #0]
	if (ringbuff->isEmpty_Flag) {
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <ringBuff_PopChar+0x18>
		return FALSE;
 8003482:	2300      	movs	r3, #0
 8003484:	e025      	b.n	80034d2 <ringBuff_PopChar+0x64>
	} else {
			*ptr_data		= ringbuff->Array[ringbuff->tail];
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	5cd2      	ldrb	r2, [r2, r3]
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	701a      	strb	r2, [r3, #0]
			ringbuff->tail	= (ringbuff->tail +1) % RINGBUFFER_SIZE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800349a:	3301      	adds	r3, #1
 800349c:	425a      	negs	r2, r3
 800349e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034a2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80034a6:	bf58      	it	pl
 80034a8:	4253      	negpl	r3, r2
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			if (ringbuff->head == ringbuff->tail) {
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80034bc:	429a      	cmp	r2, r3
 80034be:	d103      	bne.n	80034c8 <ringBuff_PopChar+0x5a>
				ringbuff->isEmpty_Flag = TRUE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			}
			ringbuff->isFull_Flag = FALSE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			return TRUE;
 80034d0:	2301      	movs	r3, #1
	}
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <ringBuff_PushArray>:
 *  *ptr_data	: pointer of source
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PushArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 80034de:	b580      	push	{r7, lr}
 80034e0:	b086      	sub	sp, #24
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	60f8      	str	r0, [r7, #12]
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	607a      	str	r2, [r7, #4]
	int16_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 80034ea:	2300      	movs	r3, #0
 80034ec:	82fb      	strh	r3, [r7, #22]
 80034ee:	e011      	b.n	8003514 <ringBuff_PushArray+0x36>
		if ( !ringBuff_PushChar(ringbuff, *(ptr_data + success_number))) {
 80034f0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	4413      	add	r3, r2
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	4619      	mov	r1, r3
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	f7ff ff7e 	bl	80033fe <ringBuff_PushChar>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00b      	beq.n	8003520 <ringBuff_PushArray+0x42>
	for (success_number = 0; success_number < len; success_number++) {
 8003508:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800350c:	b29b      	uxth	r3, r3
 800350e:	3301      	adds	r3, #1
 8003510:	b29b      	uxth	r3, r3
 8003512:	82fb      	strh	r3, [r7, #22]
 8003514:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	429a      	cmp	r2, r3
 800351c:	dce8      	bgt.n	80034f0 <ringBuff_PushArray+0x12>
 800351e:	e000      	b.n	8003522 <ringBuff_PushArray+0x44>
			break;
 8003520:	bf00      	nop
		}// stop when ring buffer FULL
	}
	return success_number;
 8003522:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <ringBuff_PopArray>:
 *  *ptr_data	: pointer of destination
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PopArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 800352e:	b580      	push	{r7, lr}
 8003530:	b086      	sub	sp, #24
 8003532:	af00      	add	r7, sp, #0
 8003534:	60f8      	str	r0, [r7, #12]
 8003536:	60b9      	str	r1, [r7, #8]
 8003538:	607a      	str	r2, [r7, #4]
	int32_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	e00c      	b.n	800355a <ringBuff_PopArray+0x2c>
		if ( !ringBuff_PopChar(ringbuff, (ptr_data + success_number))) {
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	4413      	add	r3, r2
 8003546:	4619      	mov	r1, r3
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f7ff ff90 	bl	800346e <ringBuff_PopChar>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d007      	beq.n	8003564 <ringBuff_PopArray+0x36>
	for (success_number = 0; success_number < len; success_number++) {
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	3301      	adds	r3, #1
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	429a      	cmp	r2, r3
 8003560:	dbee      	blt.n	8003540 <ringBuff_PopArray+0x12>
 8003562:	e000      	b.n	8003566 <ringBuff_PopArray+0x38>
			break;
 8003564:	bf00      	nop
		}// stop when ring buffer EMPTY
	}
	return success_number;
 8003566:	697b      	ldr	r3, [r7, #20]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3718      	adds	r7, #24
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <ringBuff_DistanceOf>:
 *  cmp_char	: compare character
 *
 *  returns:	: distance from 'tail' to 'cmp_char'
 *  			  -1 'cmp_char' could not be found.
 */
int32_t	ringBuff_DistanceOf	(RINGBUFFER_TypeDef *ringbuff, uint8_t cmp_char) {
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	460b      	mov	r3, r1
 800357a:	70fb      	strb	r3, [r7, #3]
	int32_t index;
	int32_t distance = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	613b      	str	r3, [r7, #16]

	index = ringbuff->tail;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003586:	617b      	str	r3, [r7, #20]
	if (ringbuff->isFull_Flag) {
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 800358e:	2b00      	cmp	r3, #0
 8003590:	d036      	beq.n	8003600 <ringBuff_DistanceOf+0x90>
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	e018      	b.n	80035ca <ringBuff_DistanceOf+0x5a>
				if ( cmp_char == ringbuff->Array[index]) {
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	4413      	add	r3, r2
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	78fa      	ldrb	r2, [r7, #3]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d101      	bne.n	80035aa <ringBuff_DistanceOf+0x3a>
					return distance;
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	e037      	b.n	800361a <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	3301      	adds	r3, #1
 80035ae:	613b      	str	r3, [r7, #16]
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	3301      	adds	r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3301      	adds	r3, #1
 80035ba:	425a      	negs	r2, r3
 80035bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035c0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80035c4:	bf58      	it	pl
 80035c6:	4253      	negpl	r3, r2
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035d0:	dbe2      	blt.n	8003598 <ringBuff_DistanceOf+0x28>
 80035d2:	e020      	b.n	8003616 <ringBuff_DistanceOf+0xa6>
			}

	} else {
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
				if ( cmp_char == ringbuff->Array[index]) {
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	4413      	add	r3, r2
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	78fa      	ldrb	r2, [r7, #3]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d101      	bne.n	80035e6 <ringBuff_DistanceOf+0x76>
					return distance;
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	e019      	b.n	800361a <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	3301      	adds	r3, #1
 80035ea:	613b      	str	r3, [r7, #16]
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3301      	adds	r3, #1
 80035f0:	425a      	negs	r2, r3
 80035f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035f6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80035fa:	bf58      	it	pl
 80035fc:	4253      	negpl	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	429a      	cmp	r2, r3
 800360a:	d1e3      	bne.n	80035d4 <ringBuff_DistanceOf+0x64>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0de      	beq.n	80035d4 <ringBuff_DistanceOf+0x64>
			}
	}
	return -1;
 8003616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800361a:	4618      	mov	r0, r3
 800361c:	371c      	adds	r7, #28
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <lowlayer_computeAndWritePulse>:
#include "fsmc.h"
#include "gpio.h"
#include "stdlib.h"
#include "system_params.h"

uint8_t	lowlayer_computeAndWritePulse(SCARA_PositionTypeDef current, SCARA_PositionTypeDef next) {
 8003628:	b084      	sub	sp, #16
 800362a:	b590      	push	{r4, r7, lr}
 800362c:	b089      	sub	sp, #36	; 0x24
 800362e:	af00      	add	r7, sp, #0
 8003630:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8003634:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t	current_var0, current_var1, current_var2, current_var3;
	uint16_t	next_var0, next_var1, next_var2, next_var3;
	int32_t		delta_var0, delta_var1, delta_var2, delta_var3;

	current_var0	= round((current.Theta1 - LIM_MIN_J0) / GEAR_J0);
 8003638:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800363c:	a3a0      	add	r3, pc, #640	; (adr r3, 80038c0 <lowlayer_computeAndWritePulse+0x298>)
 800363e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003642:	f7fc fe33 	bl	80002ac <__adddf3>
 8003646:	4603      	mov	r3, r0
 8003648:	460c      	mov	r4, r1
 800364a:	4618      	mov	r0, r3
 800364c:	4621      	mov	r1, r4
 800364e:	a39e      	add	r3, pc, #632	; (adr r3, 80038c8 <lowlayer_computeAndWritePulse+0x2a0>)
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f7fd f90a 	bl	800086c <__aeabi_ddiv>
 8003658:	4603      	mov	r3, r0
 800365a:	460c      	mov	r4, r1
 800365c:	ec44 3b17 	vmov	d7, r3, r4
 8003660:	eeb0 0a47 	vmov.f32	s0, s14
 8003664:	eef0 0a67 	vmov.f32	s1, s15
 8003668:	f013 fe36 	bl	80172d8 <round>
 800366c:	ec54 3b10 	vmov	r3, r4, d0
 8003670:	4618      	mov	r0, r3
 8003672:	4621      	mov	r1, r4
 8003674:	f7fd faa8 	bl	8000bc8 <__aeabi_d2uiz>
 8003678:	4603      	mov	r3, r0
 800367a:	83fb      	strh	r3, [r7, #30]
	current_var1 	= round((current.Theta2 - LIM_MIN_J1) / GEAR_J1);
 800367c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003680:	a393      	add	r3, pc, #588	; (adr r3, 80038d0 <lowlayer_computeAndWritePulse+0x2a8>)
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	f7fc fe11 	bl	80002ac <__adddf3>
 800368a:	4603      	mov	r3, r0
 800368c:	460c      	mov	r4, r1
 800368e:	4618      	mov	r0, r3
 8003690:	4621      	mov	r1, r4
 8003692:	f04f 0200 	mov.w	r2, #0
 8003696:	4b90      	ldr	r3, [pc, #576]	; (80038d8 <lowlayer_computeAndWritePulse+0x2b0>)
 8003698:	f7fd f8e8 	bl	800086c <__aeabi_ddiv>
 800369c:	4603      	mov	r3, r0
 800369e:	460c      	mov	r4, r1
 80036a0:	ec44 3b17 	vmov	d7, r3, r4
 80036a4:	eeb0 0a47 	vmov.f32	s0, s14
 80036a8:	eef0 0a67 	vmov.f32	s1, s15
 80036ac:	f013 fe14 	bl	80172d8 <round>
 80036b0:	ec54 3b10 	vmov	r3, r4, d0
 80036b4:	4618      	mov	r0, r3
 80036b6:	4621      	mov	r1, r4
 80036b8:	f7fd fa86 	bl	8000bc8 <__aeabi_d2uiz>
 80036bc:	4603      	mov	r3, r0
 80036be:	83bb      	strh	r3, [r7, #28]
	current_var2 	= round((current.D3 - LIM_MIN_J2) / GEAR_J2);
 80036c0:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80036c4:	a37a      	add	r3, pc, #488	; (adr r3, 80038b0 <lowlayer_computeAndWritePulse+0x288>)
 80036c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ca:	f7fd f8cf 	bl	800086c <__aeabi_ddiv>
 80036ce:	4603      	mov	r3, r0
 80036d0:	460c      	mov	r4, r1
 80036d2:	ec44 3b17 	vmov	d7, r3, r4
 80036d6:	eeb0 0a47 	vmov.f32	s0, s14
 80036da:	eef0 0a67 	vmov.f32	s1, s15
 80036de:	f013 fdfb 	bl	80172d8 <round>
 80036e2:	ec54 3b10 	vmov	r3, r4, d0
 80036e6:	4618      	mov	r0, r3
 80036e8:	4621      	mov	r1, r4
 80036ea:	f7fd fa6d 	bl	8000bc8 <__aeabi_d2uiz>
 80036ee:	4603      	mov	r3, r0
 80036f0:	837b      	strh	r3, [r7, #26]
	current_var3 	= round((current.Theta4 - LIM_MIN_J3) / GEAR_J3);
 80036f2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80036f6:	a370      	add	r3, pc, #448	; (adr r3, 80038b8 <lowlayer_computeAndWritePulse+0x290>)
 80036f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fc:	f7fc fdd6 	bl	80002ac <__adddf3>
 8003700:	4603      	mov	r3, r0
 8003702:	460c      	mov	r4, r1
 8003704:	4618      	mov	r0, r3
 8003706:	4621      	mov	r1, r4
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	4b73      	ldr	r3, [pc, #460]	; (80038dc <lowlayer_computeAndWritePulse+0x2b4>)
 800370e:	f7fd f8ad 	bl	800086c <__aeabi_ddiv>
 8003712:	4603      	mov	r3, r0
 8003714:	460c      	mov	r4, r1
 8003716:	ec44 3b17 	vmov	d7, r3, r4
 800371a:	eeb0 0a47 	vmov.f32	s0, s14
 800371e:	eef0 0a67 	vmov.f32	s1, s15
 8003722:	f013 fdd9 	bl	80172d8 <round>
 8003726:	ec54 3b10 	vmov	r3, r4, d0
 800372a:	4618      	mov	r0, r3
 800372c:	4621      	mov	r1, r4
 800372e:	f7fd fa4b 	bl	8000bc8 <__aeabi_d2uiz>
 8003732:	4603      	mov	r3, r0
 8003734:	833b      	strh	r3, [r7, #24]
	next_var0 		= round((next.Theta1 - LIM_MIN_J0) / GEAR_J0);
 8003736:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800373a:	a361      	add	r3, pc, #388	; (adr r3, 80038c0 <lowlayer_computeAndWritePulse+0x298>)
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f7fc fdb4 	bl	80002ac <__adddf3>
 8003744:	4603      	mov	r3, r0
 8003746:	460c      	mov	r4, r1
 8003748:	4618      	mov	r0, r3
 800374a:	4621      	mov	r1, r4
 800374c:	a35e      	add	r3, pc, #376	; (adr r3, 80038c8 <lowlayer_computeAndWritePulse+0x2a0>)
 800374e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003752:	f7fd f88b 	bl	800086c <__aeabi_ddiv>
 8003756:	4603      	mov	r3, r0
 8003758:	460c      	mov	r4, r1
 800375a:	ec44 3b17 	vmov	d7, r3, r4
 800375e:	eeb0 0a47 	vmov.f32	s0, s14
 8003762:	eef0 0a67 	vmov.f32	s1, s15
 8003766:	f013 fdb7 	bl	80172d8 <round>
 800376a:	ec54 3b10 	vmov	r3, r4, d0
 800376e:	4618      	mov	r0, r3
 8003770:	4621      	mov	r1, r4
 8003772:	f7fd fa29 	bl	8000bc8 <__aeabi_d2uiz>
 8003776:	4603      	mov	r3, r0
 8003778:	82fb      	strh	r3, [r7, #22]
	next_var1 		= round((next.Theta2 - LIM_MIN_J1) / GEAR_J1);
 800377a:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 800377e:	a354      	add	r3, pc, #336	; (adr r3, 80038d0 <lowlayer_computeAndWritePulse+0x2a8>)
 8003780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003784:	f7fc fd92 	bl	80002ac <__adddf3>
 8003788:	4603      	mov	r3, r0
 800378a:	460c      	mov	r4, r1
 800378c:	4618      	mov	r0, r3
 800378e:	4621      	mov	r1, r4
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	4b50      	ldr	r3, [pc, #320]	; (80038d8 <lowlayer_computeAndWritePulse+0x2b0>)
 8003796:	f7fd f869 	bl	800086c <__aeabi_ddiv>
 800379a:	4603      	mov	r3, r0
 800379c:	460c      	mov	r4, r1
 800379e:	ec44 3b17 	vmov	d7, r3, r4
 80037a2:	eeb0 0a47 	vmov.f32	s0, s14
 80037a6:	eef0 0a67 	vmov.f32	s1, s15
 80037aa:	f013 fd95 	bl	80172d8 <round>
 80037ae:	ec54 3b10 	vmov	r3, r4, d0
 80037b2:	4618      	mov	r0, r3
 80037b4:	4621      	mov	r1, r4
 80037b6:	f7fd fa07 	bl	8000bc8 <__aeabi_d2uiz>
 80037ba:	4603      	mov	r3, r0
 80037bc:	82bb      	strh	r3, [r7, #20]
	next_var2 		= round((next.D3 - LIM_MIN_J2) / GEAR_J2);
 80037be:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 80037c2:	a33b      	add	r3, pc, #236	; (adr r3, 80038b0 <lowlayer_computeAndWritePulse+0x288>)
 80037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c8:	f7fd f850 	bl	800086c <__aeabi_ddiv>
 80037cc:	4603      	mov	r3, r0
 80037ce:	460c      	mov	r4, r1
 80037d0:	ec44 3b17 	vmov	d7, r3, r4
 80037d4:	eeb0 0a47 	vmov.f32	s0, s14
 80037d8:	eef0 0a67 	vmov.f32	s1, s15
 80037dc:	f013 fd7c 	bl	80172d8 <round>
 80037e0:	ec54 3b10 	vmov	r3, r4, d0
 80037e4:	4618      	mov	r0, r3
 80037e6:	4621      	mov	r1, r4
 80037e8:	f7fd f9ee 	bl	8000bc8 <__aeabi_d2uiz>
 80037ec:	4603      	mov	r3, r0
 80037ee:	827b      	strh	r3, [r7, #18]
	next_var3 		= round((next.Theta4 - LIM_MIN_J3) / GEAR_J3);
 80037f0:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80037f4:	a330      	add	r3, pc, #192	; (adr r3, 80038b8 <lowlayer_computeAndWritePulse+0x290>)
 80037f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fa:	f7fc fd57 	bl	80002ac <__adddf3>
 80037fe:	4603      	mov	r3, r0
 8003800:	460c      	mov	r4, r1
 8003802:	4618      	mov	r0, r3
 8003804:	4621      	mov	r1, r4
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	4b34      	ldr	r3, [pc, #208]	; (80038dc <lowlayer_computeAndWritePulse+0x2b4>)
 800380c:	f7fd f82e 	bl	800086c <__aeabi_ddiv>
 8003810:	4603      	mov	r3, r0
 8003812:	460c      	mov	r4, r1
 8003814:	ec44 3b17 	vmov	d7, r3, r4
 8003818:	eeb0 0a47 	vmov.f32	s0, s14
 800381c:	eef0 0a67 	vmov.f32	s1, s15
 8003820:	f013 fd5a 	bl	80172d8 <round>
 8003824:	ec54 3b10 	vmov	r3, r4, d0
 8003828:	4618      	mov	r0, r3
 800382a:	4621      	mov	r1, r4
 800382c:	f7fd f9cc 	bl	8000bc8 <__aeabi_d2uiz>
 8003830:	4603      	mov	r3, r0
 8003832:	823b      	strh	r3, [r7, #16]

	delta_var0 = next_var0 - current_var0;
 8003834:	8afa      	ldrh	r2, [r7, #22]
 8003836:	8bfb      	ldrh	r3, [r7, #30]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	60fb      	str	r3, [r7, #12]
	delta_var1 = next_var1 - current_var1;
 800383c:	8aba      	ldrh	r2, [r7, #20]
 800383e:	8bbb      	ldrh	r3, [r7, #28]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	60bb      	str	r3, [r7, #8]
	delta_var2 = next_var2 - current_var2;
 8003844:	8a7a      	ldrh	r2, [r7, #18]
 8003846:	8b7b      	ldrh	r3, [r7, #26]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	607b      	str	r3, [r7, #4]
	delta_var3 = next_var3 - current_var3;
 800384c:	8a3a      	ldrh	r2, [r7, #16]
 800384e:	8b3b      	ldrh	r3, [r7, #24]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	603b      	str	r3, [r7, #0]

	if (abs(delta_var0) > 127
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	bfb8      	it	lt
 800385a:	425b      	neglt	r3, r3
 800385c:	2b7f      	cmp	r3, #127	; 0x7f
 800385e:	dc11      	bgt.n	8003884 <lowlayer_computeAndWritePulse+0x25c>
		|| abs(delta_var1) > 127
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b00      	cmp	r3, #0
 8003864:	bfb8      	it	lt
 8003866:	425b      	neglt	r3, r3
 8003868:	2b7f      	cmp	r3, #127	; 0x7f
 800386a:	dc0b      	bgt.n	8003884 <lowlayer_computeAndWritePulse+0x25c>
		|| abs(delta_var2) > 127
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	bfb8      	it	lt
 8003872:	425b      	neglt	r3, r3
 8003874:	2b7f      	cmp	r3, #127	; 0x7f
 8003876:	dc05      	bgt.n	8003884 <lowlayer_computeAndWritePulse+0x25c>
		|| abs(delta_var3) > 127) {
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	bfb8      	it	lt
 800387e:	425b      	neglt	r3, r3
 8003880:	2b7f      	cmp	r3, #127	; 0x7f
 8003882:	dd01      	ble.n	8003888 <lowlayer_computeAndWritePulse+0x260>
		return FALSE;
 8003884:	2300      	movs	r3, #0
 8003886:	e00a      	b.n	800389e <lowlayer_computeAndWritePulse+0x276>
	} // Can't convert to int8_t , over range

	lowlayer_writePulse((int8_t)delta_var0, (int8_t)delta_var1, (int8_t)delta_var2, (int8_t)delta_var3);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	b258      	sxtb	r0, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	b259      	sxtb	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	b25a      	sxtb	r2, r3
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	b25b      	sxtb	r3, r3
 8003898:	f000 f822 	bl	80038e0 <lowlayer_writePulse>

	return TRUE;
 800389c:	2301      	movs	r3, #1
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3724      	adds	r7, #36	; 0x24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80038a8:	b004      	add	sp, #16
 80038aa:	4770      	bx	lr
 80038ac:	f3af 8000 	nop.w
 80038b0:	60000000 	.word	0x60000000
 80038b4:	4064d555 	.word	0x4064d555
 80038b8:	e0000000 	.word	0xe0000000
 80038bc:	4004f1a6 	.word	0x4004f1a6
 80038c0:	60000000 	.word	0x60000000
 80038c4:	3ff921fb 	.word	0x3ff921fb
 80038c8:	00000000 	.word	0x00000000
 80038cc:	40d38800 	.word	0x40d38800
 80038d0:	80000000 	.word	0x80000000
 80038d4:	4002d97c 	.word	0x4002d97c
 80038d8:	40df4000 	.word	0x40df4000
 80038dc:	40b90000 	.word	0x40b90000

080038e0 <lowlayer_writePulse>:


uint8_t	lowlayer_writePulse(int8_t pulse0, int8_t pulse1, int8_t pulse2, int8_t pulse3) {
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b087      	sub	sp, #28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4604      	mov	r4, r0
 80038e8:	4608      	mov	r0, r1
 80038ea:	4611      	mov	r1, r2
 80038ec:	461a      	mov	r2, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	71fb      	strb	r3, [r7, #7]
 80038f2:	4603      	mov	r3, r0
 80038f4:	71bb      	strb	r3, [r7, #6]
 80038f6:	460b      	mov	r3, r1
 80038f8:	717b      	strb	r3, [r7, #5]
 80038fa:	4613      	mov	r3, r2
 80038fc:	713b      	strb	r3, [r7, #4]
	uint8_t pulse0_combine, pulse1_combine, pulse2_combine, pulse3_combine;
	uint8_t pulse0_abs, pulse1_abs, pulse2_abs, pulse3_abs;
	// Var 0
	if (pulse0 < 0) {
 80038fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003902:	2b00      	cmp	r3, #0
 8003904:	da06      	bge.n	8003914 <lowlayer_writePulse+0x34>
		pulse0_abs = -pulse0;
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	425b      	negs	r3, r3
 800390a:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = -pulse0 | ((!DIR_J0) << 7); // Negative : Clockwise
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	425b      	negs	r3, r3
 8003910:	75fb      	strb	r3, [r7, #23]
 8003912:	e006      	b.n	8003922 <lowlayer_writePulse+0x42>
	} else {
		pulse0_abs = pulse0;
 8003914:	79fb      	ldrb	r3, [r7, #7]
 8003916:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = pulse0 | (DIR_J0 << 7); // Positive : Anti-Clockwise
 8003918:	79fb      	ldrb	r3, [r7, #7]
 800391a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800391e:	b25b      	sxtb	r3, r3
 8003920:	75fb      	strb	r3, [r7, #23]
	}
	// Var 1
	if (pulse1 < 0) {
 8003922:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003926:	2b00      	cmp	r3, #0
 8003928:	da06      	bge.n	8003938 <lowlayer_writePulse+0x58>
		pulse1_abs = -pulse1;
 800392a:	79bb      	ldrb	r3, [r7, #6]
 800392c:	425b      	negs	r3, r3
 800392e:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = -pulse1 | ((!DIR_J1) << 7);
 8003930:	79bb      	ldrb	r3, [r7, #6]
 8003932:	425b      	negs	r3, r3
 8003934:	75bb      	strb	r3, [r7, #22]
 8003936:	e006      	b.n	8003946 <lowlayer_writePulse+0x66>
	} else {
		pulse1_abs = pulse1;
 8003938:	79bb      	ldrb	r3, [r7, #6]
 800393a:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = pulse1 | (DIR_J1 << 7);
 800393c:	79bb      	ldrb	r3, [r7, #6]
 800393e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003942:	b25b      	sxtb	r3, r3
 8003944:	75bb      	strb	r3, [r7, #22]
	}
	// Var 2
	if (pulse2 < 0) {
 8003946:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800394a:	2b00      	cmp	r3, #0
 800394c:	da0b      	bge.n	8003966 <lowlayer_writePulse+0x86>
		pulse2_abs = -pulse2;
 800394e:	797b      	ldrb	r3, [r7, #5]
 8003950:	425b      	negs	r3, r3
 8003952:	747b      	strb	r3, [r7, #17]
		pulse2_combine = -pulse2 | ((!DIR_J2) << 7);
 8003954:	797b      	ldrb	r3, [r7, #5]
 8003956:	425b      	negs	r3, r3
 8003958:	b2db      	uxtb	r3, r3
 800395a:	b25b      	sxtb	r3, r3
 800395c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003960:	b25b      	sxtb	r3, r3
 8003962:	757b      	strb	r3, [r7, #21]
 8003964:	e003      	b.n	800396e <lowlayer_writePulse+0x8e>
	} else {
		pulse2_abs = pulse2;
 8003966:	797b      	ldrb	r3, [r7, #5]
 8003968:	747b      	strb	r3, [r7, #17]
		pulse2_combine = pulse2 | (DIR_J2 << 7);
 800396a:	797b      	ldrb	r3, [r7, #5]
 800396c:	757b      	strb	r3, [r7, #21]
	}
	// Var 3
	if (pulse3 < 0) {
 800396e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	da06      	bge.n	8003984 <lowlayer_writePulse+0xa4>
		pulse3_abs = -pulse3;
 8003976:	793b      	ldrb	r3, [r7, #4]
 8003978:	425b      	negs	r3, r3
 800397a:	743b      	strb	r3, [r7, #16]
		pulse3_combine = -pulse3 | ((!DIR_J3) << 7);
 800397c:	793b      	ldrb	r3, [r7, #4]
 800397e:	425b      	negs	r3, r3
 8003980:	753b      	strb	r3, [r7, #20]
 8003982:	e006      	b.n	8003992 <lowlayer_writePulse+0xb2>
	} else {
		pulse3_abs = pulse3;
 8003984:	793b      	ldrb	r3, [r7, #4]
 8003986:	743b      	strb	r3, [r7, #16]
		pulse3_combine = pulse3 | (DIR_J3 << 7);
 8003988:	793b      	ldrb	r3, [r7, #4]
 800398a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800398e:	b25b      	sxtb	r3, r3
 8003990:	753b      	strb	r3, [r7, #20]
	}

	// Check limit
	if (pulse0_abs > LIM_PULSE_J0
 8003992:	7cfb      	ldrb	r3, [r7, #19]
 8003994:	2b68      	cmp	r3, #104	; 0x68
 8003996:	d808      	bhi.n	80039aa <lowlayer_writePulse+0xca>
		|| pulse1_abs > LIM_PULSE_J1
 8003998:	7cbb      	ldrb	r3, [r7, #18]
 800399a:	2b7d      	cmp	r3, #125	; 0x7d
 800399c:	d805      	bhi.n	80039aa <lowlayer_writePulse+0xca>
		|| pulse2_abs > LIM_PULSE_J2
 800399e:	7c7b      	ldrb	r3, [r7, #17]
 80039a0:	2b21      	cmp	r3, #33	; 0x21
 80039a2:	d802      	bhi.n	80039aa <lowlayer_writePulse+0xca>
		|| pulse3_abs > LIM_PULSE_J3) {
 80039a4:	7c3b      	ldrb	r3, [r7, #16]
 80039a6:	2b43      	cmp	r3, #67	; 0x43
 80039a8:	d901      	bls.n	80039ae <lowlayer_writePulse+0xce>
		return FALSE;
 80039aa:	2300      	movs	r3, #0
 80039ac:	e039      	b.n	8003a22 <lowlayer_writePulse+0x142>
	}
	// Sleep Step if it does not work
	if (pulse3_abs == 0) {
 80039ae:	7c3b      	ldrb	r3, [r7, #16]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d106      	bne.n	80039c2 <lowlayer_writePulse+0xe2>
		HAL_GPIO_WritePin(STEP_SLEEP_GPIO_Port, STEP_SLEEP_Pin, GPIO_PIN_RESET); // Sleep low active
 80039b4:	2200      	movs	r2, #0
 80039b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039ba:	481c      	ldr	r0, [pc, #112]	; (8003a2c <lowlayer_writePulse+0x14c>)
 80039bc:	f005 fbe0 	bl	8009180 <HAL_GPIO_WritePin>
 80039c0:	e005      	b.n	80039ce <lowlayer_writePulse+0xee>
	} else {
		HAL_GPIO_WritePin(STEP_SLEEP_GPIO_Port, STEP_SLEEP_Pin, GPIO_PIN_SET);
 80039c2:	2201      	movs	r2, #1
 80039c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039c8:	4818      	ldr	r0, [pc, #96]	; (8003a2c <lowlayer_writePulse+0x14c>)
 80039ca:	f005 fbd9 	bl	8009180 <HAL_GPIO_WritePin>
	}

	// Write to Module DDA
	FSMC_Write(ADDRESS_DDA_0, (uint32_t)pulse0_combine);
 80039ce:	7dfb      	ldrb	r3, [r7, #23]
 80039d0:	4619      	mov	r1, r3
 80039d2:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
 80039d6:	f7fe ffd1 	bl	800297c <FSMC_Write>
	FSMC_Write(ADDRESS_DDA_1, (uint32_t)pulse1_combine);
 80039da:	7dbb      	ldrb	r3, [r7, #22]
 80039dc:	4619      	mov	r1, r3
 80039de:	4814      	ldr	r0, [pc, #80]	; (8003a30 <lowlayer_writePulse+0x150>)
 80039e0:	f7fe ffcc 	bl	800297c <FSMC_Write>
	FSMC_Write(ADDRESS_DDA_2, (uint32_t)pulse2_combine);
 80039e4:	7d7b      	ldrb	r3, [r7, #21]
 80039e6:	4619      	mov	r1, r3
 80039e8:	4812      	ldr	r0, [pc, #72]	; (8003a34 <lowlayer_writePulse+0x154>)
 80039ea:	f7fe ffc7 	bl	800297c <FSMC_Write>
	FSMC_Write(ADDRESS_DDA_3, (uint32_t)pulse3_combine);
 80039ee:	7d3b      	ldrb	r3, [r7, #20]
 80039f0:	4619      	mov	r1, r3
 80039f2:	4811      	ldr	r0, [pc, #68]	; (8003a38 <lowlayer_writePulse+0x158>)
 80039f4:	f7fe ffc2 	bl	800297c <FSMC_Write>

	// Trigger
	uint8_t delay = 50;
 80039f8:	2332      	movs	r3, #50	; 0x32
 80039fa:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_RESET);
 80039fc:	2200      	movs	r2, #0
 80039fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a02:	480e      	ldr	r0, [pc, #56]	; (8003a3c <lowlayer_writePulse+0x15c>)
 8003a04:	f005 fbbc 	bl	8009180 <HAL_GPIO_WritePin>
	while (delay--);
 8003a08:	bf00      	nop
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	1e5a      	subs	r2, r3, #1
 8003a0e:	73fa      	strb	r2, [r7, #15]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1fa      	bne.n	8003a0a <lowlayer_writePulse+0x12a>
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_SET);
 8003a14:	2201      	movs	r2, #1
 8003a16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a1a:	4808      	ldr	r0, [pc, #32]	; (8003a3c <lowlayer_writePulse+0x15c>)
 8003a1c:	f005 fbb0 	bl	8009180 <HAL_GPIO_WritePin>

	return TRUE;
 8003a20:	2301      	movs	r3, #1
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	371c      	adds	r7, #28
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd90      	pop	{r4, r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40020000 	.word	0x40020000
 8003a30:	60000002 	.word	0x60000002
 8003a34:	60000004 	.word	0x60000004
 8003a38:	60000006 	.word	0x60000006
 8003a3c:	40020c00 	.word	0x40020c00

08003a40 <lowlayer_setOutput>:
	uint16_t read_data = FSMC_Read(ADDRESS_LIMIT);

	return (uint8_t)read_data;
}

void	lowlayer_setOutput(uint8_t value) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	71fb      	strb	r3, [r7, #7]
	if (value > 0) {
 8003a4a:	79fb      	ldrb	r3, [r7, #7]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d006      	beq.n	8003a5e <lowlayer_setOutput+0x1e>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_SET);
 8003a50:	2201      	movs	r2, #1
 8003a52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a56:	4807      	ldr	r0, [pc, #28]	; (8003a74 <lowlayer_setOutput+0x34>)
 8003a58:	f005 fb92 	bl	8009180 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
	}
}
 8003a5c:	e005      	b.n	8003a6a <lowlayer_setOutput+0x2a>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a64:	4803      	ldr	r0, [pc, #12]	; (8003a74 <lowlayer_setOutput+0x34>)
 8003a66:	f005 fb8b 	bl	8009180 <HAL_GPIO_WritePin>
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40020400 	.word	0x40020400

08003a78 <lowlayer_CPLD_Init>:

void	lowlayer_CPLD_Init(void) {
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STOP_GPIO_Port, STOP_Pin, GPIO_PIN_SET); // STOP low active
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	2140      	movs	r1, #64	; 0x40
 8003a80:	4802      	ldr	r0, [pc, #8]	; (8003a8c <lowlayer_CPLD_Init+0x14>)
 8003a82:	f005 fb7d 	bl	8009180 <HAL_GPIO_WritePin>
}
 8003a86:	bf00      	nop
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40020c00 	.word	0x40020c00

08003a90 <lowlayer_stepMotorInit>:

void	lowlayer_stepMotorInit(void) {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET); // ENABLE low active
 8003a94:	2200      	movs	r2, #0
 8003a96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a9a:	4808      	ldr	r0, [pc, #32]	; (8003abc <lowlayer_stepMotorInit+0x2c>)
 8003a9c:	f005 fb70 	bl	8009180 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_RESET_GPIO_Port, STEP_RESET_Pin, GPIO_PIN_SET); // RESET low active
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003aa6:	4805      	ldr	r0, [pc, #20]	; (8003abc <lowlayer_stepMotorInit+0x2c>)
 8003aa8:	f005 fb6a 	bl	8009180 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_SLEEP_GPIO_Port, STEP_SLEEP_Pin, GPIO_PIN_SET); // SLEEP low active
 8003aac:	2201      	movs	r2, #1
 8003aae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ab2:	4802      	ldr	r0, [pc, #8]	; (8003abc <lowlayer_stepMotorInit+0x2c>)
 8003ab4:	f005 fb64 	bl	8009180 <HAL_GPIO_WritePin>
}
 8003ab8:	bf00      	nop
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	40020000 	.word	0x40020000

08003ac0 <scaraStartup>:
											 "Over Accelerate",
											 "Wrong Joint Num",
											 "Wrong Coordinate"
											};

void				scaraStartup(void) {
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
	lowlayer_CPLD_Init();
 8003ac4:	f7ff ffd8 	bl	8003a78 <lowlayer_CPLD_Init>
	lowlayer_stepMotorInit();
 8003ac8:	f7ff ffe2 	bl	8003a90 <lowlayer_stepMotorInit>
}
 8003acc:	bf00      	nop
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <scaraInitDuty>:

/* Compute duty corresponding to new command */
SCARA_StatusTypeDef	scaraInitDuty		(DUTY_Command_TypeDef command) {
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	b5b0      	push	{r4, r5, r7, lr}
 8003ad4:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 8003ad8:	af4e      	add	r7, sp, #312	; 0x138
 8003ada:	f507 7c90 	add.w	ip, r7, #288	; 0x120
 8003ade:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;

	/*----------- Space Task ------------*/
	if 			(DUTY_SPACE_TASK == command.space_type) {
 8003ae2:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f040 82ba 	bne.w	8004060 <scaraInitDuty+0x590>
		double total_s, angle_s;
		int8_t dir_angle;
		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 8003aec:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003af0:	a3ab      	add	r3, pc, #684	; (adr r3, 8003da0 <scaraInitDuty+0x2d0>)
 8003af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af6:	f7fc fd8f 	bl	8000618 <__aeabi_dmul>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4610      	mov	r0, r2
 8003b00:	4619      	mov	r1, r3
 8003b02:	f04f 0200 	mov.w	r2, #0
 8003b06:	4ba8      	ldr	r3, [pc, #672]	; (8003da8 <scaraInitDuty+0x2d8>)
 8003b08:	f7fc feb0 	bl	800086c <__aeabi_ddiv>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003b14:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d130      	bne.n	8003b7e <scaraInitDuty+0xae>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 8003b1c:	4ba3      	ldr	r3, [pc, #652]	; (8003dac <scaraInitDuty+0x2dc>)
 8003b1e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003b22:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003b26:	f7fc fbc1 	bl	80002ac <__adddf3>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4639      	mov	r1, r7
 8003b30:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			target_point.y 		= positionCurrent.y + command.target_point.y;
 8003b34:	4b9d      	ldr	r3, [pc, #628]	; (8003dac <scaraInitDuty+0x2dc>)
 8003b36:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003b3a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003b3e:	f7fc fbb5 	bl	80002ac <__adddf3>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	4639      	mov	r1, r7
 8003b48:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			target_point.z 		= positionCurrent.z + command.target_point.z;
 8003b4c:	4b97      	ldr	r3, [pc, #604]	; (8003dac <scaraInitDuty+0x2dc>)
 8003b4e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003b52:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003b56:	f7fc fba9 	bl	80002ac <__adddf3>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	4639      	mov	r1, r7
 8003b60:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 8003b64:	4b91      	ldr	r3, [pc, #580]	; (8003dac <scaraInitDuty+0x2dc>)
 8003b66:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003b6a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003b6e:	f7fc fb9d 	bl	80002ac <__adddf3>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4639      	mov	r1, r7
 8003b78:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 8003b7c:	e01b      	b.n	8003bb6 <scaraInitDuty+0xe6>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003b7e:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d114      	bne.n	8003bb0 <scaraInitDuty+0xe0>
			target_point.x 		= command.target_point.x;
 8003b86:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003b8a:	4639      	mov	r1, r7
 8003b8c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			target_point.y 		= command.target_point.y;
 8003b90:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003b94:	4639      	mov	r1, r7
 8003b96:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			target_point.z 		= command.target_point.z;
 8003b9a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003b9e:	4639      	mov	r1, r7
 8003ba0:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			target_point.roll	= command.target_point.roll;
 8003ba4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003ba8:	4639      	mov	r1, r7
 8003baa:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 8003bae:	e002      	b.n	8003bb6 <scaraInitDuty+0xe6>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 8003bb0:	230c      	movs	r3, #12
 8003bb2:	f001 b91e 	b.w	8004df2 <scaraInitDuty+0x1322>
		}

		angle_s = target_point.roll - positionCurrent.roll;
 8003bb6:	463b      	mov	r3, r7
 8003bb8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003bbc:	4b7b      	ldr	r3, [pc, #492]	; (8003dac <scaraInitDuty+0x2dc>)
 8003bbe:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8003bc2:	f7fc fb71 	bl	80002a8 <__aeabi_dsub>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
		dir_angle = 1;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		if ( angle_s < 0) {
 8003bd4:	f04f 0200 	mov.w	r2, #0
 8003bd8:	f04f 0300 	mov.w	r3, #0
 8003bdc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8003be0:	f7fc ff8c 	bl	8000afc <__aeabi_dcmplt>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d002      	beq.n	8003bf0 <scaraInitDuty+0x120>
			dir_angle = -1;
 8003bea:	23ff      	movs	r3, #255	; 0xff
 8003bec:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}
		if ( fabs(angle_s) > PI) {
 8003bf0:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 8003bf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bf8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8003bfc:	a368      	add	r3, pc, #416	; (adr r3, 8003da0 <scaraInitDuty+0x2d0>)
 8003bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c02:	4620      	mov	r0, r4
 8003c04:	4629      	mov	r1, r5
 8003c06:	f7fc ff97 	bl	8000b38 <__aeabi_dcmpgt>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d021      	beq.n	8003c54 <scaraInitDuty+0x184>
			dir_angle = -dir_angle;
 8003c10:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8003c14:	425b      	negs	r3, r3
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			angle_s = (2*PI - fabsf(angle_s))*dir_angle;
 8003c1c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8003c20:	f7fc fff2 	bl	8000c08 <__aeabi_d2f>
 8003c24:	ee07 0a90 	vmov	s15, r0
 8003c28:	eef0 7ae7 	vabs.f32	s15, s15
 8003c2c:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8003db0 <scaraInitDuty+0x2e0>
 8003c30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c34:	f997 30f7 	ldrsb.w	r3, [r7, #247]	; 0xf7
 8003c38:	ee07 3a90 	vmov	s15, r3
 8003c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c44:	ee17 0a90 	vmov	r0, s15
 8003c48:	f7fc fc8e 	bl	8000568 <__aeabi_f2d>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	460c      	mov	r4, r1
 8003c50:	e9c7 343e 	strd	r3, r4, [r7, #248]	; 0xf8
		}


		myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 8003c54:	4b57      	ldr	r3, [pc, #348]	; (8003db4 <scaraInitDuty+0x2e4>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	701a      	strb	r2, [r3, #0]
		myDUTY.task.roll_start = positionCurrent.roll;
 8003c5a:	4b54      	ldr	r3, [pc, #336]	; (8003dac <scaraInitDuty+0x2dc>)
 8003c5c:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8003c60:	4a54      	ldr	r2, [pc, #336]	; (8003db4 <scaraInitDuty+0x2e4>)
 8003c62:	e9c2 34f0 	strd	r3, r4, [r2, #960]	; 0x3c0
		// 1-Path Planning
			// Straight Line
		if ( DUTY_PATH_LINE == command.path_type ) {
 8003c66:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d11f      	bne.n	8003cae <scaraInitDuty+0x1de>
			myDUTY.task.path.path_type = DUTY_PATH_LINE;
 8003c6e:	4b51      	ldr	r3, [pc, #324]	; (8003db4 <scaraInitDuty+0x2e4>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	721a      	strb	r2, [r3, #8]
			status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 8003c74:	4c4d      	ldr	r4, [pc, #308]	; (8003dac <scaraInitDuty+0x2dc>)
 8003c76:	463b      	mov	r3, r7
 8003c78:	a818      	add	r0, sp, #96	; 0x60
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	2368      	movs	r3, #104	; 0x68
 8003c7e:	461a      	mov	r2, r3
 8003c80:	f00f f8b6 	bl	8012df0 <memcpy>
 8003c84:	4668      	mov	r0, sp
 8003c86:	f104 0308 	add.w	r3, r4, #8
 8003c8a:	2260      	movs	r2, #96	; 0x60
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	f00f f8af 	bl	8012df0 <memcpy>
 8003c92:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003c96:	4848      	ldr	r0, [pc, #288]	; (8003db8 <scaraInitDuty+0x2e8>)
 8003c98:	f001 f8bc 	bl	8004e14 <scaraInitLine>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			total_s = myDUTY.task.path.line.total_s;
 8003ca2:	4b44      	ldr	r3, [pc, #272]	; (8003db4 <scaraInitDuty+0x2e4>)
 8003ca4:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8003ca8:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
 8003cac:	e070      	b.n	8003d90 <scaraInitDuty+0x2c0>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == command.path_type ) {
 8003cae:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d169      	bne.n	8003d8a <scaraInitDuty+0x2ba>
			SCARA_PositionTypeDef	center_point;
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003cb6:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d127      	bne.n	8003d0e <scaraInitDuty+0x23e>
				center_point.x 		= positionCurrent.x + command.sub_point.x;
 8003cbe:	4b3b      	ldr	r3, [pc, #236]	; (8003dac <scaraInitDuty+0x2dc>)
 8003cc0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003cc4:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	; 0x1d8
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4623      	mov	r3, r4
 8003ccc:	f7fc faee 	bl	80002ac <__adddf3>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				center_point.y 		= positionCurrent.y + command.sub_point.y;
 8003cd8:	4b34      	ldr	r3, [pc, #208]	; (8003dac <scaraInitDuty+0x2dc>)
 8003cda:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003cde:	e9d7 3478 	ldrd	r3, r4, [r7, #480]	; 0x1e0
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	4623      	mov	r3, r4
 8003ce6:	f7fc fae1 	bl	80002ac <__adddf3>
 8003cea:	4603      	mov	r3, r0
 8003cec:	460c      	mov	r4, r1
 8003cee:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				center_point.z 		= positionCurrent.z + command.sub_point.z;
 8003cf2:	4b2e      	ldr	r3, [pc, #184]	; (8003dac <scaraInitDuty+0x2dc>)
 8003cf4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003cf8:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	4623      	mov	r3, r4
 8003d00:	f7fc fad4 	bl	80002ac <__adddf3>
 8003d04:	4603      	mov	r3, r0
 8003d06:	460c      	mov	r4, r1
 8003d08:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8003d0c:	e013      	b.n	8003d36 <scaraInitDuty+0x266>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003d0e:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10c      	bne.n	8003d30 <scaraInitDuty+0x260>
				center_point.x 		= command.target_point.x;
 8003d16:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8003d1a:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				center_point.y 		= command.target_point.y;
 8003d1e:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8003d22:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				center_point.z 		= command.target_point.z;
 8003d26:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 8003d2a:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8003d2e:	e002      	b.n	8003d36 <scaraInitDuty+0x266>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 8003d30:	230c      	movs	r3, #12
			return SCARA_STATUS_ERROR_COORDINATE;
 8003d32:	f001 b85e 	b.w	8004df2 <scaraInitDuty+0x1322>
			}

			myDUTY.task.path.path_type = DUTY_PATH_CIRCLE;
 8003d36:	4b1f      	ldr	r3, [pc, #124]	; (8003db4 <scaraInitDuty+0x2e4>)
 8003d38:	2201      	movs	r2, #1
 8003d3a:	721a      	strb	r2, [r3, #8]
			status = scaraInitCircle(&(myDUTY.task.path.circle),
 8003d3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003d40:	4c1a      	ldr	r4, [pc, #104]	; (8003dac <scaraInitDuty+0x2dc>)
 8003d42:	934c      	str	r3, [sp, #304]	; 0x130
 8003d44:	a832      	add	r0, sp, #200	; 0xc8
 8003d46:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003d4a:	2268      	movs	r2, #104	; 0x68
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f00f f84f 	bl	8012df0 <memcpy>
 8003d52:	463b      	mov	r3, r7
 8003d54:	a818      	add	r0, sp, #96	; 0x60
 8003d56:	4619      	mov	r1, r3
 8003d58:	2368      	movs	r3, #104	; 0x68
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f00f f848 	bl	8012df0 <memcpy>
 8003d60:	4668      	mov	r0, sp
 8003d62:	f104 0308 	add.w	r3, r4, #8
 8003d66:	2260      	movs	r2, #96	; 0x60
 8003d68:	4619      	mov	r1, r3
 8003d6a:	f00f f841 	bl	8012df0 <memcpy>
 8003d6e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003d72:	4812      	ldr	r0, [pc, #72]	; (8003dbc <scaraInitDuty+0x2ec>)
 8003d74:	f001 f914 	bl	8004fa0 <scaraInitCircle>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
										positionCurrent,
										target_point,
										center_point,
										command.sub_para_int );
			total_s = myDUTY.task.path.circle.total_s;
 8003d7e:	4b0d      	ldr	r3, [pc, #52]	; (8003db4 <scaraInitDuty+0x2e4>)
 8003d80:	e9d3 343a 	ldrd	r3, r4, [r3, #232]	; 0xe8
 8003d84:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
 8003d88:	e002      	b.n	8003d90 <scaraInitDuty+0x2c0>

		} else {
			return SCARA_STATUS_ERROR_TASK;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	f001 b831 	b.w	8004df2 <scaraInitDuty+0x1322>
		}

		if ( SCARA_STATUS_OK != status) {
 8003d90:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d013      	beq.n	8003dc0 <scaraInitDuty+0x2f0>
			return status;
 8003d98:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003d9c:	f001 b829 	b.w	8004df2 <scaraInitDuty+0x1322>
 8003da0:	60000000 	.word	0x60000000
 8003da4:	400921fb 	.word	0x400921fb
 8003da8:	40668000 	.word	0x40668000
 8003dac:	20005cf0 	.word	0x20005cf0
 8003db0:	40c90fdb 	.word	0x40c90fdb
 8003db4:	20005338 	.word	0x20005338
 8003db8:	20005348 	.word	0x20005348
 8003dbc:	200053b8 	.word	0x200053b8
		}

		// 2-Trajectory Planning
			// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type ) {
 8003dc0:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f040 8094 	bne.w	8003ef2 <scaraInitDuty+0x422>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8003dca:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d12d      	bne.n	8003e2e <scaraInitDuty+0x35e>
				myDUTY.task.trajectory_3d.lspb.Tf = command.time_total;
 8003dd2:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003dd6:	4a9d      	ldr	r2, [pc, #628]	; (800404c <scaraInitDuty+0x57c>)
 8003dd8:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003ddc:	4b9b      	ldr	r3, [pc, #620]	; (800404c <scaraInitDuty+0x57c>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8003de4:	2201      	movs	r2, #1
 8003de6:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003dea:	2104      	movs	r1, #4
 8003dec:	4898      	ldr	r0, [pc, #608]	; (8004050 <scaraInitDuty+0x580>)
 8003dee:	f001 fa4f 	bl	8005290 <scaraInitLSPB>
 8003df2:	4603      	mov	r3, r0
 8003df4:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVT);

				myDUTY.task.trajectory_roll.lspb.Tf = command.time_total;
 8003df8:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003dfc:	4a93      	ldr	r2, [pc, #588]	; (800404c <scaraInitDuty+0x57c>)
 8003dfe:	e9c2 34b0 	strd	r3, r4, [r2, #704]	; 0x2c0
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003e02:	4b92      	ldr	r3, [pc, #584]	; (800404c <scaraInitDuty+0x57c>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003e10:	2105      	movs	r1, #5
 8003e12:	4890      	ldr	r0, [pc, #576]	; (8004054 <scaraInitDuty+0x584>)
 8003e14:	f001 fa3c 	bl	8005290 <scaraInitLSPB>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVT);
				myDUTY.time_total = command.time_total;
 8003e1e:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003e22:	4a8a      	ldr	r2, [pc, #552]	; (800404c <scaraInitDuty+0x57c>)
 8003e24:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003e28:	e9c2 3400 	strd	r3, r4, [r2]
 8003e2c:	e0fd      	b.n	800402a <scaraInitDuty+0x55a>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003e2e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d15a      	bne.n	8003eec <scaraInitDuty+0x41c>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003e36:	4b85      	ldr	r3, [pc, #532]	; (800404c <scaraInitDuty+0x57c>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8003e3e:	2200      	movs	r2, #0
 8003e40:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003e44:	2104      	movs	r1, #4
 8003e46:	4882      	ldr	r0, [pc, #520]	; (8004050 <scaraInitDuty+0x580>)
 8003e48:	f001 fa22 	bl	8005290 <scaraInitLSPB>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVA);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003e52:	4b7e      	ldr	r3, [pc, #504]	; (800404c <scaraInitDuty+0x57c>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003e60:	2105      	movs	r1, #5
 8003e62:	487c      	ldr	r0, [pc, #496]	; (8004054 <scaraInitDuty+0x584>)
 8003e64:	f001 fa14 	bl	8005290 <scaraInitLSPB>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVA);
				// Synchronous time end
				if(myDUTY.task.trajectory_3d.lspb.Tf > myDUTY.task.trajectory_roll.lspb.Tf) {
 8003e6e:	4b77      	ldr	r3, [pc, #476]	; (800404c <scaraInitDuty+0x57c>)
 8003e70:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	; 0x168
 8003e74:	4b75      	ldr	r3, [pc, #468]	; (800404c <scaraInitDuty+0x57c>)
 8003e76:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4623      	mov	r3, r4
 8003e7e:	f7fc fe5b 	bl	8000b38 <__aeabi_dcmpgt>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d018      	beq.n	8003eba <scaraInitDuty+0x3ea>
					myDUTY.task.trajectory_roll.lspb.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
 8003e88:	4b70      	ldr	r3, [pc, #448]	; (800404c <scaraInitDuty+0x57c>)
 8003e8a:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 8003e8e:	4a6f      	ldr	r2, [pc, #444]	; (800404c <scaraInitDuty+0x57c>)
 8003e90:	e9c2 34b0 	strd	r3, r4, [r2, #704]	; 0x2c0
					status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8003e94:	2201      	movs	r2, #1
 8003e96:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003e9a:	2105      	movs	r1, #5
 8003e9c:	486d      	ldr	r0, [pc, #436]	; (8004054 <scaraInitDuty+0x584>)
 8003e9e:	f001 f9f7 	bl	8005290 <scaraInitLSPB>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							 angle_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 8003ea8:	4b68      	ldr	r3, [pc, #416]	; (800404c <scaraInitDuty+0x57c>)
 8003eaa:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 8003eae:	4a67      	ldr	r2, [pc, #412]	; (800404c <scaraInitDuty+0x57c>)
 8003eb0:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003eb4:	e9c2 3400 	strd	r3, r4, [r2]
 8003eb8:	e0b7      	b.n	800402a <scaraInitDuty+0x55a>
				} else {
					myDUTY.task.trajectory_3d.lspb.Tf = myDUTY.task.trajectory_roll.lspb.Tf;
 8003eba:	4b64      	ldr	r3, [pc, #400]	; (800404c <scaraInitDuty+0x57c>)
 8003ebc:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 8003ec0:	4a62      	ldr	r2, [pc, #392]	; (800404c <scaraInitDuty+0x57c>)
 8003ec2:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
					status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003ecc:	2104      	movs	r1, #4
 8003ece:	4860      	ldr	r0, [pc, #384]	; (8004050 <scaraInitDuty+0x580>)
 8003ed0:	f001 f9de 	bl	8005290 <scaraInitLSPB>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							 total_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_roll.lspb.Tf;
 8003eda:	4b5c      	ldr	r3, [pc, #368]	; (800404c <scaraInitDuty+0x57c>)
 8003edc:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 8003ee0:	4a5a      	ldr	r2, [pc, #360]	; (800404c <scaraInitDuty+0x57c>)
 8003ee2:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003ee6:	e9c2 3400 	strd	r3, r4, [r2]
 8003eea:	e09e      	b.n	800402a <scaraInitDuty+0x55a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT ;
 8003eec:	2308      	movs	r3, #8
 8003eee:	f000 bf80 	b.w	8004df2 <scaraInitDuty+0x1322>
			}
			// SCURVE
		} else if 	( DUTY_TRAJECTORY_SCURVE == command.trajec_type ){
 8003ef2:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	f040 8094 	bne.w	8004024 <scaraInitDuty+0x554>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8003efc:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d12d      	bne.n	8003f60 <scaraInitDuty+0x490>
				myDUTY.task.trajectory_3d.scurve.Tf = command.time_total;
 8003f04:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003f08:	4a50      	ldr	r2, [pc, #320]	; (800404c <scaraInitDuty+0x57c>)
 8003f0a:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003f0e:	4b4f      	ldr	r3, [pc, #316]	; (800404c <scaraInitDuty+0x57c>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003f16:	2201      	movs	r2, #1
 8003f18:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003f1c:	2104      	movs	r1, #4
 8003f1e:	484e      	ldr	r0, [pc, #312]	; (8004058 <scaraInitDuty+0x588>)
 8003f20:	f001 fd62 	bl	80059e8 <scaraInitScurve>
 8003f24:	4603      	mov	r3, r0
 8003f26:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVT);

				myDUTY.task.trajectory_roll.scurve.Tf = command.time_total;
 8003f2a:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003f2e:	4a47      	ldr	r2, [pc, #284]	; (800404c <scaraInitDuty+0x57c>)
 8003f30:	e9c2 34d4 	strd	r3, r4, [r2, #848]	; 0x350
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003f34:	4b45      	ldr	r3, [pc, #276]	; (800404c <scaraInitDuty+0x57c>)
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003f42:	2105      	movs	r1, #5
 8003f44:	4845      	ldr	r0, [pc, #276]	; (800405c <scaraInitDuty+0x58c>)
 8003f46:	f001 fd4f 	bl	80059e8 <scaraInitScurve>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVT);
				myDUTY.time_total = command.time_total;
 8003f50:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003f54:	4a3d      	ldr	r2, [pc, #244]	; (800404c <scaraInitDuty+0x57c>)
 8003f56:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003f5a:	e9c2 3400 	strd	r3, r4, [r2]
 8003f5e:	e064      	b.n	800402a <scaraInitDuty+0x55a>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003f60:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d15a      	bne.n	800401e <scaraInitDuty+0x54e>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003f68:	4b38      	ldr	r3, [pc, #224]	; (800404c <scaraInitDuty+0x57c>)
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003f70:	2200      	movs	r2, #0
 8003f72:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003f76:	2104      	movs	r1, #4
 8003f78:	4837      	ldr	r0, [pc, #220]	; (8004058 <scaraInitDuty+0x588>)
 8003f7a:	f001 fd35 	bl	80059e8 <scaraInitScurve>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVA);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003f84:	4b31      	ldr	r3, [pc, #196]	; (800404c <scaraInitDuty+0x57c>)
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003f92:	2105      	movs	r1, #5
 8003f94:	4831      	ldr	r0, [pc, #196]	; (800405c <scaraInitDuty+0x58c>)
 8003f96:	f001 fd27 	bl	80059e8 <scaraInitScurve>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVA);
				// synchronous time end
				if(myDUTY.task.trajectory_3d.scurve.Tf > myDUTY.task.trajectory_roll.scurve.Tf) {
 8003fa0:	4b2a      	ldr	r3, [pc, #168]	; (800404c <scaraInitDuty+0x57c>)
 8003fa2:	e9d3 017e 	ldrd	r0, r1, [r3, #504]	; 0x1f8
 8003fa6:	4b29      	ldr	r3, [pc, #164]	; (800404c <scaraInitDuty+0x57c>)
 8003fa8:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003fac:	461a      	mov	r2, r3
 8003fae:	4623      	mov	r3, r4
 8003fb0:	f7fc fdc2 	bl	8000b38 <__aeabi_dcmpgt>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d018      	beq.n	8003fec <scaraInitDuty+0x51c>
					myDUTY.task.trajectory_roll.scurve.Tf = myDUTY.task.trajectory_3d.scurve.Tf;
 8003fba:	4b24      	ldr	r3, [pc, #144]	; (800404c <scaraInitDuty+0x57c>)
 8003fbc:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8003fc0:	4a22      	ldr	r2, [pc, #136]	; (800404c <scaraInitDuty+0x57c>)
 8003fc2:	e9c2 34d4 	strd	r3, r4, [r2, #848]	; 0x350
					status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003fcc:	2105      	movs	r1, #5
 8003fce:	4823      	ldr	r0, [pc, #140]	; (800405c <scaraInitDuty+0x58c>)
 8003fd0:	f001 fd0a 	bl	80059e8 <scaraInitScurve>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							 angle_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8003fda:	4b1c      	ldr	r3, [pc, #112]	; (800404c <scaraInitDuty+0x57c>)
 8003fdc:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8003fe0:	4a1a      	ldr	r2, [pc, #104]	; (800404c <scaraInitDuty+0x57c>)
 8003fe2:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003fe6:	e9c2 3400 	strd	r3, r4, [r2]
 8003fea:	e01e      	b.n	800402a <scaraInitDuty+0x55a>
				} else {
					myDUTY.task.trajectory_3d.scurve.Tf = myDUTY.task.trajectory_roll.scurve.Tf;
 8003fec:	4b17      	ldr	r3, [pc, #92]	; (800404c <scaraInitDuty+0x57c>)
 8003fee:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003ff2:	4a16      	ldr	r2, [pc, #88]	; (800404c <scaraInitDuty+0x57c>)
 8003ff4:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
					status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003ffe:	2104      	movs	r1, #4
 8004000:	4815      	ldr	r0, [pc, #84]	; (8004058 <scaraInitDuty+0x588>)
 8004002:	f001 fcf1 	bl	80059e8 <scaraInitScurve>
 8004006:	4603      	mov	r3, r0
 8004008:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							 total_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_roll.scurve.Tf;
 800400c:	4b0f      	ldr	r3, [pc, #60]	; (800404c <scaraInitDuty+0x57c>)
 800400e:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8004012:	4a0e      	ldr	r2, [pc, #56]	; (800404c <scaraInitDuty+0x57c>)
 8004014:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004018:	e9c2 3400 	strd	r3, r4, [r2]
 800401c:	e005      	b.n	800402a <scaraInitDuty+0x55a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 800401e:	2308      	movs	r3, #8
 8004020:	f000 bee7 	b.w	8004df2 <scaraInitDuty+0x1322>
			}
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8004024:	2305      	movs	r3, #5
 8004026:	f000 bee4 	b.w	8004df2 <scaraInitDuty+0x1322>
		}
		// Check Init Status
		if ( SCARA_STATUS_OK != status1) {
 800402a:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <scaraInitDuty+0x56a>
			return status1;
 8004032:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8004036:	f000 bedc 	b.w	8004df2 <scaraInitDuty+0x1322>
		}
		if ( SCARA_STATUS_OK != status2) {
 800403a:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 86b8 	beq.w	8004db4 <scaraInitDuty+0x12e4>
			return status2;
 8004044:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8004048:	f000 bed3 	b.w	8004df2 <scaraInitDuty+0x1322>
 800404c:	20005338 	.word	0x20005338
 8004050:	20005450 	.word	0x20005450
 8004054:	200055a8 	.word	0x200055a8
 8004058:	200054d0 	.word	0x200054d0
 800405c:	20005628 	.word	0x20005628
		}


	/*----------- Space Joint ------------*/
	} else if (DUTY_SPACE_JOINT == command.space_type) {
 8004060:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 8004064:	2b01      	cmp	r3, #1
 8004066:	f040 86a3 	bne.w	8004db0 <scaraInitDuty+0x12e0>

		myDUTY.space_type = DUTY_SPACE_JOINT;// Change type
 800406a:	4ba7      	ldr	r3, [pc, #668]	; (8004308 <scaraInitDuty+0x838>)
 800406c:	2201      	movs	r2, #1
 800406e:	701a      	strb	r2, [r3, #0]
		myDUTY.joint.theta1_start	 = positionCurrent.Theta1;
 8004070:	4ba6      	ldr	r3, [pc, #664]	; (800430c <scaraInitDuty+0x83c>)
 8004072:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 8004076:	4aa4      	ldr	r2, [pc, #656]	; (8004308 <scaraInitDuty+0x838>)
 8004078:	f602 1228 	addw	r2, r2, #2344	; 0x928
 800407c:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta2_start	 = positionCurrent.Theta2;
 8004080:	4ba2      	ldr	r3, [pc, #648]	; (800430c <scaraInitDuty+0x83c>)
 8004082:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8004086:	4aa0      	ldr	r2, [pc, #640]	; (8004308 <scaraInitDuty+0x838>)
 8004088:	f502 6213 	add.w	r2, r2, #2352	; 0x930
 800408c:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.d3_start		 = positionCurrent.D3;
 8004090:	4b9e      	ldr	r3, [pc, #632]	; (800430c <scaraInitDuty+0x83c>)
 8004092:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8004096:	4a9c      	ldr	r2, [pc, #624]	; (8004308 <scaraInitDuty+0x838>)
 8004098:	f602 1238 	addw	r2, r2, #2360	; 0x938
 800409c:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta4_start 	 = positionCurrent.Theta4;
 80040a0:	4b9a      	ldr	r3, [pc, #616]	; (800430c <scaraInitDuty+0x83c>)
 80040a2:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80040a6:	4a98      	ldr	r2, [pc, #608]	; (8004308 <scaraInitDuty+0x838>)
 80040a8:	f502 6214 	add.w	r2, r2, #2368	; 0x940
 80040ac:	e9c2 3400 	strd	r3, r4, [r2]

		//-----Joint Single
		if ( DUTY_JOINT_SINGLE == command.joint_type) {
 80040b0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f040 836d 	bne.w	8004794 <scaraInitDuty+0xcc4>
			// Trajectory 1 profile
			double s, abs_position;
			switch(command.sub_para_int) {
 80040ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80040be:	2b03      	cmp	r3, #3
 80040c0:	f200 814e 	bhi.w	8004360 <scaraInitDuty+0x890>
 80040c4:	a201      	add	r2, pc, #4	; (adr r2, 80040cc <scaraInitDuty+0x5fc>)
 80040c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ca:	bf00      	nop
 80040cc:	080040dd 	.word	0x080040dd
 80040d0:	08004183 	.word	0x08004183
 80040d4:	08004229 	.word	0x08004229
 80040d8:	080042a5 	.word	0x080042a5
			case 0:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 80040dc:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80040e0:	a387      	add	r3, pc, #540	; (adr r3, 8004300 <scaraInitDuty+0x830>)
 80040e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e6:	f7fc fa97 	bl	8000618 <__aeabi_dmul>
 80040ea:	4603      	mov	r3, r0
 80040ec:	460c      	mov	r4, r1
 80040ee:	4618      	mov	r0, r3
 80040f0:	4621      	mov	r1, r4
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	4b86      	ldr	r3, [pc, #536]	; (8004310 <scaraInitDuty+0x840>)
 80040f8:	f7fc fbb8 	bl	800086c <__aeabi_ddiv>
 80040fc:	4603      	mov	r3, r0
 80040fe:	460c      	mov	r4, r1
 8004100:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8004104:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8004108:	2b01      	cmp	r3, #1
 800410a:	d113      	bne.n	8004134 <scaraInitDuty+0x664>
					abs_position = myDUTY.joint.theta1_start + command.sub_para_double;
 800410c:	4b7e      	ldr	r3, [pc, #504]	; (8004308 <scaraInitDuty+0x838>)
 800410e:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8004112:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004116:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 800411a:	461a      	mov	r2, r3
 800411c:	4623      	mov	r3, r4
 800411e:	f7fc f8c5 	bl	80002ac <__adddf3>
 8004122:	4603      	mov	r3, r0
 8004124:	460c      	mov	r4, r1
 8004126:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 800412a:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 800412e:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8004132:	e01a      	b.n	800416a <scaraInitDuty+0x69a>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8004134:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8004138:	2b00      	cmp	r3, #0
 800413a:	d113      	bne.n	8004164 <scaraInitDuty+0x694>
					abs_position = command.sub_para_double;
 800413c:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8004140:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta1_start;
 8004144:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8004148:	4b6f      	ldr	r3, [pc, #444]	; (8004308 <scaraInitDuty+0x838>)
 800414a:	f603 1328 	addw	r3, r3, #2344	; 0x928
 800414e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004152:	461a      	mov	r2, r3
 8004154:	4623      	mov	r3, r4
 8004156:	f7fc f8a7 	bl	80002a8 <__aeabi_dsub>
 800415a:	4603      	mov	r3, r0
 800415c:	460c      	mov	r4, r1
 800415e:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8004162:	e002      	b.n	800416a <scaraInitDuty+0x69a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8004164:	230c      	movs	r3, #12
 8004166:	f000 be44 	b.w	8004df2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J0, abs_position)) {
 800416a:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 800416e:	2000      	movs	r0, #0
 8004170:	f003 fc46 	bl	8007a00 <scaraCheckWorkSpace1>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 80f5 	beq.w	8004366 <scaraInitDuty+0x896>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800417c:	2307      	movs	r3, #7
 800417e:	f000 be38 	b.w	8004df2 <scaraInitDuty+0x1322>
				}
				break;
			case 1:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8004182:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8004186:	a35e      	add	r3, pc, #376	; (adr r3, 8004300 <scaraInitDuty+0x830>)
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f7fc fa44 	bl	8000618 <__aeabi_dmul>
 8004190:	4603      	mov	r3, r0
 8004192:	460c      	mov	r4, r1
 8004194:	4618      	mov	r0, r3
 8004196:	4621      	mov	r1, r4
 8004198:	f04f 0200 	mov.w	r2, #0
 800419c:	4b5c      	ldr	r3, [pc, #368]	; (8004310 <scaraInitDuty+0x840>)
 800419e:	f7fc fb65 	bl	800086c <__aeabi_ddiv>
 80041a2:	4603      	mov	r3, r0
 80041a4:	460c      	mov	r4, r1
 80041a6:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80041aa:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d113      	bne.n	80041da <scaraInitDuty+0x70a>
					abs_position = myDUTY.joint.theta2_start + command.sub_para_double;
 80041b2:	4b55      	ldr	r3, [pc, #340]	; (8004308 <scaraInitDuty+0x838>)
 80041b4:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 80041b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80041bc:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 80041c0:	461a      	mov	r2, r3
 80041c2:	4623      	mov	r3, r4
 80041c4:	f7fc f872 	bl	80002ac <__adddf3>
 80041c8:	4603      	mov	r3, r0
 80041ca:	460c      	mov	r4, r1
 80041cc:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 80041d0:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 80041d4:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 80041d8:	e01a      	b.n	8004210 <scaraInitDuty+0x740>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 80041da:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d113      	bne.n	800420a <scaraInitDuty+0x73a>
					abs_position = command.sub_para_double;
 80041e2:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 80041e6:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta2_start;
 80041ea:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80041ee:	4b46      	ldr	r3, [pc, #280]	; (8004308 <scaraInitDuty+0x838>)
 80041f0:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 80041f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80041f8:	461a      	mov	r2, r3
 80041fa:	4623      	mov	r3, r4
 80041fc:	f7fc f854 	bl	80002a8 <__aeabi_dsub>
 8004200:	4603      	mov	r3, r0
 8004202:	460c      	mov	r4, r1
 8004204:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8004208:	e002      	b.n	8004210 <scaraInitDuty+0x740>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 800420a:	230c      	movs	r3, #12
 800420c:	f000 bdf1 	b.w	8004df2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J1, abs_position)) {
 8004210:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8004214:	2001      	movs	r0, #1
 8004216:	f003 fbf3 	bl	8007a00 <scaraCheckWorkSpace1>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 80a4 	beq.w	800436a <scaraInitDuty+0x89a>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8004222:	2307      	movs	r3, #7
 8004224:	f000 bde5 	b.w	8004df2 <scaraInitDuty+0x1322>
				}
				break;
			case 2:
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8004228:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800422c:	2b01      	cmp	r3, #1
 800422e:	d113      	bne.n	8004258 <scaraInitDuty+0x788>
					abs_position = myDUTY.joint.d3_start + command.sub_para_double;
 8004230:	4b35      	ldr	r3, [pc, #212]	; (8004308 <scaraInitDuty+0x838>)
 8004232:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8004236:	e9d3 0100 	ldrd	r0, r1, [r3]
 800423a:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 800423e:	461a      	mov	r2, r3
 8004240:	4623      	mov	r3, r4
 8004242:	f7fc f833 	bl	80002ac <__adddf3>
 8004246:	4603      	mov	r3, r0
 8004248:	460c      	mov	r4, r1
 800424a:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 800424e:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8004252:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8004256:	e01a      	b.n	800428e <scaraInitDuty+0x7be>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8004258:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800425c:	2b00      	cmp	r3, #0
 800425e:	d113      	bne.n	8004288 <scaraInitDuty+0x7b8>
					abs_position = command.sub_para_double;
 8004260:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8004264:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.d3_start;
 8004268:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 800426c:	4b26      	ldr	r3, [pc, #152]	; (8004308 <scaraInitDuty+0x838>)
 800426e:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8004272:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004276:	461a      	mov	r2, r3
 8004278:	4623      	mov	r3, r4
 800427a:	f7fc f815 	bl	80002a8 <__aeabi_dsub>
 800427e:	4603      	mov	r3, r0
 8004280:	460c      	mov	r4, r1
 8004282:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8004286:	e002      	b.n	800428e <scaraInitDuty+0x7be>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8004288:	230c      	movs	r3, #12
 800428a:	f000 bdb2 	b.w	8004df2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J2, abs_position)) {
 800428e:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8004292:	2002      	movs	r0, #2
 8004294:	f003 fbb4 	bl	8007a00 <scaraCheckWorkSpace1>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d067      	beq.n	800436e <scaraInitDuty+0x89e>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800429e:	2307      	movs	r3, #7
 80042a0:	f000 bda7 	b.w	8004df2 <scaraInitDuty+0x1322>
				}
				break;
			case 3:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 80042a4:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80042a8:	a315      	add	r3, pc, #84	; (adr r3, 8004300 <scaraInitDuty+0x830>)
 80042aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ae:	f7fc f9b3 	bl	8000618 <__aeabi_dmul>
 80042b2:	4603      	mov	r3, r0
 80042b4:	460c      	mov	r4, r1
 80042b6:	4618      	mov	r0, r3
 80042b8:	4621      	mov	r1, r4
 80042ba:	f04f 0200 	mov.w	r2, #0
 80042be:	4b14      	ldr	r3, [pc, #80]	; (8004310 <scaraInitDuty+0x840>)
 80042c0:	f7fc fad4 	bl	800086c <__aeabi_ddiv>
 80042c4:	4603      	mov	r3, r0
 80042c6:	460c      	mov	r4, r1
 80042c8:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80042cc:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d11f      	bne.n	8004314 <scaraInitDuty+0x844>
					abs_position = myDUTY.joint.theta4_start + command.sub_para_double;
 80042d4:	4b0c      	ldr	r3, [pc, #48]	; (8004308 <scaraInitDuty+0x838>)
 80042d6:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 80042da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042de:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 80042e2:	461a      	mov	r2, r3
 80042e4:	4623      	mov	r3, r4
 80042e6:	f7fb ffe1 	bl	80002ac <__adddf3>
 80042ea:	4603      	mov	r3, r0
 80042ec:	460c      	mov	r4, r1
 80042ee:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 80042f2:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 80042f6:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 80042fa:	e026      	b.n	800434a <scaraInitDuty+0x87a>
 80042fc:	f3af 8000 	nop.w
 8004300:	60000000 	.word	0x60000000
 8004304:	400921fb 	.word	0x400921fb
 8004308:	20005338 	.word	0x20005338
 800430c:	20005cf0 	.word	0x20005cf0
 8004310:	40668000 	.word	0x40668000
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8004314:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8004318:	2b00      	cmp	r3, #0
 800431a:	d113      	bne.n	8004344 <scaraInitDuty+0x874>
					abs_position = command.sub_para_double;
 800431c:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8004320:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta4_start;
 8004324:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8004328:	4bb5      	ldr	r3, [pc, #724]	; (8004600 <scaraInitDuty+0xb30>)
 800432a:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 800432e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004332:	461a      	mov	r2, r3
 8004334:	4623      	mov	r3, r4
 8004336:	f7fb ffb7 	bl	80002a8 <__aeabi_dsub>
 800433a:	4603      	mov	r3, r0
 800433c:	460c      	mov	r4, r1
 800433e:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8004342:	e002      	b.n	800434a <scaraInitDuty+0x87a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8004344:	230c      	movs	r3, #12
 8004346:	f000 bd54 	b.w	8004df2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J3, abs_position)) {
 800434a:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 800434e:	2003      	movs	r0, #3
 8004350:	f003 fb56 	bl	8007a00 <scaraCheckWorkSpace1>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00b      	beq.n	8004372 <scaraInitDuty+0x8a2>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800435a:	2307      	movs	r3, #7
 800435c:	f000 bd49 	b.w	8004df2 <scaraInitDuty+0x1322>
				}
				break;
			default:
				return SCARA_STATUS_ERROR_JOINT_NUM;
 8004360:	230b      	movs	r3, #11
 8004362:	f000 bd46 	b.w	8004df2 <scaraInitDuty+0x1322>
				break;
 8004366:	bf00      	nop
 8004368:	e004      	b.n	8004374 <scaraInitDuty+0x8a4>
				break;
 800436a:	bf00      	nop
 800436c:	e002      	b.n	8004374 <scaraInitDuty+0x8a4>
				break;
 800436e:	bf00      	nop
 8004370:	e000      	b.n	8004374 <scaraInitDuty+0x8a4>
				break;
 8004372:	bf00      	nop
			}

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8004374:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8004378:	2b00      	cmp	r3, #0
 800437a:	f040 80f5 	bne.w	8004568 <scaraInitDuty+0xa98>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 800437e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004382:	2b01      	cmp	r3, #1
 8004384:	d17d      	bne.n	8004482 <scaraInitDuty+0x9b2>
					for ( uint8_t i = 0; i < 4; i++) {
 8004386:	2300      	movs	r3, #0
 8004388:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 800438c:	e074      	b.n	8004478 <scaraInitDuty+0x9a8>
						if ( i == command.sub_para_int) {
 800438e:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8004392:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004396:	429a      	cmp	r2, r3
 8004398:	d131      	bne.n	80043fe <scaraInitDuty+0x92e>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 800439a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800439e:	4a98      	ldr	r2, [pc, #608]	; (8004600 <scaraInitDuty+0xb30>)
 80043a0:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80043a4:	fb01 f303 	mul.w	r3, r1, r3
 80043a8:	4413      	add	r3, r2
 80043aa:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80043ae:	2200      	movs	r2, #0
 80043b0:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 80043b2:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 80043b6:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80043ba:	4991      	ldr	r1, [pc, #580]	; (8004600 <scaraInitDuty+0xb30>)
 80043bc:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80043c0:	fb00 f202 	mul.w	r2, r0, r2
 80043c4:	440a      	add	r2, r1
 80043c6:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 80043ca:	e9c2 3400 	strd	r3, r4, [r2]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80043ce:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80043d2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80043d6:	fb02 f303 	mul.w	r3, r2, r3
 80043da:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 80043de:	4a88      	ldr	r2, [pc, #544]	; (8004600 <scaraInitDuty+0xb30>)
 80043e0:	1898      	adds	r0, r3, r2
 80043e2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80043e6:	4a87      	ldr	r2, [pc, #540]	; (8004604 <scaraInitDuty+0xb34>)
 80043e8:	5cd3      	ldrb	r3, [r2, r3]
 80043ea:	2201      	movs	r2, #1
 80043ec:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80043f0:	4619      	mov	r1, r3
 80043f2:	f000 ff4d 	bl	8005290 <scaraInitLSPB>
 80043f6:	4603      	mov	r3, r0
 80043f8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 80043fc:	e030      	b.n	8004460 <scaraInitDuty+0x990>
											s, DUTY_MODE_INIT_QVT);
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80043fe:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8004402:	4a7f      	ldr	r2, [pc, #508]	; (8004600 <scaraInitDuty+0xb30>)
 8004404:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004408:	fb01 f303 	mul.w	r3, r1, r3
 800440c:	4413      	add	r3, r2
 800440e:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004412:	2200      	movs	r2, #0
 8004414:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8004416:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 800441a:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800441e:	4978      	ldr	r1, [pc, #480]	; (8004600 <scaraInitDuty+0xb30>)
 8004420:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004424:	fb00 f202 	mul.w	r2, r0, r2
 8004428:	440a      	add	r2, r1
 800442a:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 800442e:	e9c2 3400 	strd	r3, r4, [r2]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8004432:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8004436:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800443a:	fb02 f303 	mul.w	r3, r2, r3
 800443e:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004442:	4a6f      	ldr	r2, [pc, #444]	; (8004600 <scaraInitDuty+0xb30>)
 8004444:	1898      	adds	r0, r3, r2
 8004446:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800444a:	4a6e      	ldr	r2, [pc, #440]	; (8004604 <scaraInitDuty+0xb34>)
 800444c:	5cd3      	ldrb	r3, [r2, r3]
 800444e:	2201      	movs	r2, #1
 8004450:	ed9f 0b69 	vldr	d0, [pc, #420]	; 80045f8 <scaraInitDuty+0xb28>
 8004454:	4619      	mov	r1, r3
 8004456:	f000 ff1b 	bl	8005290 <scaraInitLSPB>
 800445a:	4603      	mov	r3, r0
 800445c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
											0, DUTY_MODE_INIT_QVT);
						}
						myDUTY.time_total = command.time_total;
 8004460:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004464:	4a66      	ldr	r2, [pc, #408]	; (8004600 <scaraInitDuty+0xb30>)
 8004466:	f602 1248 	addw	r2, r2, #2376	; 0x948
 800446a:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 800446e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8004472:	3301      	adds	r3, #1
 8004474:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8004478:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800447c:	2b03      	cmp	r3, #3
 800447e:	d986      	bls.n	800438e <scaraInitDuty+0x8be>
 8004480:	e179      	b.n	8004776 <scaraInitDuty+0xca6>
					}
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8004482:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004486:	2b00      	cmp	r3, #0
 8004488:	d16b      	bne.n	8004562 <scaraInitDuty+0xa92>
					for ( uint8_t i = 0; i < 4; i++) {
 800448a:	2300      	movs	r3, #0
 800448c:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 8004490:	e062      	b.n	8004558 <scaraInitDuty+0xa88>
						if ( i == command.sub_para_int) {
 8004492:	f897 20de 	ldrb.w	r2, [r7, #222]	; 0xde
 8004496:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800449a:	429a      	cmp	r2, r3
 800449c:	d134      	bne.n	8004508 <scaraInitDuty+0xa38>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 800449e:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 80044a2:	4a57      	ldr	r2, [pc, #348]	; (8004600 <scaraInitDuty+0xb30>)
 80044a4:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80044a8:	fb01 f303 	mul.w	r3, r1, r3
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80044b2:	2200      	movs	r2, #0
 80044b4:	701a      	strb	r2, [r3, #0]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80044b6:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 80044ba:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80044be:	fb02 f303 	mul.w	r3, r2, r3
 80044c2:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 80044c6:	4a4e      	ldr	r2, [pc, #312]	; (8004600 <scaraInitDuty+0xb30>)
 80044c8:	1898      	adds	r0, r3, r2
 80044ca:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 80044ce:	4a4d      	ldr	r2, [pc, #308]	; (8004604 <scaraInitDuty+0xb34>)
 80044d0:	5cd3      	ldrb	r3, [r2, r3]
 80044d2:	2200      	movs	r2, #0
 80044d4:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80044d8:	4619      	mov	r1, r3
 80044da:	f000 fed9 	bl	8005290 <scaraInitLSPB>
 80044de:	4603      	mov	r3, r0
 80044e0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
											s, DUTY_MODE_INIT_QVA);
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 80044e4:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 80044e8:	4a45      	ldr	r2, [pc, #276]	; (8004600 <scaraInitDuty+0xb30>)
 80044ea:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80044ee:	fb01 f303 	mul.w	r3, r1, r3
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80044f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80044fc:	4a40      	ldr	r2, [pc, #256]	; (8004600 <scaraInitDuty+0xb30>)
 80044fe:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004502:	e9c2 3400 	strd	r3, r4, [r2]
 8004506:	e022      	b.n	800454e <scaraInitDuty+0xa7e>
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8004508:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 800450c:	4a3c      	ldr	r2, [pc, #240]	; (8004600 <scaraInitDuty+0xb30>)
 800450e:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	4413      	add	r3, r2
 8004518:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8004520:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004524:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004528:	fb02 f303 	mul.w	r3, r2, r3
 800452c:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004530:	4a33      	ldr	r2, [pc, #204]	; (8004600 <scaraInitDuty+0xb30>)
 8004532:	1898      	adds	r0, r3, r2
 8004534:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004538:	4a32      	ldr	r2, [pc, #200]	; (8004604 <scaraInitDuty+0xb34>)
 800453a:	5cd3      	ldrb	r3, [r2, r3]
 800453c:	2200      	movs	r2, #0
 800453e:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 80045f8 <scaraInitDuty+0xb28>
 8004542:	4619      	mov	r1, r3
 8004544:	f000 fea4 	bl	8005290 <scaraInitLSPB>
 8004548:	4603      	mov	r3, r0
 800454a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
					for ( uint8_t i = 0; i < 4; i++) {
 800454e:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004552:	3301      	adds	r3, #1
 8004554:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 8004558:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 800455c:	2b03      	cmp	r3, #3
 800455e:	d998      	bls.n	8004492 <scaraInitDuty+0x9c2>
 8004560:	e109      	b.n	8004776 <scaraInitDuty+0xca6>
											0, DUTY_MODE_INIT_QVA);
						}
					}
				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8004562:	2308      	movs	r3, #8
 8004564:	f000 bc45 	b.w	8004df2 <scaraInitDuty+0x1322>
				}
			// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8004568:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 800456c:	2b01      	cmp	r3, #1
 800456e:	f040 8100 	bne.w	8004772 <scaraInitDuty+0xca2>
					// Mode Init Time
					if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8004572:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004576:	2b01      	cmp	r3, #1
 8004578:	f040 8089 	bne.w	800468e <scaraInitDuty+0xbbe>
						for ( uint8_t i = 0; i < 4; i++) {
 800457c:	2300      	movs	r3, #0
 800457e:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 8004582:	e07e      	b.n	8004682 <scaraInitDuty+0xbb2>
							if ( i == command.sub_para_int) {
 8004584:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 8004588:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800458c:	429a      	cmp	r2, r3
 800458e:	d13b      	bne.n	8004608 <scaraInitDuty+0xb38>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004590:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004594:	4a1a      	ldr	r2, [pc, #104]	; (8004600 <scaraInitDuty+0xb30>)
 8004596:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800459a:	fb01 f303 	mul.w	r3, r1, r3
 800459e:	4413      	add	r3, r2
 80045a0:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80045a4:	2201      	movs	r2, #1
 80045a6:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 80045a8:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 80045ac:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80045b0:	4913      	ldr	r1, [pc, #76]	; (8004600 <scaraInitDuty+0xb30>)
 80045b2:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80045b6:	fb00 f202 	mul.w	r2, r0, r2
 80045ba:	440a      	add	r2, r1
 80045bc:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 80045c0:	e9c2 3400 	strd	r3, r4, [r2]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80045c4:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 80045c8:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80045cc:	fb02 f303 	mul.w	r3, r2, r3
 80045d0:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80045d4:	4a0a      	ldr	r2, [pc, #40]	; (8004600 <scaraInitDuty+0xb30>)
 80045d6:	1898      	adds	r0, r3, r2
 80045d8:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 80045dc:	4a09      	ldr	r2, [pc, #36]	; (8004604 <scaraInitDuty+0xb34>)
 80045de:	5cd3      	ldrb	r3, [r2, r3]
 80045e0:	2201      	movs	r2, #1
 80045e2:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80045e6:	4619      	mov	r1, r3
 80045e8:	f001 f9fe 	bl	80059e8 <scaraInitScurve>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 80045f2:	e03a      	b.n	800466a <scaraInitDuty+0xb9a>
 80045f4:	f3af 8000 	nop.w
	...
 8004600:	20005338 	.word	0x20005338
 8004604:	20000c7c 	.word	0x20000c7c
											joint_taget[i],
											s, DUTY_MODE_INIT_QVT);
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004608:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800460c:	4aa4      	ldr	r2, [pc, #656]	; (80048a0 <scaraInitDuty+0xdd0>)
 800460e:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004612:	fb01 f303 	mul.w	r3, r1, r3
 8004616:	4413      	add	r3, r2
 8004618:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800461c:	2201      	movs	r2, #1
 800461e:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8004620:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 8004624:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004628:	499d      	ldr	r1, [pc, #628]	; (80048a0 <scaraInitDuty+0xdd0>)
 800462a:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800462e:	fb00 f202 	mul.w	r2, r0, r2
 8004632:	440a      	add	r2, r1
 8004634:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004638:	e9c2 3400 	strd	r3, r4, [r2]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 800463c:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004640:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004644:	fb02 f303 	mul.w	r3, r2, r3
 8004648:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800464c:	4a94      	ldr	r2, [pc, #592]	; (80048a0 <scaraInitDuty+0xdd0>)
 800464e:	1898      	adds	r0, r3, r2
 8004650:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004654:	4a93      	ldr	r2, [pc, #588]	; (80048a4 <scaraInitDuty+0xdd4>)
 8004656:	5cd3      	ldrb	r3, [r2, r3]
 8004658:	2201      	movs	r2, #1
 800465a:	ed9f 0b8d 	vldr	d0, [pc, #564]	; 8004890 <scaraInitDuty+0xdc0>
 800465e:	4619      	mov	r1, r3
 8004660:	f001 f9c2 	bl	80059e8 <scaraInitScurve>
 8004664:	4603      	mov	r3, r0
 8004666:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
											joint_taget[i],
											0, DUTY_MODE_INIT_QVT);
							}
							myDUTY.time_total = command.time_total;
 800466a:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800466e:	4a8c      	ldr	r2, [pc, #560]	; (80048a0 <scaraInitDuty+0xdd0>)
 8004670:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004674:	e9c2 3400 	strd	r3, r4, [r2]
						for ( uint8_t i = 0; i < 4; i++) {
 8004678:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800467c:	3301      	adds	r3, #1
 800467e:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 8004682:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004686:	2b03      	cmp	r3, #3
 8004688:	f67f af7c 	bls.w	8004584 <scaraInitDuty+0xab4>
 800468c:	e073      	b.n	8004776 <scaraInitDuty+0xca6>
						}
					// Mode Init Acc
					} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 800468e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004692:	2b00      	cmp	r3, #0
 8004694:	d16b      	bne.n	800476e <scaraInitDuty+0xc9e>
						for ( uint8_t i = 0; i < 4; i++) {
 8004696:	2300      	movs	r3, #0
 8004698:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 800469c:	e062      	b.n	8004764 <scaraInitDuty+0xc94>
							if ( i == command.sub_para_int) {
 800469e:	f897 20dc 	ldrb.w	r2, [r7, #220]	; 0xdc
 80046a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d134      	bne.n	8004714 <scaraInitDuty+0xc44>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80046aa:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80046ae:	4a7c      	ldr	r2, [pc, #496]	; (80048a0 <scaraInitDuty+0xdd0>)
 80046b0:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80046b4:	fb01 f303 	mul.w	r3, r1, r3
 80046b8:	4413      	add	r3, r2
 80046ba:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80046be:	2201      	movs	r2, #1
 80046c0:	701a      	strb	r2, [r3, #0]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80046c2:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80046c6:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80046ca:	fb02 f303 	mul.w	r3, r2, r3
 80046ce:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80046d2:	4a73      	ldr	r2, [pc, #460]	; (80048a0 <scaraInitDuty+0xdd0>)
 80046d4:	1898      	adds	r0, r3, r2
 80046d6:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80046da:	4a72      	ldr	r2, [pc, #456]	; (80048a4 <scaraInitDuty+0xdd4>)
 80046dc:	5cd3      	ldrb	r3, [r2, r3]
 80046de:	2200      	movs	r2, #0
 80046e0:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80046e4:	4619      	mov	r1, r3
 80046e6:	f001 f97f 	bl	80059e8 <scaraInitScurve>
 80046ea:	4603      	mov	r3, r0
 80046ec:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
											joint_taget[i],
											s, DUTY_MODE_INIT_QVA);
								myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 80046f0:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80046f4:	4a6a      	ldr	r2, [pc, #424]	; (80048a0 <scaraInitDuty+0xdd0>)
 80046f6:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80046fa:	fb01 f303 	mul.w	r3, r1, r3
 80046fe:	4413      	add	r3, r2
 8004700:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8004704:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004708:	4a65      	ldr	r2, [pc, #404]	; (80048a0 <scaraInitDuty+0xdd0>)
 800470a:	f602 1248 	addw	r2, r2, #2376	; 0x948
 800470e:	e9c2 3400 	strd	r3, r4, [r2]
 8004712:	e022      	b.n	800475a <scaraInitDuty+0xc8a>
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004714:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004718:	4a61      	ldr	r2, [pc, #388]	; (80048a0 <scaraInitDuty+0xdd0>)
 800471a:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800471e:	fb01 f303 	mul.w	r3, r1, r3
 8004722:	4413      	add	r3, r2
 8004724:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004728:	2201      	movs	r2, #1
 800472a:	701a      	strb	r2, [r3, #0]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 800472c:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004730:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004734:	fb02 f303 	mul.w	r3, r2, r3
 8004738:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800473c:	4a58      	ldr	r2, [pc, #352]	; (80048a0 <scaraInitDuty+0xdd0>)
 800473e:	1898      	adds	r0, r3, r2
 8004740:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004744:	4a57      	ldr	r2, [pc, #348]	; (80048a4 <scaraInitDuty+0xdd4>)
 8004746:	5cd3      	ldrb	r3, [r2, r3]
 8004748:	2200      	movs	r2, #0
 800474a:	ed9f 0b51 	vldr	d0, [pc, #324]	; 8004890 <scaraInitDuty+0xdc0>
 800474e:	4619      	mov	r1, r3
 8004750:	f001 f94a 	bl	80059e8 <scaraInitScurve>
 8004754:	4603      	mov	r3, r0
 8004756:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						for ( uint8_t i = 0; i < 4; i++) {
 800475a:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 800475e:	3301      	adds	r3, #1
 8004760:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 8004764:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004768:	2b03      	cmp	r3, #3
 800476a:	d998      	bls.n	800469e <scaraInitDuty+0xbce>
 800476c:	e003      	b.n	8004776 <scaraInitDuty+0xca6>
											0, DUTY_MODE_INIT_QVA);
							}
						}

					} else {
						return SCARA_STATUS_ERROR_MODE_INIT;
 800476e:	2308      	movs	r3, #8
 8004770:	e33f      	b.n	8004df2 <scaraInitDuty+0x1322>
					}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 8004772:	2305      	movs	r3, #5
 8004774:	e33d      	b.n	8004df2 <scaraInitDuty+0x1322>
			}
		// Check Init Status
			if ( SCARA_STATUS_OK != status1) {
 8004776:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800477a:	2b00      	cmp	r3, #0
 800477c:	d002      	beq.n	8004784 <scaraInitDuty+0xcb4>
				return status1;
 800477e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8004782:	e336      	b.n	8004df2 <scaraInitDuty+0x1322>
			}
			if ( SCARA_STATUS_OK != status2) {
 8004784:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 8313 	beq.w	8004db4 <scaraInitDuty+0x12e4>
				return status2;
 800478e:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8004792:	e32e      	b.n	8004df2 <scaraInitDuty+0x1322>
			}

		//----Joint Quadra
		} else if 	( DUTY_JOINT_4DOF == command.joint_type) {
 8004794:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8004798:	2b01      	cmp	r3, #1
 800479a:	f040 8307 	bne.w	8004dac <scaraInitDuty+0x12dc>
			SCARA_PositionTypeDef	target_point;
			// Change Degree --> Radian
			command.target_point.roll = command.target_point.roll*PI/180.0;
 800479e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80047a2:	a33d      	add	r3, pc, #244	; (adr r3, 8004898 <scaraInitDuty+0xdc8>)
 80047a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a8:	f7fb ff36 	bl	8000618 <__aeabi_dmul>
 80047ac:	4603      	mov	r3, r0
 80047ae:	460c      	mov	r4, r1
 80047b0:	4618      	mov	r0, r3
 80047b2:	4621      	mov	r1, r4
 80047b4:	f04f 0200 	mov.w	r2, #0
 80047b8:	4b3b      	ldr	r3, [pc, #236]	; (80048a8 <scaraInitDuty+0xdd8>)
 80047ba:	f7fc f857 	bl	800086c <__aeabi_ddiv>
 80047be:	4603      	mov	r3, r0
 80047c0:	460c      	mov	r4, r1
 80047c2:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
			// Coordinate
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80047c6:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d134      	bne.n	8004838 <scaraInitDuty+0xd68>
				target_point.x 		= positionCurrent.x + command.target_point.x;
 80047ce:	4b37      	ldr	r3, [pc, #220]	; (80048ac <scaraInitDuty+0xddc>)
 80047d0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80047d4:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 80047d8:	461a      	mov	r2, r3
 80047da:	4623      	mov	r3, r4
 80047dc:	f7fb fd66 	bl	80002ac <__adddf3>
 80047e0:	4603      	mov	r3, r0
 80047e2:	460c      	mov	r4, r1
 80047e4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				target_point.y 		= positionCurrent.y + command.target_point.y;
 80047e8:	4b30      	ldr	r3, [pc, #192]	; (80048ac <scaraInitDuty+0xddc>)
 80047ea:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80047ee:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 80047f2:	461a      	mov	r2, r3
 80047f4:	4623      	mov	r3, r4
 80047f6:	f7fb fd59 	bl	80002ac <__adddf3>
 80047fa:	4603      	mov	r3, r0
 80047fc:	460c      	mov	r4, r1
 80047fe:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				target_point.z 		= positionCurrent.z + command.target_point.z;
 8004802:	4b2a      	ldr	r3, [pc, #168]	; (80048ac <scaraInitDuty+0xddc>)
 8004804:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004808:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 800480c:	461a      	mov	r2, r3
 800480e:	4623      	mov	r3, r4
 8004810:	f7fb fd4c 	bl	80002ac <__adddf3>
 8004814:	4603      	mov	r3, r0
 8004816:	460c      	mov	r4, r1
 8004818:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
				target_point.roll	= positionCurrent.roll + command.target_point.roll;
 800481c:	4b23      	ldr	r3, [pc, #140]	; (80048ac <scaraInitDuty+0xddc>)
 800481e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8004822:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 8004826:	461a      	mov	r2, r3
 8004828:	4623      	mov	r3, r4
 800482a:	f7fb fd3f 	bl	80002ac <__adddf3>
 800482e:	4603      	mov	r3, r0
 8004830:	460c      	mov	r4, r1
 8004832:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8004836:	e016      	b.n	8004866 <scaraInitDuty+0xd96>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8004838:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800483c:	2b00      	cmp	r3, #0
 800483e:	d110      	bne.n	8004862 <scaraInitDuty+0xd92>
				target_point.x 		= command.target_point.x;
 8004840:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8004844:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				target_point.y 		= command.target_point.y;
 8004848:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 800484c:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				target_point.z 		= command.target_point.z;
 8004850:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 8004854:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
				target_point.roll	= command.target_point.roll;
 8004858:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 800485c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8004860:	e001      	b.n	8004866 <scaraInitDuty+0xd96>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 8004862:	230c      	movs	r3, #12
 8004864:	e2c5      	b.n	8004df2 <scaraInitDuty+0x1322>
			}

			if( FALSE == kinematicInverse(&target_point, positionCurrent)) {
 8004866:	4c11      	ldr	r4, [pc, #68]	; (80048ac <scaraInitDuty+0xddc>)
 8004868:	f107 0568 	add.w	r5, r7, #104	; 0x68
 800486c:	4668      	mov	r0, sp
 800486e:	f104 0308 	add.w	r3, r4, #8
 8004872:	2260      	movs	r2, #96	; 0x60
 8004874:	4619      	mov	r1, r3
 8004876:	f00e fabb 	bl	8012df0 <memcpy>
 800487a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800487e:	4628      	mov	r0, r5
 8004880:	f7fe fb2a 	bl	8002ed8 <kinematicInverse>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d112      	bne.n	80048b0 <scaraInitDuty+0xde0>
				return SCARA_STATUS_ERROR_OVER_WORKSPACE;// Exit with error
 800488a:	2307      	movs	r3, #7
 800488c:	e2b1      	b.n	8004df2 <scaraInitDuty+0x1322>
 800488e:	bf00      	nop
	...
 8004898:	60000000 	.word	0x60000000
 800489c:	400921fb 	.word	0x400921fb
 80048a0:	20005338 	.word	0x20005338
 80048a4:	20000c7c 	.word	0x20000c7c
 80048a8:	40668000 	.word	0x40668000
 80048ac:	20005cf0 	.word	0x20005cf0
			}
			// Trajectory 4 profile
			double q[4];
			q[0] = target_point.Theta1 - positionCurrent.Theta1;
 80048b0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80048b4:	4bb0      	ldr	r3, [pc, #704]	; (8004b78 <scaraInitDuty+0x10a8>)
 80048b6:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 80048ba:	461a      	mov	r2, r3
 80048bc:	4623      	mov	r3, r4
 80048be:	f7fb fcf3 	bl	80002a8 <__aeabi_dsub>
 80048c2:	4603      	mov	r3, r0
 80048c4:	460c      	mov	r4, r1
 80048c6:	463a      	mov	r2, r7
 80048c8:	e9c2 3400 	strd	r3, r4, [r2]
			q[1] = target_point.Theta2 - positionCurrent.Theta2;
 80048cc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80048d0:	4ba9      	ldr	r3, [pc, #676]	; (8004b78 <scaraInitDuty+0x10a8>)
 80048d2:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 80048d6:	461a      	mov	r2, r3
 80048d8:	4623      	mov	r3, r4
 80048da:	f7fb fce5 	bl	80002a8 <__aeabi_dsub>
 80048de:	4603      	mov	r3, r0
 80048e0:	460c      	mov	r4, r1
 80048e2:	463a      	mov	r2, r7
 80048e4:	e9c2 3402 	strd	r3, r4, [r2, #8]
			q[2] = target_point.D3 	   - positionCurrent.D3;
 80048e8:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80048ec:	4ba2      	ldr	r3, [pc, #648]	; (8004b78 <scaraInitDuty+0x10a8>)
 80048ee:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 80048f2:	461a      	mov	r2, r3
 80048f4:	4623      	mov	r3, r4
 80048f6:	f7fb fcd7 	bl	80002a8 <__aeabi_dsub>
 80048fa:	4603      	mov	r3, r0
 80048fc:	460c      	mov	r4, r1
 80048fe:	463a      	mov	r2, r7
 8004900:	e9c2 3404 	strd	r3, r4, [r2, #16]
			q[3] = target_point.Theta4 - positionCurrent.Theta4;
 8004904:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004908:	4b9b      	ldr	r3, [pc, #620]	; (8004b78 <scaraInitDuty+0x10a8>)
 800490a:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 800490e:	461a      	mov	r2, r3
 8004910:	4623      	mov	r3, r4
 8004912:	f7fb fcc9 	bl	80002a8 <__aeabi_dsub>
 8004916:	4603      	mov	r3, r0
 8004918:	460c      	mov	r4, r1
 800491a:	463a      	mov	r2, r7
 800491c:	e9c2 3406 	strd	r3, r4, [r2, #24]

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8004920:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8004924:	2b00      	cmp	r3, #0
 8004926:	f040 811a 	bne.w	8004b5e <scaraInitDuty+0x108e>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 800492a:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800492e:	2b01      	cmp	r3, #1
 8004930:	d14d      	bne.n	80049ce <scaraInitDuty+0xefe>
					for ( uint8_t i = 0; i < 4; i++) {
 8004932:	2300      	movs	r3, #0
 8004934:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 8004938:	e03d      	b.n	80049b6 <scaraInitDuty+0xee6>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 800493a:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800493e:	4a8f      	ldr	r2, [pc, #572]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004940:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004944:	fb01 f303 	mul.w	r3, r1, r3
 8004948:	4413      	add	r3, r2
 800494a:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800494e:	2200      	movs	r2, #0
 8004950:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8004952:	f897 20db 	ldrb.w	r2, [r7, #219]	; 0xdb
 8004956:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800495a:	4988      	ldr	r1, [pc, #544]	; (8004b7c <scaraInitDuty+0x10ac>)
 800495c:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004960:	fb00 f202 	mul.w	r2, r0, r2
 8004964:	440a      	add	r2, r1
 8004966:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 800496a:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 800496e:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004972:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004976:	fb02 f303 	mul.w	r3, r2, r3
 800497a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 800497e:	4a7f      	ldr	r2, [pc, #508]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004980:	1898      	adds	r0, r3, r2
 8004982:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004986:	4a7e      	ldr	r2, [pc, #504]	; (8004b80 <scaraInitDuty+0x10b0>)
 8004988:	5cd1      	ldrb	r1, [r2, r3]
 800498a:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800498e:	463a      	mov	r2, r7
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	4413      	add	r3, r2
 8004994:	ed93 7b00 	vldr	d7, [r3]
 8004998:	2201      	movs	r2, #1
 800499a:	eeb0 0a47 	vmov.f32	s0, s14
 800499e:	eef0 0a67 	vmov.f32	s1, s15
 80049a2:	f000 fc75 	bl	8005290 <scaraInitLSPB>
 80049a6:	4603      	mov	r3, r0
 80049a8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 80049ac:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 80049b0:	3301      	adds	r3, #1
 80049b2:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 80049b6:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 80049ba:	2b03      	cmp	r3, #3
 80049bc:	d9bd      	bls.n	800493a <scaraInitDuty+0xe6a>
											q[i], DUTY_MODE_INIT_QVT);

					}
					myDUTY.time_total = command.time_total;
 80049be:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80049c2:	4a6e      	ldr	r2, [pc, #440]	; (8004b7c <scaraInitDuty+0x10ac>)
 80049c4:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80049c8:	e9c2 3400 	strd	r3, r4, [r2]
 80049cc:	e1f2      	b.n	8004db4 <scaraInitDuty+0x12e4>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 80049ce:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f040 80c1 	bne.w	8004b5a <scaraInitDuty+0x108a>
					for ( uint8_t i = 0; i < 4; i++) {
 80049d8:	2300      	movs	r3, #0
 80049da:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 80049de:	e02f      	b.n	8004a40 <scaraInitDuty+0xf70>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80049e0:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80049e4:	4a65      	ldr	r2, [pc, #404]	; (8004b7c <scaraInitDuty+0x10ac>)
 80049e6:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80049ea:	fb01 f303 	mul.w	r3, r1, r3
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80049f4:	2200      	movs	r2, #0
 80049f6:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80049f8:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80049fc:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004a08:	4a5c      	ldr	r2, [pc, #368]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004a0a:	1898      	adds	r0, r3, r2
 8004a0c:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004a10:	4a5b      	ldr	r2, [pc, #364]	; (8004b80 <scaraInitDuty+0x10b0>)
 8004a12:	5cd1      	ldrb	r1, [r2, r3]
 8004a14:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004a18:	463a      	mov	r2, r7
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4413      	add	r3, r2
 8004a1e:	ed93 7b00 	vldr	d7, [r3]
 8004a22:	2200      	movs	r2, #0
 8004a24:	eeb0 0a47 	vmov.f32	s0, s14
 8004a28:	eef0 0a67 	vmov.f32	s1, s15
 8004a2c:	f000 fc30 	bl	8005290 <scaraInitLSPB>
 8004a30:	4603      	mov	r3, r0
 8004a32:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004a36:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 8004a40:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d9cb      	bls.n	80049e0 <scaraInitDuty+0xf10>
													q[i], DUTY_MODE_INIT_QVA);
					}
					myDUTY.time_total = 0;
 8004a48:	4b4c      	ldr	r3, [pc, #304]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004a4a:	f603 1248 	addw	r2, r3, #2376	; 0x948
 8004a4e:	f04f 0300 	mov.w	r3, #0
 8004a52:	f04f 0400 	mov.w	r4, #0
 8004a56:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 8004a60:	e02d      	b.n	8004abe <scaraInitDuty+0xfee>
						if ( myDUTY.joint.trajectory[i].lspb.Tf > myDUTY.time_total) {
 8004a62:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004a66:	4a45      	ldr	r2, [pc, #276]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004a68:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004a6c:	fb01 f303 	mul.w	r3, r1, r3
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8004a76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a7a:	4b40      	ldr	r3, [pc, #256]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004a7c:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004a80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a84:	461a      	mov	r2, r3
 8004a86:	4623      	mov	r3, r4
 8004a88:	f7fc f856 	bl	8000b38 <__aeabi_dcmpgt>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d010      	beq.n	8004ab4 <scaraInitDuty+0xfe4>
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8004a92:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004a96:	4a39      	ldr	r2, [pc, #228]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004a98:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004a9c:	fb01 f303 	mul.w	r3, r1, r3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8004aa6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004aaa:	4a34      	ldr	r2, [pc, #208]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004aac:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004ab0:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004ab4:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004ab8:	3301      	adds	r3, #1
 8004aba:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 8004abe:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004ac2:	2b03      	cmp	r3, #3
 8004ac4:	d9cd      	bls.n	8004a62 <scaraInitDuty+0xf92>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 8004acc:	e040      	b.n	8004b50 <scaraInitDuty+0x1080>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8004ace:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004ad2:	4a2a      	ldr	r2, [pc, #168]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004ad4:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004ad8:	fb01 f303 	mul.w	r3, r1, r3
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = myDUTY.time_total;
 8004ae6:	f897 20d8 	ldrb.w	r2, [r7, #216]	; 0xd8
 8004aea:	4b24      	ldr	r3, [pc, #144]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004aec:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004af0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004af4:	4921      	ldr	r1, [pc, #132]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004af6:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004afa:	fb00 f202 	mul.w	r2, r0, r2
 8004afe:	440a      	add	r2, r1
 8004b00:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 8004b04:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8004b08:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004b0c:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004b18:	4a18      	ldr	r2, [pc, #96]	; (8004b7c <scaraInitDuty+0x10ac>)
 8004b1a:	1898      	adds	r0, r3, r2
 8004b1c:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004b20:	4a17      	ldr	r2, [pc, #92]	; (8004b80 <scaraInitDuty+0x10b0>)
 8004b22:	5cd1      	ldrb	r1, [r2, r3]
 8004b24:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004b28:	463a      	mov	r2, r7
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4413      	add	r3, r2
 8004b2e:	ed93 7b00 	vldr	d7, [r3]
 8004b32:	2201      	movs	r2, #1
 8004b34:	eeb0 0a47 	vmov.f32	s0, s14
 8004b38:	eef0 0a67 	vmov.f32	s1, s15
 8004b3c:	f000 fba8 	bl	8005290 <scaraInitLSPB>
 8004b40:	4603      	mov	r3, r0
 8004b42:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004b46:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 8004b50:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d9ba      	bls.n	8004ace <scaraInitDuty+0xffe>
 8004b58:	e12c      	b.n	8004db4 <scaraInitDuty+0x12e4>
													q[i], DUTY_MODE_INIT_QVT);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8004b5a:	2308      	movs	r3, #8
 8004b5c:	e149      	b.n	8004df2 <scaraInitDuty+0x1322>
				}
				// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8004b5e:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	f040 8120 	bne.w	8004da8 <scaraInitDuty+0x12d8>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8004b68:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d153      	bne.n	8004c18 <scaraInitDuty+0x1148>
					for ( uint8_t i = 0; i < 4; i++) {
 8004b70:	2300      	movs	r3, #0
 8004b72:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004b76:	e043      	b.n	8004c00 <scaraInitDuty+0x1130>
 8004b78:	20005cf0 	.word	0x20005cf0
 8004b7c:	20005338 	.word	0x20005338
 8004b80:	20000c7c 	.word	0x20000c7c
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004b84:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004b88:	4a9e      	ldr	r2, [pc, #632]	; (8004e04 <scaraInitDuty+0x1334>)
 8004b8a:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004b8e:	fb01 f303 	mul.w	r3, r1, r3
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004b98:	2201      	movs	r2, #1
 8004b9a:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8004b9c:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
 8004ba0:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004ba4:	4997      	ldr	r1, [pc, #604]	; (8004e04 <scaraInitDuty+0x1334>)
 8004ba6:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004baa:	fb00 f202 	mul.w	r2, r0, r2
 8004bae:	440a      	add	r2, r1
 8004bb0:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004bb4:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8004bb8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004bbc:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004bc0:	fb02 f303 	mul.w	r3, r2, r3
 8004bc4:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004bc8:	4a8e      	ldr	r2, [pc, #568]	; (8004e04 <scaraInitDuty+0x1334>)
 8004bca:	1898      	adds	r0, r3, r2
 8004bcc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004bd0:	4a8d      	ldr	r2, [pc, #564]	; (8004e08 <scaraInitDuty+0x1338>)
 8004bd2:	5cd1      	ldrb	r1, [r2, r3]
 8004bd4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004bd8:	463a      	mov	r2, r7
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	4413      	add	r3, r2
 8004bde:	ed93 7b00 	vldr	d7, [r3]
 8004be2:	2201      	movs	r2, #1
 8004be4:	eeb0 0a47 	vmov.f32	s0, s14
 8004be8:	eef0 0a67 	vmov.f32	s1, s15
 8004bec:	f000 fefc 	bl	80059e8 <scaraInitScurve>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004bf6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004c00:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004c04:	2b03      	cmp	r3, #3
 8004c06:	d9bd      	bls.n	8004b84 <scaraInitDuty+0x10b4>
											q[i], DUTY_MODE_INIT_QVT);

					}
					myDUTY.time_total = command.time_total;
 8004c08:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004c0c:	4a7d      	ldr	r2, [pc, #500]	; (8004e04 <scaraInitDuty+0x1334>)
 8004c0e:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004c12:	e9c2 3400 	strd	r3, r4, [r2]
 8004c16:	e0cd      	b.n	8004db4 <scaraInitDuty+0x12e4>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8004c18:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f040 80c1 	bne.w	8004da4 <scaraInitDuty+0x12d4>
					for ( uint8_t i = 0; i < 4; i++) {
 8004c22:	2300      	movs	r3, #0
 8004c24:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 8004c28:	e02f      	b.n	8004c8a <scaraInitDuty+0x11ba>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004c2a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004c2e:	4a75      	ldr	r2, [pc, #468]	; (8004e04 <scaraInitDuty+0x1334>)
 8004c30:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004c34:	fb01 f303 	mul.w	r3, r1, r3
 8004c38:	4413      	add	r3, r2
 8004c3a:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004c3e:	2201      	movs	r2, #1
 8004c40:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8004c42:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004c46:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004c4a:	fb02 f303 	mul.w	r3, r2, r3
 8004c4e:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004c52:	4a6c      	ldr	r2, [pc, #432]	; (8004e04 <scaraInitDuty+0x1334>)
 8004c54:	1898      	adds	r0, r3, r2
 8004c56:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004c5a:	4a6b      	ldr	r2, [pc, #428]	; (8004e08 <scaraInitDuty+0x1338>)
 8004c5c:	5cd1      	ldrb	r1, [r2, r3]
 8004c5e:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004c62:	463a      	mov	r2, r7
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	4413      	add	r3, r2
 8004c68:	ed93 7b00 	vldr	d7, [r3]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	eeb0 0a47 	vmov.f32	s0, s14
 8004c72:	eef0 0a67 	vmov.f32	s1, s15
 8004c76:	f000 feb7 	bl	80059e8 <scaraInitScurve>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004c80:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004c84:	3301      	adds	r3, #1
 8004c86:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 8004c8a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004c8e:	2b03      	cmp	r3, #3
 8004c90:	d9cb      	bls.n	8004c2a <scaraInitDuty+0x115a>
													q[i], DUTY_MODE_INIT_QVA);
					}
					myDUTY.time_total = 0;
 8004c92:	4b5c      	ldr	r3, [pc, #368]	; (8004e04 <scaraInitDuty+0x1334>)
 8004c94:	f603 1248 	addw	r2, r3, #2376	; 0x948
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	f04f 0400 	mov.w	r4, #0
 8004ca0:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 8004caa:	e02d      	b.n	8004d08 <scaraInitDuty+0x1238>
						if ( myDUTY.joint.trajectory[i].scurve.Tf > myDUTY.time_total) {
 8004cac:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8004cb0:	4a54      	ldr	r2, [pc, #336]	; (8004e04 <scaraInitDuty+0x1334>)
 8004cb2:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004cb6:	fb01 f303 	mul.w	r3, r1, r3
 8004cba:	4413      	add	r3, r2
 8004cbc:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8004cc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004cc4:	4b4f      	ldr	r3, [pc, #316]	; (8004e04 <scaraInitDuty+0x1334>)
 8004cc6:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004cca:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	4623      	mov	r3, r4
 8004cd2:	f7fb ff31 	bl	8000b38 <__aeabi_dcmpgt>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d010      	beq.n	8004cfe <scaraInitDuty+0x122e>
							myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 8004cdc:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8004ce0:	4a48      	ldr	r2, [pc, #288]	; (8004e04 <scaraInitDuty+0x1334>)
 8004ce2:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004ce6:	fb01 f303 	mul.w	r3, r1, r3
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8004cf0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004cf4:	4a43      	ldr	r2, [pc, #268]	; (8004e04 <scaraInitDuty+0x1334>)
 8004cf6:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004cfa:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004cfe:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8004d02:	3301      	adds	r3, #1
 8004d04:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 8004d08:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8004d0c:	2b03      	cmp	r3, #3
 8004d0e:	d9cd      	bls.n	8004cac <scaraInitDuty+0x11dc>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 8004d10:	2300      	movs	r3, #0
 8004d12:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 8004d16:	e040      	b.n	8004d9a <scaraInitDuty+0x12ca>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004d18:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004d1c:	4a39      	ldr	r2, [pc, #228]	; (8004e04 <scaraInitDuty+0x1334>)
 8004d1e:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004d22:	fb01 f303 	mul.w	r3, r1, r3
 8004d26:	4413      	add	r3, r2
 8004d28:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = myDUTY.time_total;
 8004d30:	f897 20d4 	ldrb.w	r2, [r7, #212]	; 0xd4
 8004d34:	4b33      	ldr	r3, [pc, #204]	; (8004e04 <scaraInitDuty+0x1334>)
 8004d36:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004d3a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d3e:	4931      	ldr	r1, [pc, #196]	; (8004e04 <scaraInitDuty+0x1334>)
 8004d40:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004d44:	fb00 f202 	mul.w	r2, r0, r2
 8004d48:	440a      	add	r2, r1
 8004d4a:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004d4e:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8004d52:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004d56:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004d5a:	fb02 f303 	mul.w	r3, r2, r3
 8004d5e:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004d62:	4a28      	ldr	r2, [pc, #160]	; (8004e04 <scaraInitDuty+0x1334>)
 8004d64:	1898      	adds	r0, r3, r2
 8004d66:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004d6a:	4a27      	ldr	r2, [pc, #156]	; (8004e08 <scaraInitDuty+0x1338>)
 8004d6c:	5cd1      	ldrb	r1, [r2, r3]
 8004d6e:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004d72:	463a      	mov	r2, r7
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	ed93 7b00 	vldr	d7, [r3]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	eeb0 0a47 	vmov.f32	s0, s14
 8004d82:	eef0 0a67 	vmov.f32	s1, s15
 8004d86:	f000 fe2f 	bl	80059e8 <scaraInitScurve>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004d90:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004d94:	3301      	adds	r3, #1
 8004d96:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 8004d9a:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d9ba      	bls.n	8004d18 <scaraInitDuty+0x1248>
 8004da2:	e007      	b.n	8004db4 <scaraInitDuty+0x12e4>
													q[i], DUTY_MODE_INIT_QVT);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8004da4:	2308      	movs	r3, #8
 8004da6:	e024      	b.n	8004df2 <scaraInitDuty+0x1322>
				}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 8004da8:	2305      	movs	r3, #5
 8004daa:	e022      	b.n	8004df2 <scaraInitDuty+0x1322>
			}

		} else {
			return SCARA_STATUS_ERROR_JOINT;
 8004dac:	2304      	movs	r3, #4
 8004dae:	e020      	b.n	8004df2 <scaraInitDuty+0x1322>
		}

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8004db0:	2302      	movs	r3, #2
 8004db2:	e01e      	b.n	8004df2 <scaraInitDuty+0x1322>
	}

	// Reset time and distance
	positionCurrent.t = 0;
 8004db4:	4a15      	ldr	r2, [pc, #84]	; (8004e0c <scaraInitDuty+0x133c>)
 8004db6:	f04f 0300 	mov.w	r3, #0
 8004dba:	f04f 0400 	mov.w	r4, #0
 8004dbe:	e9c2 3406 	strd	r3, r4, [r2, #24]
	positionCurrent.total_time = myDUTY.time_total;
 8004dc2:	4b10      	ldr	r3, [pc, #64]	; (8004e04 <scaraInitDuty+0x1334>)
 8004dc4:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004dc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004dcc:	4a0f      	ldr	r2, [pc, #60]	; (8004e0c <scaraInitDuty+0x133c>)
 8004dce:	e9c2 3408 	strd	r3, r4, [r2, #32]
	positionNext.t = 0;
 8004dd2:	4a0f      	ldr	r2, [pc, #60]	; (8004e10 <scaraInitDuty+0x1340>)
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	f04f 0400 	mov.w	r4, #0
 8004ddc:	e9c2 3406 	strd	r3, r4, [r2, #24]
	positionNext.total_time = myDUTY.time_total;
 8004de0:	4b08      	ldr	r3, [pc, #32]	; (8004e04 <scaraInitDuty+0x1334>)
 8004de2:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004de6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004dea:	4a09      	ldr	r2, [pc, #36]	; (8004e10 <scaraInitDuty+0x1340>)
 8004dec:	e9c2 3408 	strd	r3, r4, [r2, #32]
	return SCARA_STATUS_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004dfe:	b004      	add	sp, #16
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	20005338 	.word	0x20005338
 8004e08:	20000c7c 	.word	0x20000c7c
 8004e0c:	20005cf0 	.word	0x20005cf0
 8004e10:	20005d58 	.word	0x20005d58

08004e14 <scaraInitLine>:

/* Compute straight line path parameters */
SCARA_StatusTypeDef	scaraInitLine		(Path_Line_TypeDef *line,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end) {
 8004e14:	b082      	sub	sp, #8
 8004e16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e18:	b09b      	sub	sp, #108	; 0x6c
 8004e1a:	af18      	add	r7, sp, #96	; 0x60
 8004e1c:	6078      	str	r0, [r7, #4]
 8004e1e:	f107 0120 	add.w	r1, r7, #32
 8004e22:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE ==  kinematicInverse(&end, start)) {
 8004e26:	f107 0488 	add.w	r4, r7, #136	; 0x88
 8004e2a:	4668      	mov	r0, sp
 8004e2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e30:	2260      	movs	r2, #96	; 0x60
 8004e32:	4619      	mov	r1, r3
 8004e34:	f00d ffdc 	bl	8012df0 <memcpy>
 8004e38:	f107 0320 	add.w	r3, r7, #32
 8004e3c:	cb0c      	ldmia	r3, {r2, r3}
 8004e3e:	4620      	mov	r0, r4
 8004e40:	f7fe f84a 	bl	8002ed8 <kinematicInverse>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <scaraInitLine+0x3a>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8004e4a:	2307      	movs	r3, #7
 8004e4c:	e09e      	b.n	8004f8c <scaraInitLine+0x178>
	}
	// Init line params
	line->x1 = end.x;
 8004e4e:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	e9c2 3402 	strd	r3, r4, [r2, #8]
	line->y1 = end.y;
 8004e58:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	line->z1 = end.z;
 8004e62:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	line->x0 = start.x;
 8004e6c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	e9c2 3400 	strd	r3, r4, [r2]
	line->y0 = start.y;
 8004e76:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	line->z0 = start.z;
 8004e80:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	e9c2 3408 	strd	r3, r4, [r2, #32]
	line->denta_x = end.x  -  start.x;
 8004e8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e8e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004e92:	461a      	mov	r2, r3
 8004e94:	4623      	mov	r3, r4
 8004e96:	f7fb fa07 	bl	80002a8 <__aeabi_dsub>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	460c      	mov	r4, r1
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	line->denta_y = end.y  -  start.y;
 8004ea4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004ea8:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8004eac:	461a      	mov	r2, r3
 8004eae:	4623      	mov	r3, r4
 8004eb0:	f7fb f9fa 	bl	80002a8 <__aeabi_dsub>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	460c      	mov	r4, r1
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	line->denta_z = end.z  -  start.z;
 8004ebe:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8004ec2:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4623      	mov	r3, r4
 8004eca:	f7fb f9ed 	bl	80002a8 <__aeabi_dsub>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	460c      	mov	r4, r1
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	4623      	mov	r3, r4
 8004ee8:	f7fb fb96 	bl	8000618 <__aeabi_dmul>
 8004eec:	4603      	mov	r3, r0
 8004eee:	460c      	mov	r4, r1
 8004ef0:	461d      	mov	r5, r3
 8004ef2:	4626      	mov	r6, r4
			       +(line->denta_y)*(line->denta_y)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8004f00:	461a      	mov	r2, r3
 8004f02:	4623      	mov	r3, r4
 8004f04:	f7fb fb88 	bl	8000618 <__aeabi_dmul>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	460c      	mov	r4, r1
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	4623      	mov	r3, r4
 8004f10:	4628      	mov	r0, r5
 8004f12:	4631      	mov	r1, r6
 8004f14:	f7fb f9ca 	bl	80002ac <__adddf3>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	460c      	mov	r4, r1
 8004f1c:	461d      	mov	r5, r3
 8004f1e:	4626      	mov	r6, r4
				   +(line->denta_z)*(line->denta_z));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4623      	mov	r3, r4
 8004f30:	f7fb fb72 	bl	8000618 <__aeabi_dmul>
 8004f34:	4603      	mov	r3, r0
 8004f36:	460c      	mov	r4, r1
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8004f38:	461a      	mov	r2, r3
 8004f3a:	4623      	mov	r3, r4
 8004f3c:	4628      	mov	r0, r5
 8004f3e:	4631      	mov	r1, r6
 8004f40:	f7fb f9b4 	bl	80002ac <__adddf3>
 8004f44:	4603      	mov	r3, r0
 8004f46:	460c      	mov	r4, r1
 8004f48:	ec44 3b17 	vmov	d7, r3, r4
 8004f4c:	eeb0 0a47 	vmov.f32	s0, s14
 8004f50:	eef0 0a67 	vmov.f32	s1, s15
 8004f54:	f012 fa96 	bl	8017484 <sqrt>
 8004f58:	eeb0 7a40 	vmov.f32	s14, s0
 8004f5c:	eef0 7a60 	vmov.f32	s15, s1
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
	line->x_current = line->x0;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	line->y_current = line->y0;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8004f78:	687a      	ldr	r2, [r7, #4]
 8004f7a:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	line->z_current = line->z0;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	return SCARA_STATUS_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004f96:	b002      	add	sp, #8
 8004f98:	4770      	bx	lr
 8004f9a:	0000      	movs	r0, r0
 8004f9c:	0000      	movs	r0, r0
	...

08004fa0 <scaraInitCircle>:
/* Compute circular path parameters */
SCARA_StatusTypeDef	scaraInitCircle		(Path_Circle_TypeDef *circle,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end,
										SCARA_PositionTypeDef center,
										int32_t dir){
 8004fa0:	b082      	sub	sp, #8
 8004fa2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004fa6:	b0ad      	sub	sp, #180	; 0xb4
 8004fa8:	af18      	add	r7, sp, #96	; 0x60
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8004fb0:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE == kinematicInverse(&end, start) ) {
 8004fb4:	f107 06d8 	add.w	r6, r7, #216	; 0xd8
 8004fb8:	4668      	mov	r0, sp
 8004fba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004fbe:	2260      	movs	r2, #96	; 0x60
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	f00d ff15 	bl	8012df0 <memcpy>
 8004fc6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004fca:	cb0c      	ldmia	r3, {r2, r3}
 8004fcc:	4630      	mov	r0, r6
 8004fce:	f7fd ff83 	bl	8002ed8 <kinematicInverse>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <scaraInitCircle+0x3c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8004fd8:	2307      	movs	r3, #7
 8004fda:	e146      	b.n	800526a <scaraInitCircle+0x2ca>
	}

	if( 1 != dir && -1 != dir) {
 8004fdc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d006      	beq.n	8004ff2 <scaraInitCircle+0x52>
 8004fe4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fec:	d001      	beq.n	8004ff2 <scaraInitCircle+0x52>
		return SCARA_STATUS_ERROR_PARA;// error direction param !!!
 8004fee:	2306      	movs	r3, #6
 8004ff0:	e13b      	b.n	800526a <scaraInitCircle+0x2ca>
	}

	double v_x_start, v_y_start, v_x_stop, v_y_stop;
	double r1, r2, angle_start, angle_stop, delta_angle;
	v_x_start = start.x - center.x;
 8004ff2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ff6:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8004ffa:	f7fb f955 	bl	80002a8 <__aeabi_dsub>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	v_y_start = start.y - center.y;
 8005006:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800500a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800500e:	f7fb f94b 	bl	80002a8 <__aeabi_dsub>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	v_x_stop  = end.x  - center.x;
 800501a:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 800501e:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8005022:	f7fb f941 	bl	80002a8 <__aeabi_dsub>
 8005026:	4602      	mov	r2, r0
 8005028:	460b      	mov	r3, r1
 800502a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	v_y_stop  = end.y  - center.y;
 800502e:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	; 0x108
 8005032:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8005036:	f7fb f937 	bl	80002a8 <__aeabi_dsub>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	r1 = sqrt(v_x_start*v_x_start + v_y_start*v_y_start);
 8005042:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005046:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800504a:	f7fb fae5 	bl	8000618 <__aeabi_dmul>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	4690      	mov	r8, r2
 8005054:	4699      	mov	r9, r3
 8005056:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800505a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800505e:	f7fb fadb 	bl	8000618 <__aeabi_dmul>
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	4640      	mov	r0, r8
 8005068:	4649      	mov	r1, r9
 800506a:	f7fb f91f 	bl	80002ac <__adddf3>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	ec43 2b17 	vmov	d7, r2, r3
 8005076:	eeb0 0a47 	vmov.f32	s0, s14
 800507a:	eef0 0a67 	vmov.f32	s1, s15
 800507e:	f012 fa01 	bl	8017484 <sqrt>
 8005082:	ed87 0b08 	vstr	d0, [r7, #32]
	r2 = sqrt(v_x_stop*v_x_stop + v_y_stop*v_y_stop);
 8005086:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800508a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800508e:	f7fb fac3 	bl	8000618 <__aeabi_dmul>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4690      	mov	r8, r2
 8005098:	4699      	mov	r9, r3
 800509a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800509e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80050a2:	f7fb fab9 	bl	8000618 <__aeabi_dmul>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	4640      	mov	r0, r8
 80050ac:	4649      	mov	r1, r9
 80050ae:	f7fb f8fd 	bl	80002ac <__adddf3>
 80050b2:	4602      	mov	r2, r0
 80050b4:	460b      	mov	r3, r1
 80050b6:	ec43 2b17 	vmov	d7, r2, r3
 80050ba:	eeb0 0a47 	vmov.f32	s0, s14
 80050be:	eef0 0a67 	vmov.f32	s1, s15
 80050c2:	f012 f9df 	bl	8017484 <sqrt>
 80050c6:	ed87 0b06 	vstr	d0, [r7, #24]

	if( 1.0 < fabs(r1 - r2)) {
 80050ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80050d2:	f7fb f8e9 	bl	80002a8 <__aeabi_dsub>
 80050d6:	4602      	mov	r2, r0
 80050d8:	460b      	mov	r3, r1
 80050da:	4614      	mov	r4, r2
 80050dc:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80050e0:	f04f 0200 	mov.w	r2, #0
 80050e4:	4b68      	ldr	r3, [pc, #416]	; (8005288 <scaraInitCircle+0x2e8>)
 80050e6:	4620      	mov	r0, r4
 80050e8:	4629      	mov	r1, r5
 80050ea:	f7fb fd25 	bl	8000b38 <__aeabi_dcmpgt>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <scaraInitCircle+0x158>
		return SCARA_STATUS_ERROR_PARA; //start & stop are not in a circle together !!
 80050f4:	2306      	movs	r3, #6
 80050f6:	e0b8      	b.n	800526a <scaraInitCircle+0x2ca>
	}

	if (r1 < 0.1 || r2 < 0.1) {
 80050f8:	a35f      	add	r3, pc, #380	; (adr r3, 8005278 <scaraInitCircle+0x2d8>)
 80050fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005102:	f7fb fcfb 	bl	8000afc <__aeabi_dcmplt>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d109      	bne.n	8005120 <scaraInitCircle+0x180>
 800510c:	a35a      	add	r3, pc, #360	; (adr r3, 8005278 <scaraInitCircle+0x2d8>)
 800510e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005112:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005116:	f7fb fcf1 	bl	8000afc <__aeabi_dcmplt>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <scaraInitCircle+0x184>
		return SCARA_STATUS_ERROR_PARA; //start and center almost in the same phace, radius = 0 !!
 8005120:	2306      	movs	r3, #6
 8005122:	e0a2      	b.n	800526a <scaraInitCircle+0x2ca>
	}

	angle_start = atan2(v_y_start, v_x_start);
 8005124:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 8005128:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800512c:	f012 f9a8 	bl	8017480 <atan2>
 8005130:	ed87 0b04 	vstr	d0, [r7, #16]
	angle_stop  = atan2(v_y_stop, v_x_stop);
 8005134:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 8005138:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800513c:	f012 f9a0 	bl	8017480 <atan2>
 8005140:	ed87 0b02 	vstr	d0, [r7, #8]
	delta_angle = angle_stop - angle_start;
 8005144:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005148:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800514c:	f7fb f8ac 	bl	80002a8 <__aeabi_dsub>
 8005150:	4603      	mov	r3, r0
 8005152:	460c      	mov	r4, r1
 8005154:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	if ( 0 > delta_angle) {
 8005158:	f04f 0200 	mov.w	r2, #0
 800515c:	f04f 0300 	mov.w	r3, #0
 8005160:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005164:	f7fb fcca 	bl	8000afc <__aeabi_dcmplt>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <scaraInitCircle+0x1e4>
		delta_angle += 2*PI;
 800516e:	a344      	add	r3, pc, #272	; (adr r3, 8005280 <scaraInitCircle+0x2e0>)
 8005170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005174:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005178:	f7fb f898 	bl	80002ac <__adddf3>
 800517c:	4603      	mov	r3, r0
 800517e:	460c      	mov	r4, r1
 8005180:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	} // atan2 range : -PI --> PI

	if ( 0 > dir) {
 8005184:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005188:	2b00      	cmp	r3, #0
 800518a:	da0a      	bge.n	80051a2 <scaraInitCircle+0x202>
		delta_angle = 2*PI - delta_angle;
 800518c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005190:	a13b      	add	r1, pc, #236	; (adr r1, 8005280 <scaraInitCircle+0x2e0>)
 8005192:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005196:	f7fb f887 	bl	80002a8 <__aeabi_dsub>
 800519a:	4603      	mov	r3, r0
 800519c:	460c      	mov	r4, r1
 800519e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	}
	// Init circle params
	circle->dir = dir;
 80051a2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80051a6:	b25a      	sxtb	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	701a      	strb	r2, [r3, #0]
	circle->radius = r1;
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80051b2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	circle->angle_start = angle_start;
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80051bc:	e9c2 3404 	strd	r3, r4, [r2, #16]
	circle->angle_stop  = angle_stop;
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80051c6:	e9c2 3406 	strd	r3, r4, [r2, #24]
	circle->total_angle = delta_angle;
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80051d0:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	circle->total_s = delta_angle*r1;
 80051d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051d8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80051dc:	f7fb fa1c 	bl	8000618 <__aeabi_dmul>
 80051e0:	4603      	mov	r3, r0
 80051e2:	460c      	mov	r4, r1
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	circle->x0 = start.x;
 80051ea:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	e9c2 3408 	strd	r3, r4, [r2, #32]
	circle->y0 = start.y;
 80051f4:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	circle->x1 = end.x;
 80051fe:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	circle->y1 = end.y;
 8005208:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	; 0x108
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	circle->xi = center.x;
 8005212:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	circle->yi = center.y;
 800521c:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	circle->z0 = start.z;
 8005226:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	circle->z1 = start.z;
 8005230:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	circle->zi = start.z;
 800523a:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	circle->x_current = circle->x0;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->y0;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->z0;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3754      	adds	r7, #84	; 0x54
 800526e:	46bd      	mov	sp, r7
 8005270:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005274:	b002      	add	sp, #8
 8005276:	4770      	bx	lr
 8005278:	9999999a 	.word	0x9999999a
 800527c:	3fb99999 	.word	0x3fb99999
 8005280:	60000000 	.word	0x60000000
 8005284:	401921fb 	.word	0x401921fb
 8005288:	3ff00000 	.word	0x3ff00000
 800528c:	00000000 	.word	0x00000000

08005290 <scaraInitLSPB>:

/* Compute trapezoidal trajectory parameters */
SCARA_StatusTypeDef	scaraInitLSPB		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit) {
 8005290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005294:	b0a9      	sub	sp, #164	; 0xa4
 8005296:	af00      	add	r7, sp, #0
 8005298:	61f8      	str	r0, [r7, #28]
 800529a:	460b      	mov	r3, r1
 800529c:	ed87 0b04 	vstr	d0, [r7, #16]
 80052a0:	76fb      	strb	r3, [r7, #27]
 80052a2:	4613      	mov	r3, r2
 80052a4:	76bb      	strb	r3, [r7, #26]
	 double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	 uint32_t	no_sample;
	 int8_t	dir;

	 if ( TRAJECTORY_3D == target) {
 80052a6:	7efb      	ldrb	r3, [r7, #27]
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d10a      	bne.n	80052c2 <scaraInitLSPB+0x32>
		 v_design = V_DESIGN_3D;
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	4ca7      	ldr	r4, [pc, #668]	; (8005550 <scaraInitLSPB+0x2c0>)
 80052b2:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_3D;
 80052b6:	a490      	add	r4, pc, #576	; (adr r4, 80054f8 <scaraInitLSPB+0x268>)
 80052b8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80052bc:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 80052c0:	e047      	b.n	8005352 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_ROLL == target) {
 80052c2:	7efb      	ldrb	r3, [r7, #27]
 80052c4:	2b05      	cmp	r3, #5
 80052c6:	d10a      	bne.n	80052de <scaraInitLSPB+0x4e>
		 v_design = V_DESIGN_ROLL;
 80052c8:	a48d      	add	r4, pc, #564	; (adr r4, 8005500 <scaraInitLSPB+0x270>)
 80052ca:	e9d4 3400 	ldrd	r3, r4, [r4]
 80052ce:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_ROLL;
 80052d2:	a48d      	add	r4, pc, #564	; (adr r4, 8005508 <scaraInitLSPB+0x278>)
 80052d4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80052d8:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 80052dc:	e039      	b.n	8005352 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J0 == target) {
 80052de:	7efb      	ldrb	r3, [r7, #27]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d10a      	bne.n	80052fa <scaraInitLSPB+0x6a>
		 v_design = V_DESIGN_J0;
 80052e4:	a48a      	add	r4, pc, #552	; (adr r4, 8005510 <scaraInitLSPB+0x280>)
 80052e6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80052ea:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J0;
 80052ee:	a48a      	add	r4, pc, #552	; (adr r4, 8005518 <scaraInitLSPB+0x288>)
 80052f0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80052f4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 80052f8:	e02b      	b.n	8005352 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J1 == target) {
 80052fa:	7efb      	ldrb	r3, [r7, #27]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d10a      	bne.n	8005316 <scaraInitLSPB+0x86>
		 v_design = V_DESIGN_J1;
 8005300:	f04f 0300 	mov.w	r3, #0
 8005304:	4c93      	ldr	r4, [pc, #588]	; (8005554 <scaraInitLSPB+0x2c4>)
 8005306:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J1;
 800530a:	f04f 0300 	mov.w	r3, #0
 800530e:	4c92      	ldr	r4, [pc, #584]	; (8005558 <scaraInitLSPB+0x2c8>)
 8005310:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8005314:	e01d      	b.n	8005352 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J2 == target) {
 8005316:	7efb      	ldrb	r3, [r7, #27]
 8005318:	2b02      	cmp	r3, #2
 800531a:	d10a      	bne.n	8005332 <scaraInitLSPB+0xa2>
		 v_design = V_DESIGN_J2;
 800531c:	a480      	add	r4, pc, #512	; (adr r4, 8005520 <scaraInitLSPB+0x290>)
 800531e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005322:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J2;
 8005326:	a480      	add	r4, pc, #512	; (adr r4, 8005528 <scaraInitLSPB+0x298>)
 8005328:	e9d4 3400 	ldrd	r3, r4, [r4]
 800532c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8005330:	e00f      	b.n	8005352 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J3 == target) {
 8005332:	7efb      	ldrb	r3, [r7, #27]
 8005334:	2b03      	cmp	r3, #3
 8005336:	d10a      	bne.n	800534e <scaraInitLSPB+0xbe>
		 v_design = V_DESIGN_J3;
 8005338:	a47d      	add	r4, pc, #500	; (adr r4, 8005530 <scaraInitLSPB+0x2a0>)
 800533a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800533e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J3;
 8005342:	a47d      	add	r4, pc, #500	; (adr r4, 8005538 <scaraInitLSPB+0x2a8>)
 8005344:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005348:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 800534c:	e001      	b.n	8005352 <scaraInitLSPB+0xc2>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 800534e:	2306      	movs	r3, #6
 8005350:	e338      	b.n	80059c4 <scaraInitLSPB+0x734>
	 }

	 q0 = 0;
 8005352:	f04f 0300 	mov.w	r3, #0
 8005356:	f04f 0400 	mov.w	r4, #0
 800535a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	 q1 = total_s;
 800535e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005362:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	 v0 = 0;
 8005366:	f04f 0300 	mov.w	r3, #0
 800536a:	f04f 0400 	mov.w	r4, #0
 800536e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 v1 = 0;
 8005372:	f04f 0300 	mov.w	r3, #0
 8005376:	f04f 0400 	mov.w	r4, #0
 800537a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	 if ( q0 <= q1) {
 800537e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005382:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005386:	f7fb fbc3 	bl	8000b10 <__aeabi_dcmple>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d003      	beq.n	8005398 <scaraInitLSPB+0x108>
		 dir = 1;
 8005390:	2301      	movs	r3, #1
 8005392:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8005396:	e00c      	b.n	80053b2 <scaraInitLSPB+0x122>
	 } else {
		 dir = -1;
 8005398:	23ff      	movs	r3, #255	; 0xff
 800539a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		 q1 = -q1;
 800539e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80053a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80053a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053aa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80053ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	 }

	 if (DUTY_MODE_INIT_QVT == modeinit) {
 80053b2:	7ebb      	ldrb	r3, [r7, #26]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	f040 80dd 	bne.w	8005574 <scaraInitLSPB+0x2e4>
		 double v_lower, v_upper, tc_upper, a_upper;
		 tf = lspb->Tf;
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 80053c0:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 // Avoid division by 0
		 if (tf > 0.001) {
 80053c4:	a35e      	add	r3, pc, #376	; (adr r3, 8005540 <scaraInitLSPB+0x2b0>)
 80053c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053ce:	f7fb fbb3 	bl	8000b38 <__aeabi_dcmpgt>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 80c1 	beq.w	800555c <scaraInitLSPB+0x2cc>
			 v_lower 	= (q1 - q0) / tf;
 80053da:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80053de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80053e2:	f7fa ff61 	bl	80002a8 <__aeabi_dsub>
 80053e6:	4603      	mov	r3, r0
 80053e8:	460c      	mov	r4, r1
 80053ea:	4618      	mov	r0, r3
 80053ec:	4621      	mov	r1, r4
 80053ee:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80053f2:	f7fb fa3b 	bl	800086c <__aeabi_ddiv>
 80053f6:	4603      	mov	r3, r0
 80053f8:	460c      	mov	r4, r1
 80053fa:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
			 v_upper 	= 2*(q1 - q0) / tf;
 80053fe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005402:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005406:	f7fa ff4f 	bl	80002a8 <__aeabi_dsub>
 800540a:	4603      	mov	r3, r0
 800540c:	460c      	mov	r4, r1
 800540e:	4618      	mov	r0, r3
 8005410:	4621      	mov	r1, r4
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	f7fa ff49 	bl	80002ac <__adddf3>
 800541a:	4603      	mov	r3, r0
 800541c:	460c      	mov	r4, r1
 800541e:	4618      	mov	r0, r3
 8005420:	4621      	mov	r1, r4
 8005422:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005426:	f7fb fa21 	bl	800086c <__aeabi_ddiv>
 800542a:	4603      	mov	r3, r0
 800542c:	460c      	mov	r4, r1
 800542e:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

			 if ( v_design < v_lower) {
 8005432:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005436:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800543a:	f7fb fb5f 	bl	8000afc <__aeabi_dcmplt>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <scaraInitLSPB+0x1b8>
				 return SCARA_STATUS_ERROR_OVER_VELOC;
 8005444:	2309      	movs	r3, #9
 8005446:	e2bd      	b.n	80059c4 <scaraInitLSPB+0x734>
			 } else {
				 if ( v_upper <= v_design) {
 8005448:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800544c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8005450:	f7fb fb5e 	bl	8000b10 <__aeabi_dcmple>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <scaraInitLSPB+0x1d2>
					 v_design = v_upper;
 800545a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800545e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				 }
				 // Avoid division by 0
				 if (v_design > 0.0000001) {
 8005462:	a339      	add	r3, pc, #228	; (adr r3, 8005548 <scaraInitLSPB+0x2b8>)
 8005464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005468:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800546c:	f7fb fb64 	bl	8000b38 <__aeabi_dcmpgt>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d01a      	beq.n	80054ac <scaraInitLSPB+0x21c>
					 tc_upper	= tf - (q1 - q0)/v_design;
 8005476:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800547a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800547e:	f7fa ff13 	bl	80002a8 <__aeabi_dsub>
 8005482:	4603      	mov	r3, r0
 8005484:	460c      	mov	r4, r1
 8005486:	4618      	mov	r0, r3
 8005488:	4621      	mov	r1, r4
 800548a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800548e:	f7fb f9ed 	bl	800086c <__aeabi_ddiv>
 8005492:	4603      	mov	r3, r0
 8005494:	460c      	mov	r4, r1
 8005496:	461a      	mov	r2, r3
 8005498:	4623      	mov	r3, r4
 800549a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800549e:	f7fa ff03 	bl	80002a8 <__aeabi_dsub>
 80054a2:	4603      	mov	r3, r0
 80054a4:	460c      	mov	r4, r1
 80054a6:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 80054aa:	e00b      	b.n	80054c4 <scaraInitLSPB+0x234>
				 } else {
					 tc_upper = tf / 2;
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80054b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80054b8:	f7fb f9d8 	bl	800086c <__aeabi_ddiv>
 80054bc:	4603      	mov	r3, r0
 80054be:	460c      	mov	r4, r1
 80054c0:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
				 }
				 a_upper	= v_design/tc_upper;
 80054c4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80054cc:	f7fb f9ce 	bl	800086c <__aeabi_ddiv>
 80054d0:	4603      	mov	r3, r0
 80054d2:	460c      	mov	r4, r1
 80054d4:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
				 if ( a_upper > a_design) {
 80054d8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80054dc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80054e0:	f7fb fb2a 	bl	8000b38 <__aeabi_dcmpgt>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d001      	beq.n	80054ee <scaraInitLSPB+0x25e>
					 return SCARA_STATUS_ERROR_OVER_ACCEL;
 80054ea:	230a      	movs	r3, #10
 80054ec:	e26a      	b.n	80059c4 <scaraInitLSPB+0x734>
				 } else {
					 a_design = a_upper;
 80054ee:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80054f2:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 80054f6:	e03d      	b.n	8005574 <scaraInitLSPB+0x2e4>
 80054f8:	cccccccd 	.word	0xcccccccd
 80054fc:	400ccccc 	.word	0x400ccccc
 8005500:	8ccccccd 	.word	0x8ccccccd
 8005504:	3fe21877 	.word	0x3fe21877
 8005508:	7ae147ae 	.word	0x7ae147ae
 800550c:	3fbcf3f2 	.word	0x3fbcf3f2
 8005510:	45a1cac1 	.word	0x45a1cac1
 8005514:	3fddf3b6 	.word	0x3fddf3b6
 8005518:	6ae7d567 	.word	0x6ae7d567
 800551c:	3fb7f62b 	.word	0x3fb7f62b
 8005520:	8c3f7cf0 	.word	0x8c3f7cf0
 8005524:	4031d1eb 	.word	0x4031d1eb
 8005528:	79ff2e4d 	.word	0x79ff2e4d
 800552c:	400c8312 	.word	0x400c8312
 8005530:	66666667 	.word	0x66666667
 8005534:	3fee2666 	.word	0x3fee2666
 8005538:	51eb851f 	.word	0x51eb851f
 800553c:	3fc81eb8 	.word	0x3fc81eb8
 8005540:	d2f1a9fc 	.word	0xd2f1a9fc
 8005544:	3f50624d 	.word	0x3f50624d
 8005548:	9abcaf48 	.word	0x9abcaf48
 800554c:	3e7ad7f2 	.word	0x3e7ad7f2
 8005550:	40320000 	.word	0x40320000
 8005554:	3fd68000 	.word	0x3fd68000
 8005558:	3fb20000 	.word	0x3fb20000
				 }
			 }
		 } else {
			 v_design = 0;
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	f04f 0400 	mov.w	r4, #0
 8005564:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			 a_design = 0;
 8005568:	f04f 0300 	mov.w	r3, #0
 800556c:	f04f 0400 	mov.w	r4, #0
 8005570:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		 }
	}

	 // Check condition trapezoidal ---> triangle
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8005574:	f20f 4364 	addw	r3, pc, #1124	; 0x464
 8005578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005580:	f7fb fada 	bl	8000b38 <__aeabi_dcmpgt>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 819c 	beq.w	80058c4 <scaraInitLSPB+0x634>
 800558c:	f20f 434c 	addw	r3, pc, #1100	; 0x44c
 8005590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005594:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005598:	f7fb face 	bl	8000b38 <__aeabi_dcmpgt>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 8190 	beq.w	80058c4 <scaraInitLSPB+0x634>
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 80055a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80055a8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80055ac:	f7fa fe7c 	bl	80002a8 <__aeabi_dsub>
 80055b0:	4603      	mov	r3, r0
 80055b2:	460c      	mov	r4, r1
 80055b4:	461d      	mov	r5, r3
 80055b6:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 80055ba:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80055be:	4628      	mov	r0, r5
 80055c0:	4631      	mov	r1, r6
 80055c2:	f7fb f829 	bl	8000618 <__aeabi_dmul>
 80055c6:	4603      	mov	r3, r0
 80055c8:	460c      	mov	r4, r1
 80055ca:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80055ce:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80055d2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80055d6:	f7fb f81f 	bl	8000618 <__aeabi_dmul>
 80055da:	4603      	mov	r3, r0
 80055dc:	460c      	mov	r4, r1
 80055de:	e9c7 3400 	strd	r3, r4, [r7]
 80055e2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80055e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80055ea:	f7fb f815 	bl	8000618 <__aeabi_dmul>
 80055ee:	4603      	mov	r3, r0
 80055f0:	460c      	mov	r4, r1
 80055f2:	461d      	mov	r5, r3
 80055f4:	4626      	mov	r6, r4
 80055f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80055fe:	f7fb f80b 	bl	8000618 <__aeabi_dmul>
 8005602:	4603      	mov	r3, r0
 8005604:	460c      	mov	r4, r1
 8005606:	461a      	mov	r2, r3
 8005608:	4623      	mov	r3, r4
 800560a:	4628      	mov	r0, r5
 800560c:	4631      	mov	r1, r6
 800560e:	f7fa fe4d 	bl	80002ac <__adddf3>
 8005612:	4603      	mov	r3, r0
 8005614:	460c      	mov	r4, r1
 8005616:	4618      	mov	r0, r3
 8005618:	4621      	mov	r1, r4
 800561a:	f04f 0200 	mov.w	r2, #0
 800561e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005622:	f7fb f923 	bl	800086c <__aeabi_ddiv>
 8005626:	4603      	mov	r3, r0
 8005628:	460c      	mov	r4, r1
 800562a:	461a      	mov	r2, r3
 800562c:	4623      	mov	r3, r4
 800562e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005632:	f7fa fe39 	bl	80002a8 <__aeabi_dsub>
 8005636:	4603      	mov	r3, r0
 8005638:	460c      	mov	r4, r1
 800563a:	461a      	mov	r2, r3
 800563c:	4623      	mov	r3, r4
 800563e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005642:	f7fb fa65 	bl	8000b10 <__aeabi_dcmple>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d075      	beq.n	8005738 <scaraInitLSPB+0x4a8>
			 v_lim 	= sqrt(fabs(q1 - q0)*a_design + (v0*v0 + v1*v1)/2);
 800564c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005650:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005654:	f7fa fe28 	bl	80002a8 <__aeabi_dsub>
 8005658:	4603      	mov	r3, r0
 800565a:	460c      	mov	r4, r1
 800565c:	469a      	mov	sl, r3
 800565e:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 8005662:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005666:	4650      	mov	r0, sl
 8005668:	4659      	mov	r1, fp
 800566a:	f7fa ffd5 	bl	8000618 <__aeabi_dmul>
 800566e:	4603      	mov	r3, r0
 8005670:	460c      	mov	r4, r1
 8005672:	4625      	mov	r5, r4
 8005674:	461c      	mov	r4, r3
 8005676:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800567a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800567e:	f7fa ffcb 	bl	8000618 <__aeabi_dmul>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	4690      	mov	r8, r2
 8005688:	4699      	mov	r9, r3
 800568a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800568e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005692:	f7fa ffc1 	bl	8000618 <__aeabi_dmul>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4640      	mov	r0, r8
 800569c:	4649      	mov	r1, r9
 800569e:	f7fa fe05 	bl	80002ac <__adddf3>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	4610      	mov	r0, r2
 80056a8:	4619      	mov	r1, r3
 80056aa:	f04f 0200 	mov.w	r2, #0
 80056ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80056b2:	f7fb f8db 	bl	800086c <__aeabi_ddiv>
 80056b6:	4602      	mov	r2, r0
 80056b8:	460b      	mov	r3, r1
 80056ba:	4620      	mov	r0, r4
 80056bc:	4629      	mov	r1, r5
 80056be:	f7fa fdf5 	bl	80002ac <__adddf3>
 80056c2:	4603      	mov	r3, r0
 80056c4:	460c      	mov	r4, r1
 80056c6:	ec44 3b17 	vmov	d7, r3, r4
 80056ca:	eeb0 0a47 	vmov.f32	s0, s14
 80056ce:	eef0 0a67 	vmov.f32	s1, s15
 80056d2:	f011 fed7 	bl	8017484 <sqrt>
 80056d6:	ed87 0b22 	vstr	d0, [r7, #136]	; 0x88
			 ta		= (v_lim - v0)/a_design;
 80056da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80056de:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80056e2:	f7fa fde1 	bl	80002a8 <__aeabi_dsub>
 80056e6:	4603      	mov	r3, r0
 80056e8:	460c      	mov	r4, r1
 80056ea:	4618      	mov	r0, r3
 80056ec:	4621      	mov	r1, r4
 80056ee:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80056f2:	f7fb f8bb 	bl	800086c <__aeabi_ddiv>
 80056f6:	4603      	mov	r3, r0
 80056f8:	460c      	mov	r4, r1
 80056fa:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			 td		= (v_lim - v1)/a_design;
 80056fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005702:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005706:	f7fa fdcf 	bl	80002a8 <__aeabi_dsub>
 800570a:	4603      	mov	r3, r0
 800570c:	460c      	mov	r4, r1
 800570e:	4618      	mov	r0, r3
 8005710:	4621      	mov	r1, r4
 8005712:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005716:	f7fb f8a9 	bl	800086c <__aeabi_ddiv>
 800571a:	4603      	mov	r3, r0
 800571c:	460c      	mov	r4, r1
 800571e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 tf		= ta + td;
 8005722:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005726:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800572a:	f7fa fdbf 	bl	80002ac <__adddf3>
 800572e:	4603      	mov	r3, r0
 8005730:	460c      	mov	r4, r1
 8005732:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8005736:	e0e3      	b.n	8005900 <scaraInitLSPB+0x670>
		 } else {
			 v_lim	= v_design;
 8005738:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800573c:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			 ta		= (v_lim - v0)/a_design;
 8005740:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005744:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005748:	f7fa fdae 	bl	80002a8 <__aeabi_dsub>
 800574c:	4603      	mov	r3, r0
 800574e:	460c      	mov	r4, r1
 8005750:	4618      	mov	r0, r3
 8005752:	4621      	mov	r1, r4
 8005754:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005758:	f7fb f888 	bl	800086c <__aeabi_ddiv>
 800575c:	4603      	mov	r3, r0
 800575e:	460c      	mov	r4, r1
 8005760:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			 td		= (v_lim - v1)/a_design;
 8005764:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005768:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800576c:	f7fa fd9c 	bl	80002a8 <__aeabi_dsub>
 8005770:	4603      	mov	r3, r0
 8005772:	460c      	mov	r4, r1
 8005774:	4618      	mov	r0, r3
 8005776:	4621      	mov	r1, r4
 8005778:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800577c:	f7fb f876 	bl	800086c <__aeabi_ddiv>
 8005780:	4603      	mov	r3, r0
 8005782:	460c      	mov	r4, r1
 8005784:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8005788:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800578c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005790:	f7fa fd8a 	bl	80002a8 <__aeabi_dsub>
 8005794:	4603      	mov	r3, r0
 8005796:	460c      	mov	r4, r1
 8005798:	4698      	mov	r8, r3
 800579a:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 800579e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80057a2:	4640      	mov	r0, r8
 80057a4:	4649      	mov	r1, r9
 80057a6:	f7fb f861 	bl	800086c <__aeabi_ddiv>
 80057aa:	4603      	mov	r3, r0
 80057ac:	460c      	mov	r4, r1
 80057ae:	4625      	mov	r5, r4
 80057b0:	461c      	mov	r4, r3
 80057b2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	f7fa fd77 	bl	80002ac <__adddf3>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80057c6:	f7fb f851 	bl	800086c <__aeabi_ddiv>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	4690      	mov	r8, r2
 80057d0:	4699      	mov	r9, r3
 80057d2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80057d6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80057da:	f7fb f847 	bl	800086c <__aeabi_ddiv>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	f04f 0000 	mov.w	r0, #0
 80057e6:	497c      	ldr	r1, [pc, #496]	; (80059d8 <scaraInitLSPB+0x748>)
 80057e8:	f7fa fd5e 	bl	80002a8 <__aeabi_dsub>
 80057ec:	4602      	mov	r2, r0
 80057ee:	460b      	mov	r3, r1
 80057f0:	4640      	mov	r0, r8
 80057f2:	4649      	mov	r1, r9
 80057f4:	f7fa ff10 	bl	8000618 <__aeabi_dmul>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4690      	mov	r8, r2
 80057fe:	4699      	mov	r9, r3
 8005800:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005804:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005808:	f7fb f830 	bl	800086c <__aeabi_ddiv>
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	f04f 0000 	mov.w	r0, #0
 8005814:	4970      	ldr	r1, [pc, #448]	; (80059d8 <scaraInitLSPB+0x748>)
 8005816:	f7fa fd47 	bl	80002a8 <__aeabi_dsub>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4640      	mov	r0, r8
 8005820:	4649      	mov	r1, r9
 8005822:	f7fa fef9 	bl	8000618 <__aeabi_dmul>
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	4620      	mov	r0, r4
 800582c:	4629      	mov	r1, r5
 800582e:	f7fa fd3d 	bl	80002ac <__adddf3>
 8005832:	4603      	mov	r3, r0
 8005834:	460c      	mov	r4, r1
 8005836:	4625      	mov	r5, r4
 8005838:	461c      	mov	r4, r3
							+ v_lim/(2*a_design)*(1 - v1/v_lim)*(1 - v1/v_lim);
 800583a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	f7fa fd33 	bl	80002ac <__adddf3>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800584e:	f7fb f80d 	bl	800086c <__aeabi_ddiv>
 8005852:	4602      	mov	r2, r0
 8005854:	460b      	mov	r3, r1
 8005856:	4690      	mov	r8, r2
 8005858:	4699      	mov	r9, r3
 800585a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800585e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005862:	f7fb f803 	bl	800086c <__aeabi_ddiv>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	f04f 0000 	mov.w	r0, #0
 800586e:	495a      	ldr	r1, [pc, #360]	; (80059d8 <scaraInitLSPB+0x748>)
 8005870:	f7fa fd1a 	bl	80002a8 <__aeabi_dsub>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4640      	mov	r0, r8
 800587a:	4649      	mov	r1, r9
 800587c:	f7fa fecc 	bl	8000618 <__aeabi_dmul>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4690      	mov	r8, r2
 8005886:	4699      	mov	r9, r3
 8005888:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800588c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005890:	f7fa ffec 	bl	800086c <__aeabi_ddiv>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	f04f 0000 	mov.w	r0, #0
 800589c:	494e      	ldr	r1, [pc, #312]	; (80059d8 <scaraInitLSPB+0x748>)
 800589e:	f7fa fd03 	bl	80002a8 <__aeabi_dsub>
 80058a2:	4602      	mov	r2, r0
 80058a4:	460b      	mov	r3, r1
 80058a6:	4640      	mov	r0, r8
 80058a8:	4649      	mov	r1, r9
 80058aa:	f7fa feb5 	bl	8000618 <__aeabi_dmul>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 80058b2:	4620      	mov	r0, r4
 80058b4:	4629      	mov	r1, r5
 80058b6:	f7fa fcf9 	bl	80002ac <__adddf3>
 80058ba:	4603      	mov	r3, r0
 80058bc:	460c      	mov	r4, r1
 80058be:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 80058c2:	e01d      	b.n	8005900 <scaraInitLSPB+0x670>
		 }
	 } else {
		 v_lim	= 0;
 80058c4:	f04f 0300 	mov.w	r3, #0
 80058c8:	f04f 0400 	mov.w	r4, #0
 80058cc:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
		 ta = tf/2;
 80058d0:	f04f 0200 	mov.w	r2, #0
 80058d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80058d8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80058dc:	f7fa ffc6 	bl	800086c <__aeabi_ddiv>
 80058e0:	4603      	mov	r3, r0
 80058e2:	460c      	mov	r4, r1
 80058e4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		 td = tf/2;
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80058f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80058f4:	f7fa ffba 	bl	800086c <__aeabi_ddiv>
 80058f8:	4603      	mov	r3, r0
 80058fa:	460c      	mov	r4, r1
 80058fc:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
	 }

	 no_sample = ceilf(tf / T_SAMPLING); // ceiling
 8005900:	a333      	add	r3, pc, #204	; (adr r3, 80059d0 <scaraInitLSPB+0x740>)
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800590a:	f7fa ffaf 	bl	800086c <__aeabi_ddiv>
 800590e:	4603      	mov	r3, r0
 8005910:	460c      	mov	r4, r1
 8005912:	4618      	mov	r0, r3
 8005914:	4621      	mov	r1, r4
 8005916:	f7fb f977 	bl	8000c08 <__aeabi_d2f>
 800591a:	4603      	mov	r3, r0
 800591c:	ee00 3a10 	vmov	s0, r3
 8005920:	f011 fd6e 	bl	8017400 <ceilf>
 8005924:	eef0 7a40 	vmov.f32	s15, s0
 8005928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800592c:	ee17 3a90 	vmov	r3, s15
 8005930:	627b      	str	r3, [r7, #36]	; 0x24
	 // Init lspb params
	 lspb->dir= dir;
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8005938:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = q0;
 800593a:	69fa      	ldr	r2, [r7, #28]
 800593c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8005940:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 lspb->s1 = q1;
 8005944:	69fa      	ldr	r2, [r7, #28]
 8005946:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800594a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 lspb->Ta = ta;
 800594e:	69fa      	ldr	r2, [r7, #28]
 8005950:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005954:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	 lspb->Td = td;
 8005958:	69fa      	ldr	r2, [r7, #28]
 800595a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800595e:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 lspb->Tf = tf;
 8005962:	69fa      	ldr	r2, [r7, #28]
 8005964:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005968:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 lspb->a_design = a_design;
 800596c:	69fa      	ldr	r2, [r7, #28]
 800596e:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 8005972:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 lspb->v_design = v_design;
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800597c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 lspb->v_lim = v_lim;
 8005980:	69fa      	ldr	r2, [r7, #28]
 8005982:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8005986:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 lspb->v0 = v0;
 800598a:	69fa      	ldr	r2, [r7, #28]
 800598c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005990:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 lspb->v1 = v1;
 8005994:	69fa      	ldr	r2, [r7, #28]
 8005996:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800599a:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 lspb->num_of_sampling = no_sample;
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a2:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80059b0:	461a      	mov	r2, r3
 80059b2:	4623      	mov	r3, r4
 80059b4:	f7fa fc78 	bl	80002a8 <__aeabi_dsub>
 80059b8:	4603      	mov	r3, r0
 80059ba:	460c      	mov	r4, r1
 80059bc:	69fa      	ldr	r2, [r7, #28]
 80059be:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	 return SCARA_STATUS_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	37a4      	adds	r7, #164	; 0xa4
 80059c8:	46bd      	mov	sp, r7
 80059ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ce:	bf00      	nop
 80059d0:	40000000 	.word	0x40000000
 80059d4:	3f847ae1 	.word	0x3f847ae1
 80059d8:	3ff00000 	.word	0x3ff00000
 80059dc:	9abcaf48 	.word	0x9abcaf48
 80059e0:	3e7ad7f2 	.word	0x3e7ad7f2
 80059e4:	00000000 	.word	0x00000000

080059e8 <scaraInitScurve>:

/* Compute s-curve trajectory parameters */
SCARA_StatusTypeDef	scaraInitScurve		(Trajectory_Scurve_TypeDef *scurve,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit) {
 80059e8:	b5b0      	push	{r4, r5, r7, lr}
 80059ea:	b0b6      	sub	sp, #216	; 0xd8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	460b      	mov	r3, r1
 80059f2:	ed87 0b00 	vstr	d0, [r7]
 80059f6:	72fb      	strb	r3, [r7, #11]
 80059f8:	4613      	mov	r3, r2
 80059fa:	72bb      	strb	r3, [r7, #10]
	 double v_design, a_design, q0, q1, v0, v1, v_lim, j_max, tm, tc, tf, dir;
	 double v_1, s_1, v_2, s_2, v_3, s_3, v_4, s_4;
	 uint32_t	 no_sample;
	 uint8_t	 no_phases;

	 if ( TRAJECTORY_3D == target) {
 80059fc:	7afb      	ldrb	r3, [r7, #11]
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	d10a      	bne.n	8005a18 <scaraInitScurve+0x30>
		 v_design = V_DESIGN_3D;
 8005a02:	f04f 0300 	mov.w	r3, #0
 8005a06:	4c98      	ldr	r4, [pc, #608]	; (8005c68 <scaraInitScurve+0x280>)
 8005a08:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_3D;
 8005a0c:	a482      	add	r4, pc, #520	; (adr r4, 8005c18 <scaraInitScurve+0x230>)
 8005a0e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a12:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005a16:	e047      	b.n	8005aa8 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_ROLL == target) {
 8005a18:	7afb      	ldrb	r3, [r7, #11]
 8005a1a:	2b05      	cmp	r3, #5
 8005a1c:	d10a      	bne.n	8005a34 <scaraInitScurve+0x4c>
		 v_design = V_DESIGN_ROLL;
 8005a1e:	a480      	add	r4, pc, #512	; (adr r4, 8005c20 <scaraInitScurve+0x238>)
 8005a20:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a24:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_ROLL;
 8005a28:	a47f      	add	r4, pc, #508	; (adr r4, 8005c28 <scaraInitScurve+0x240>)
 8005a2a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a2e:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005a32:	e039      	b.n	8005aa8 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J0 == target) {
 8005a34:	7afb      	ldrb	r3, [r7, #11]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d10a      	bne.n	8005a50 <scaraInitScurve+0x68>
		 v_design = V_DESIGN_J0;
 8005a3a:	a47d      	add	r4, pc, #500	; (adr r4, 8005c30 <scaraInitScurve+0x248>)
 8005a3c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a40:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J0;
 8005a44:	a47c      	add	r4, pc, #496	; (adr r4, 8005c38 <scaraInitScurve+0x250>)
 8005a46:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a4a:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005a4e:	e02b      	b.n	8005aa8 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J1 == target) {
 8005a50:	7afb      	ldrb	r3, [r7, #11]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d10a      	bne.n	8005a6c <scaraInitScurve+0x84>
		 v_design = V_DESIGN_J1;
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	4c84      	ldr	r4, [pc, #528]	; (8005c6c <scaraInitScurve+0x284>)
 8005a5c:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J1;
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	4c82      	ldr	r4, [pc, #520]	; (8005c70 <scaraInitScurve+0x288>)
 8005a66:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005a6a:	e01d      	b.n	8005aa8 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J2 == target) {
 8005a6c:	7afb      	ldrb	r3, [r7, #11]
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d10a      	bne.n	8005a88 <scaraInitScurve+0xa0>
		 v_design = V_DESIGN_J2;
 8005a72:	a473      	add	r4, pc, #460	; (adr r4, 8005c40 <scaraInitScurve+0x258>)
 8005a74:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a78:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J2;
 8005a7c:	a472      	add	r4, pc, #456	; (adr r4, 8005c48 <scaraInitScurve+0x260>)
 8005a7e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a82:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005a86:	e00f      	b.n	8005aa8 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J3 == target) {
 8005a88:	7afb      	ldrb	r3, [r7, #11]
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d10a      	bne.n	8005aa4 <scaraInitScurve+0xbc>
		 v_design = V_DESIGN_J3;
 8005a8e:	a470      	add	r4, pc, #448	; (adr r4, 8005c50 <scaraInitScurve+0x268>)
 8005a90:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a94:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J3;
 8005a98:	a46f      	add	r4, pc, #444	; (adr r4, 8005c58 <scaraInitScurve+0x270>)
 8005a9a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005a9e:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005aa2:	e001      	b.n	8005aa8 <scaraInitScurve+0xc0>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8005aa4:	2306      	movs	r3, #6
 8005aa6:	e2ee      	b.n	8006086 <scaraInitScurve+0x69e>
	 }

	 v0 = 0;
 8005aa8:	f04f 0300 	mov.w	r3, #0
 8005aac:	f04f 0400 	mov.w	r4, #0
 8005ab0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	 v1 = 0;
 8005ab4:	f04f 0300 	mov.w	r3, #0
 8005ab8:	f04f 0400 	mov.w	r4, #0
 8005abc:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
	 q0 = 0;
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	f04f 0400 	mov.w	r4, #0
 8005ac8:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	 q1 = total_s;
 8005acc:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005ad0:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0

	 if ( total_s < 0) {
 8005ad4:	f04f 0200 	mov.w	r2, #0
 8005ad8:	f04f 0300 	mov.w	r3, #0
 8005adc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ae0:	f7fb f80c 	bl	8000afc <__aeabi_dcmplt>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d015      	beq.n	8005b16 <scaraInitScurve+0x12e>
		 dir = -1;
 8005aea:	f04f 0300 	mov.w	r3, #0
 8005aee:	4c61      	ldr	r4, [pc, #388]	; (8005c74 <scaraInitScurve+0x28c>)
 8005af0:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		 q1 = -q1;
 8005af4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005af8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005afc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005b04:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		 total_s = -total_s;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	603b      	str	r3, [r7, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005b12:	607b      	str	r3, [r7, #4]
 8005b14:	e004      	b.n	8005b20 <scaraInitScurve+0x138>
	 } else {
		 dir = 1;
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	4c57      	ldr	r4, [pc, #348]	; (8005c78 <scaraInitScurve+0x290>)
 8005b1c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	 }


	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8005b20:	7abb      	ldrb	r3, [r7, #10]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	f040 80b8 	bne.w	8005c98 <scaraInitScurve+0x2b0>
		 double t_upper, v_upper, a_upper;
		 tf = scurve->Tf;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8005b2e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 // Avoid division by 0
		 if (tf > 0.001) {
 8005b32:	a34b      	add	r3, pc, #300	; (adr r3, 8005c60 <scaraInitScurve+0x278>)
 8005b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b3c:	f7fa fffc 	bl	8000b38 <__aeabi_dcmpgt>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f000 809c 	beq.w	8005c80 <scaraInitScurve+0x298>
			 // Assume 4 phase
			 t_upper = tf / 4;
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	4b4b      	ldr	r3, [pc, #300]	; (8005c7c <scaraInitScurve+0x294>)
 8005b4e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b52:	f7fa fe8b 	bl	800086c <__aeabi_ddiv>
 8005b56:	4603      	mov	r3, r0
 8005b58:	460c      	mov	r4, r1
 8005b5a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			 v_upper = total_s / (2*t_upper);
 8005b5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	f7fa fba1 	bl	80002ac <__adddf3>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	460c      	mov	r4, r1
 8005b6e:	461a      	mov	r2, r3
 8005b70:	4623      	mov	r3, r4
 8005b72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b76:	f7fa fe79 	bl	800086c <__aeabi_ddiv>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
			 // Check 4 phase --> 5 phase
			 if ( v_upper > v_design) {
 8005b82:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8005b86:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005b8a:	f7fa ffd5 	bl	8000b38 <__aeabi_dcmpgt>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d022      	beq.n	8005bda <scaraInitScurve+0x1f2>
				 t_upper = tf/2 - total_s/(2*v_design);
 8005b94:	f04f 0200 	mov.w	r2, #0
 8005b98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005ba0:	f7fa fe64 	bl	800086c <__aeabi_ddiv>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	460c      	mov	r4, r1
 8005ba8:	4625      	mov	r5, r4
 8005baa:	461c      	mov	r4, r3
 8005bac:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	f7fa fb7a 	bl	80002ac <__adddf3>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	460b      	mov	r3, r1
 8005bbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bc0:	f7fa fe54 	bl	800086c <__aeabi_ddiv>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4620      	mov	r0, r4
 8005bca:	4629      	mov	r1, r5
 8005bcc:	f7fa fb6c 	bl	80002a8 <__aeabi_dsub>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	460c      	mov	r4, r1
 8005bd4:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8005bd8:	e003      	b.n	8005be2 <scaraInitScurve+0x1fa>
			 } else {
				 v_design = v_upper;
 8005bda:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8005bde:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
			 }
			 a_upper  = v_design / t_upper;
 8005be2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005be6:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005bea:	f7fa fe3f 	bl	800086c <__aeabi_ddiv>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	460c      	mov	r4, r1
 8005bf2:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
			 if ( a_upper > a_design) {
 8005bf6:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8005bfa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005bfe:	f7fa ff9b 	bl	8000b38 <__aeabi_dcmpgt>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <scaraInitScurve+0x224>
				 return SCARA_STATUS_ERROR_OVER_ACCEL;
 8005c08:	230a      	movs	r3, #10
 8005c0a:	e23c      	b.n	8006086 <scaraInitScurve+0x69e>
			 } else {
				 a_design = a_upper;
 8005c0c:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8005c10:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005c14:	e040      	b.n	8005c98 <scaraInitScurve+0x2b0>
 8005c16:	bf00      	nop
 8005c18:	cccccccd 	.word	0xcccccccd
 8005c1c:	400ccccc 	.word	0x400ccccc
 8005c20:	8ccccccd 	.word	0x8ccccccd
 8005c24:	3fe21877 	.word	0x3fe21877
 8005c28:	7ae147ae 	.word	0x7ae147ae
 8005c2c:	3fbcf3f2 	.word	0x3fbcf3f2
 8005c30:	45a1cac1 	.word	0x45a1cac1
 8005c34:	3fddf3b6 	.word	0x3fddf3b6
 8005c38:	6ae7d567 	.word	0x6ae7d567
 8005c3c:	3fb7f62b 	.word	0x3fb7f62b
 8005c40:	8c3f7cf0 	.word	0x8c3f7cf0
 8005c44:	4031d1eb 	.word	0x4031d1eb
 8005c48:	79ff2e4d 	.word	0x79ff2e4d
 8005c4c:	400c8312 	.word	0x400c8312
 8005c50:	66666667 	.word	0x66666667
 8005c54:	3fee2666 	.word	0x3fee2666
 8005c58:	51eb851f 	.word	0x51eb851f
 8005c5c:	3fc81eb8 	.word	0x3fc81eb8
 8005c60:	d2f1a9fc 	.word	0xd2f1a9fc
 8005c64:	3f50624d 	.word	0x3f50624d
 8005c68:	40320000 	.word	0x40320000
 8005c6c:	3fd68000 	.word	0x3fd68000
 8005c70:	3fb20000 	.word	0x3fb20000
 8005c74:	bff00000 	.word	0xbff00000
 8005c78:	3ff00000 	.word	0x3ff00000
 8005c7c:	40100000 	.word	0x40100000
			 }
		 } else {
			 v_design = 0;
 8005c80:	f04f 0300 	mov.w	r3, #0
 8005c84:	f04f 0400 	mov.w	r4, #0
 8005c88:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
			 a_design = 0;
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	f04f 0400 	mov.w	r4, #0
 8005c94:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
		 }
	 }
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8005c98:	a352      	add	r3, pc, #328	; (adr r3, 8005de4 <scaraInitScurve+0x3fc>)
 8005c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ca2:	f7fa ff49 	bl	8000b38 <__aeabi_dcmpgt>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 80a3 	beq.w	8005df4 <scaraInitScurve+0x40c>
 8005cae:	a34d      	add	r3, pc, #308	; (adr r3, 8005de4 <scaraInitScurve+0x3fc>)
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005cb8:	f7fa ff3e 	bl	8000b38 <__aeabi_dcmpgt>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f000 8098 	beq.w	8005df4 <scaraInitScurve+0x40c>
		 no_phases = 5;
 8005cc4:	2305      	movs	r3, #5
 8005cc6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		 tm = v_design/a_design;
 8005cca:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8005cce:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005cd2:	f7fa fdcb 	bl	800086c <__aeabi_ddiv>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	460c      	mov	r4, r1
 8005cda:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 tc = total_s/v_design - 2*tm;
 8005cde:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8005ce2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ce6:	f7fa fdc1 	bl	800086c <__aeabi_ddiv>
 8005cea:	4603      	mov	r3, r0
 8005cec:	460c      	mov	r4, r1
 8005cee:	4625      	mov	r5, r4
 8005cf0:	461c      	mov	r4, r3
 8005cf2:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	f7fa fad7 	bl	80002ac <__adddf3>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	460b      	mov	r3, r1
 8005d02:	4620      	mov	r0, r4
 8005d04:	4629      	mov	r1, r5
 8005d06:	f7fa facf 	bl	80002a8 <__aeabi_dsub>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	460c      	mov	r4, r1
 8005d0e:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 // Check condition 5 phase ---> 4 phase
		 if (tc < 0.0) {
 8005d12:	f04f 0200 	mov.w	r2, #0
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005d1e:	f7fa feed 	bl	8000afc <__aeabi_dcmplt>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d022      	beq.n	8005d6e <scaraInitScurve+0x386>
			 tc = 0;
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	f04f 0400 	mov.w	r4, #0
 8005d30:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
			 no_phases = 4;
 8005d34:	2304      	movs	r3, #4
 8005d36:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			 tm = sqrt(total_s/(2*a_design));
 8005d3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	f7fa fab3 	bl	80002ac <__adddf3>
 8005d46:	4603      	mov	r3, r0
 8005d48:	460c      	mov	r4, r1
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	4623      	mov	r3, r4
 8005d4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d52:	f7fa fd8b 	bl	800086c <__aeabi_ddiv>
 8005d56:	4603      	mov	r3, r0
 8005d58:	460c      	mov	r4, r1
 8005d5a:	ec44 3b17 	vmov	d7, r3, r4
 8005d5e:	eeb0 0a47 	vmov.f32	s0, s14
 8005d62:	eef0 0a67 	vmov.f32	s1, s15
 8005d66:	f011 fb8d 	bl	8017484 <sqrt>
 8005d6a:	ed87 0b2a 	vstr	d0, [r7, #168]	; 0xa8
		 }
		 if (tm < 0.001) {
 8005d6e:	a31f      	add	r3, pc, #124	; (adr r3, 8005dec <scaraInitScurve+0x404>)
 8005d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d74:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005d78:	f7fa fec0 	bl	8000afc <__aeabi_dcmplt>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d006      	beq.n	8005d90 <scaraInitScurve+0x3a8>
			 j_max = 0;
 8005d82:	f04f 0300 	mov.w	r3, #0
 8005d86:	f04f 0400 	mov.w	r4, #0
 8005d8a:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
 8005d8e:	e009      	b.n	8005da4 <scaraInitScurve+0x3bc>
		 } else {
			 j_max = a_design/tm;
 8005d90:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005d94:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005d98:	f7fa fd68 	bl	800086c <__aeabi_ddiv>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	460c      	mov	r4, r1
 8005da0:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 }
		 v_lim = a_design*tm;
 8005da4:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005da8:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005dac:	f7fa fc34 	bl	8000618 <__aeabi_dmul>
 8005db0:	4603      	mov	r3, r0
 8005db2:	460c      	mov	r4, r1
 8005db4:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		 tf    = 4*tm + tc;
 8005db8:	f04f 0200 	mov.w	r2, #0
 8005dbc:	4b08      	ldr	r3, [pc, #32]	; (8005de0 <scaraInitScurve+0x3f8>)
 8005dbe:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005dc2:	f7fa fc29 	bl	8000618 <__aeabi_dmul>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	460c      	mov	r4, r1
 8005dca:	461a      	mov	r2, r3
 8005dcc:	4623      	mov	r3, r4
 8005dce:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005dd2:	f7fa fa6b 	bl	80002ac <__adddf3>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
 8005dde:	e029      	b.n	8005e34 <scaraInitScurve+0x44c>
 8005de0:	40100000 	.word	0x40100000
 8005de4:	9abcaf48 	.word	0x9abcaf48
 8005de8:	3e7ad7f2 	.word	0x3e7ad7f2
 8005dec:	d2f1a9fc 	.word	0xd2f1a9fc
 8005df0:	3f50624d 	.word	0x3f50624d
	 } else {
		 j_max = 0;
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	f04f 0400 	mov.w	r4, #0
 8005dfc:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 tc = 0;
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	f04f 0400 	mov.w	r4, #0
 8005e08:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 no_phases = 4;
 8005e0c:	2304      	movs	r3, #4
 8005e0e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		 tm = tf / 4;
 8005e12:	f04f 0200 	mov.w	r2, #0
 8005e16:	4ba0      	ldr	r3, [pc, #640]	; (8006098 <scaraInitScurve+0x6b0>)
 8005e18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005e1c:	f7fa fd26 	bl	800086c <__aeabi_ddiv>
 8005e20:	4603      	mov	r3, r0
 8005e22:	460c      	mov	r4, r1
 8005e24:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 v_lim = 0;
 8005e28:	f04f 0300 	mov.w	r3, #0
 8005e2c:	f04f 0400 	mov.w	r4, #0
 8005e30:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
	 }

	 no_sample = ceil(tf / T_SAMPLING);
 8005e34:	a396      	add	r3, pc, #600	; (adr r3, 8006090 <scaraInitScurve+0x6a8>)
 8005e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005e3e:	f7fa fd15 	bl	800086c <__aeabi_ddiv>
 8005e42:	4603      	mov	r3, r0
 8005e44:	460c      	mov	r4, r1
 8005e46:	ec44 3b17 	vmov	d7, r3, r4
 8005e4a:	eeb0 0a47 	vmov.f32	s0, s14
 8005e4e:	eef0 0a67 	vmov.f32	s1, s15
 8005e52:	f011 f97d 	bl	8017150 <ceil>
 8005e56:	ec54 3b10 	vmov	r3, r4, d0
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	f7fa feb3 	bl	8000bc8 <__aeabi_d2uiz>
 8005e62:	4603      	mov	r3, r0
 8005e64:	657b      	str	r3, [r7, #84]	; 0x54
	 v_1 = 0.5*j_max*tm*tm;
 8005e66:	f04f 0200 	mov.w	r2, #0
 8005e6a:	4b8c      	ldr	r3, [pc, #560]	; (800609c <scaraInitScurve+0x6b4>)
 8005e6c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005e70:	f7fa fbd2 	bl	8000618 <__aeabi_dmul>
 8005e74:	4603      	mov	r3, r0
 8005e76:	460c      	mov	r4, r1
 8005e78:	4618      	mov	r0, r3
 8005e7a:	4621      	mov	r1, r4
 8005e7c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005e80:	f7fa fbca 	bl	8000618 <__aeabi_dmul>
 8005e84:	4603      	mov	r3, r0
 8005e86:	460c      	mov	r4, r1
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4623      	mov	r3, r4
 8005e8c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005e90:	f7fa fbc2 	bl	8000618 <__aeabi_dmul>
 8005e94:	4603      	mov	r3, r0
 8005e96:	460c      	mov	r4, r1
 8005e98:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 s_1 = j_max*tm*tm*tm/6;
 8005e9c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005ea0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ea4:	f7fa fbb8 	bl	8000618 <__aeabi_dmul>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	4618      	mov	r0, r3
 8005eae:	4621      	mov	r1, r4
 8005eb0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005eb4:	f7fa fbb0 	bl	8000618 <__aeabi_dmul>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	460c      	mov	r4, r1
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005ec4:	f7fa fba8 	bl	8000618 <__aeabi_dmul>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	460c      	mov	r4, r1
 8005ecc:	4618      	mov	r0, r3
 8005ece:	4621      	mov	r1, r4
 8005ed0:	f04f 0200 	mov.w	r2, #0
 8005ed4:	4b72      	ldr	r3, [pc, #456]	; (80060a0 <scaraInitScurve+0x6b8>)
 8005ed6:	f7fa fcc9 	bl	800086c <__aeabi_ddiv>
 8005eda:	4603      	mov	r3, r0
 8005edc:	460c      	mov	r4, r1
 8005ede:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	 v_2 = j_max*tm*tm;
 8005ee2:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005ee6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005eea:	f7fa fb95 	bl	8000618 <__aeabi_dmul>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	4623      	mov	r3, r4
 8005ef6:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005efa:	f7fa fb8d 	bl	8000618 <__aeabi_dmul>
 8005efe:	4603      	mov	r3, r0
 8005f00:	460c      	mov	r4, r1
 8005f02:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	 s_2 = v_2*tm;
 8005f06:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005f0a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005f0e:	f7fa fb83 	bl	8000618 <__aeabi_dmul>
 8005f12:	4603      	mov	r3, r0
 8005f14:	460c      	mov	r4, r1
 8005f16:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	 v_3 = v_2;
 8005f1a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8005f1e:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	 s_3 = s_2 + v_2*tc;
 8005f22:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8005f26:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005f2a:	f7fa fb75 	bl	8000618 <__aeabi_dmul>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	460c      	mov	r4, r1
 8005f32:	461a      	mov	r2, r3
 8005f34:	4623      	mov	r3, r4
 8005f36:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8005f3a:	f7fa f9b7 	bl	80002ac <__adddf3>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	460c      	mov	r4, r1
 8005f42:	e9c7 3408 	strd	r3, r4, [r7, #32]
	 v_4 = v_1;
 8005f46:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005f4a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	 s_4 = s_3 + s_2 - s_1;
 8005f4e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005f52:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005f56:	f7fa f9a9 	bl	80002ac <__adddf3>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	460c      	mov	r4, r1
 8005f5e:	4618      	mov	r0, r3
 8005f60:	4621      	mov	r1, r4
 8005f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005f66:	f7fa f99f 	bl	80002a8 <__aeabi_dsub>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	460c      	mov	r4, r1
 8005f6e:	e9c7 3404 	strd	r3, r4, [r7, #16]

	 scurve->Tc = tc;
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8005f78:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	 scurve->Tf = tf;
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005f82:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	 scurve->Tm = tm;
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005f8c:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 scurve->a_design = a_design;
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8005f96:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 scurve->v_design = v_design;
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 8005fa0:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 scurve->v_lim = v_lim;
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8005faa:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 scurve->v0 = v0;
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005fb4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 scurve->v1 = v1;
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8005fbe:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 scurve->j_max = j_max;
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8005fc8:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 scurve->s0   = q0;
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005fd2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 scurve->s1   = q1;
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8005fdc:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 scurve->num_of_phase = no_phases;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8005fe6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	 scurve->num_of_sampling = no_sample;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005fee:	669a      	str	r2, [r3, #104]	; 0x68
	 scurve->total_s = total_s;
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005ff6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	 scurve->dir = dir;
 8005ffa:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005ffe:	f7fa fdbb 	bl	8000b78 <__aeabi_d2iz>
 8006002:	4603      	mov	r3, r0
 8006004:	b25a      	sxtb	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	701a      	strb	r2, [r3, #0]

	 scurve->a_current = 0;
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	f04f 0400 	mov.w	r4, #0
 8006014:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
	 scurve->v_current = 0;
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	f04f 0300 	mov.w	r3, #0
 800601e:	f04f 0400 	mov.w	r4, #0
 8006022:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
	 scurve->s_current = 0;
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	f04f 0400 	mov.w	r4, #0
 8006030:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
	 scurve->v_1 = v_1;
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800603a:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	 scurve->v_2 = v_2;
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8006044:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
	 scurve->v_3 = v_3;
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800604e:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
	 scurve->v_4 = v_4;
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8006058:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	 scurve->s_1 = s_1;
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8006062:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	 scurve->s_2 = s_2;
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800606c:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	 scurve->s_3 = s_3;
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8006076:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	 scurve->s_4 = s_4;
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8006080:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

	 return SCARA_STATUS_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	37d8      	adds	r7, #216	; 0xd8
 800608a:	46bd      	mov	sp, r7
 800608c:	bdb0      	pop	{r4, r5, r7, pc}
 800608e:	bf00      	nop
 8006090:	40000000 	.word	0x40000000
 8006094:	3f847ae1 	.word	0x3f847ae1
 8006098:	40100000 	.word	0x40100000
 800609c:	3fe00000 	.word	0x3fe00000
 80060a0:	40180000 	.word	0x40180000

080060a4 <scaraFlowDuty>:

/* Compute new x, y ,z corresponding to time */
SCARA_StatusTypeDef	scaraFlowDuty		(double time,
										SCARA_PositionTypeDef *pos_Next ,
										SCARA_PositionTypeDef pos_Current) {
 80060a4:	b082      	sub	sp, #8
 80060a6:	b5b0      	push	{r4, r5, r7, lr}
 80060a8:	b0ce      	sub	sp, #312	; 0x138
 80060aa:	af18      	add	r7, sp, #96	; 0x60
 80060ac:	ed87 0b02 	vstr	d0, [r7, #8]
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 80060b6:	e881 000c 	stmia.w	r1, {r2, r3}
	SCARA_StatusTypeDef status1, status2, status3, status4;
	SCARA_PositionTypeDef	positionCompute;
	// Update time
	positionCompute.t = time;
 80060ba:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80060be:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	/*---- Task space ----*/
	if ( DUTY_SPACE_TASK == myDUTY.space_type) {
 80060c2:	4ba0      	ldr	r3, [pc, #640]	; (8006344 <scaraFlowDuty+0x2a0>)
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f040 80e1 	bne.w	800628e <scaraFlowDuty+0x1ea>
		double s, angle, x, y, z;
		int8_t	dir_roll;
		//---Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.task.trajectory_3d.trajectory_type) {
 80060cc:	4b9d      	ldr	r3, [pc, #628]	; (8006344 <scaraFlowDuty+0x2a0>)
 80060ce:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d11f      	bne.n	8006116 <scaraFlowDuty+0x72>
			status1 = scaraFlowLSPB(&(myDUTY.task.trajectory_3d.lspb), time);
 80060d6:	ed97 0b02 	vldr	d0, [r7, #8]
 80060da:	489b      	ldr	r0, [pc, #620]	; (8006348 <scaraFlowDuty+0x2a4>)
 80060dc:	f000 fb78 	bl	80067d0 <scaraFlowLSPB>
 80060e0:	4603      	mov	r3, r0
 80060e2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFlowLSPB(&(myDUTY.task.trajectory_roll.lspb), time);
 80060e6:	ed97 0b02 	vldr	d0, [r7, #8]
 80060ea:	4898      	ldr	r0, [pc, #608]	; (800634c <scaraFlowDuty+0x2a8>)
 80060ec:	f000 fb70 	bl	80067d0 <scaraFlowLSPB>
 80060f0:	4603      	mov	r3, r0
 80060f2:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			s = myDUTY.task.trajectory_3d.lspb.s_current;
 80060f6:	4b93      	ldr	r3, [pc, #588]	; (8006344 <scaraFlowDuty+0x2a0>)
 80060f8:	e9d3 3464 	ldrd	r3, r4, [r3, #400]	; 0x190
 80060fc:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
			angle = myDUTY.task.trajectory_roll.lspb.s_current;
 8006100:	4b90      	ldr	r3, [pc, #576]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006102:	e9d3 34ba 	ldrd	r3, r4, [r3, #744]	; 0x2e8
 8006106:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
			dir_roll = myDUTY.task.trajectory_roll.lspb.dir;
 800610a:	4b8e      	ldr	r3, [pc, #568]	; (8006344 <scaraFlowDuty+0x2a0>)
 800610c:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8006110:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8006114:	e026      	b.n	8006164 <scaraFlowDuty+0xc0>
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.task.trajectory_3d.trajectory_type) {
 8006116:	4b8b      	ldr	r3, [pc, #556]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006118:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800611c:	2b01      	cmp	r3, #1
 800611e:	d11f      	bne.n	8006160 <scaraFlowDuty+0xbc>
			status1 = scaraFLowScurve(&(myDUTY.task.trajectory_3d.scurve), time);
 8006120:	ed97 0b02 	vldr	d0, [r7, #8]
 8006124:	488a      	ldr	r0, [pc, #552]	; (8006350 <scaraFlowDuty+0x2ac>)
 8006126:	f000 fcff 	bl	8006b28 <scaraFLowScurve>
 800612a:	4603      	mov	r3, r0
 800612c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFLowScurve(&(myDUTY.task.trajectory_roll.scurve), time);
 8006130:	ed97 0b02 	vldr	d0, [r7, #8]
 8006134:	4887      	ldr	r0, [pc, #540]	; (8006354 <scaraFlowDuty+0x2b0>)
 8006136:	f000 fcf7 	bl	8006b28 <scaraFLowScurve>
 800613a:	4603      	mov	r3, r0
 800613c:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			s = myDUTY.task.trajectory_3d.scurve.s_current;
 8006140:	4b80      	ldr	r3, [pc, #512]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006142:	e9d3 3498 	ldrd	r3, r4, [r3, #608]	; 0x260
 8006146:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
			angle = myDUTY.task.trajectory_roll.scurve.s_current;
 800614a:	4b7e      	ldr	r3, [pc, #504]	; (8006344 <scaraFlowDuty+0x2a0>)
 800614c:	e9d3 34ee 	ldrd	r3, r4, [r3, #952]	; 0x3b8
 8006150:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
			dir_roll = myDUTY.task.trajectory_roll.scurve.dir;
 8006154:	4b7b      	ldr	r3, [pc, #492]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006156:	f893 32f0 	ldrb.w	r3, [r3, #752]	; 0x2f0
 800615a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800615e:	e001      	b.n	8006164 <scaraFlowDuty+0xc0>
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8006160:	2305      	movs	r3, #5
 8006162:	e211      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}

		if ( SCARA_STATUS_OK != status1) {
 8006164:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8006168:	2b00      	cmp	r3, #0
 800616a:	d002      	beq.n	8006172 <scaraFlowDuty+0xce>
			return status1;
 800616c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8006170:	e20a      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status2) {
 8006172:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <scaraFlowDuty+0xdc>
			return status2;
 800617a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800617e:	e203      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}

		//---Path flowing
			// Straight line
		if( DUTY_PATH_LINE == myDUTY.task.path.path_type) {
 8006180:	4b70      	ldr	r3, [pc, #448]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006182:	7a1b      	ldrb	r3, [r3, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d117      	bne.n	80061b8 <scaraFlowDuty+0x114>
			status1 = scaraFlowLine(&(myDUTY.task.path.line), s);
 8006188:	ed97 0b32 	vldr	d0, [r7, #200]	; 0xc8
 800618c:	4872      	ldr	r0, [pc, #456]	; (8006358 <scaraFlowDuty+0x2b4>)
 800618e:	f000 fa0f 	bl	80065b0 <scaraFlowLine>
 8006192:	4603      	mov	r3, r0
 8006194:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			x = myDUTY.task.path.line.x_current;
 8006198:	4b6a      	ldr	r3, [pc, #424]	; (8006344 <scaraFlowDuty+0x2a0>)
 800619a:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 800619e:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			y = myDUTY.task.path.line.y_current;
 80061a2:	4b68      	ldr	r3, [pc, #416]	; (8006344 <scaraFlowDuty+0x2a0>)
 80061a4:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 80061a8:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			z = myDUTY.task.path.line.z_current;
 80061ac:	4b65      	ldr	r3, [pc, #404]	; (8006344 <scaraFlowDuty+0x2a0>)
 80061ae:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 80061b2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 80061b6:	e01d      	b.n	80061f4 <scaraFlowDuty+0x150>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == myDUTY.task.path.path_type) {
 80061b8:	4b62      	ldr	r3, [pc, #392]	; (8006344 <scaraFlowDuty+0x2a0>)
 80061ba:	7a1b      	ldrb	r3, [r3, #8]
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d117      	bne.n	80061f0 <scaraFlowDuty+0x14c>
			status1 = scaraFlowCircle(&(myDUTY.task.path.circle), s);
 80061c0:	ed97 0b32 	vldr	d0, [r7, #200]	; 0xc8
 80061c4:	4865      	ldr	r0, [pc, #404]	; (800635c <scaraFlowDuty+0x2b8>)
 80061c6:	f000 fa7b 	bl	80066c0 <scaraFlowCircle>
 80061ca:	4603      	mov	r3, r0
 80061cc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			x = myDUTY.task.path.circle.x_current;
 80061d0:	4b5c      	ldr	r3, [pc, #368]	; (8006344 <scaraFlowDuty+0x2a0>)
 80061d2:	e9d3 343e 	ldrd	r3, r4, [r3, #248]	; 0xf8
 80061d6:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			y = myDUTY.task.path.circle.y_current;
 80061da:	4b5a      	ldr	r3, [pc, #360]	; (8006344 <scaraFlowDuty+0x2a0>)
 80061dc:	e9d3 3440 	ldrd	r3, r4, [r3, #256]	; 0x100
 80061e0:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			z = myDUTY.task.path.circle.z_current;
 80061e4:	4b57      	ldr	r3, [pc, #348]	; (8006344 <scaraFlowDuty+0x2a0>)
 80061e6:	e9d3 3442 	ldrd	r3, r4, [r3, #264]	; 0x108
 80061ea:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 80061ee:	e001      	b.n	80061f4 <scaraFlowDuty+0x150>
		} else {
			return SCARA_STATUS_ERROR_TASK;
 80061f0:	2303      	movs	r3, #3
 80061f2:	e1c9      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}

		positionCompute.x 		= x;
 80061f4:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 80061f8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		positionCompute.y		= y;
 80061fc:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8006200:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		positionCompute.z 		= z;
 8006204:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8006208:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		positionCompute.roll 	= myDUTY.task.roll_start + angle*dir_roll;
 800620c:	4b4d      	ldr	r3, [pc, #308]	; (8006344 <scaraFlowDuty+0x2a0>)
 800620e:	e9d3 45f0 	ldrd	r4, r5, [r3, #960]	; 0x3c0
 8006212:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8006216:	4618      	mov	r0, r3
 8006218:	f7fa f994 	bl	8000544 <__aeabi_i2d>
 800621c:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8006220:	f7fa f9fa 	bl	8000618 <__aeabi_dmul>
 8006224:	4602      	mov	r2, r0
 8006226:	460b      	mov	r3, r1
 8006228:	4620      	mov	r0, r4
 800622a:	4629      	mov	r1, r5
 800622c:	f7fa f83e 	bl	80002ac <__adddf3>
 8006230:	4603      	mov	r3, r0
 8006232:	460c      	mov	r4, r1
 8006234:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		positionCompute.q		= s;
 8006238:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 800623c:	e9c7 3404 	strd	r3, r4, [r7, #16]
		positionCompute.total_time = myDUTY.time_total;
 8006240:	4b40      	ldr	r3, [pc, #256]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006242:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8006246:	e9d3 3400 	ldrd	r3, r4, [r3]
 800624a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		positionCompute.t		= time;
 800624e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006252:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		if ( FALSE == kinematicInverse(&positionCompute, pos_Current)) {
 8006256:	f107 0410 	add.w	r4, r7, #16
 800625a:	4668      	mov	r0, sp
 800625c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8006260:	2260      	movs	r2, #96	; 0x60
 8006262:	4619      	mov	r1, r3
 8006264:	f00c fdc4 	bl	8012df0 <memcpy>
 8006268:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800626c:	cb0c      	ldmia	r3, {r2, r3}
 800626e:	4620      	mov	r0, r4
 8006270:	f7fc fe32 	bl	8002ed8 <kinematicInverse>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <scaraFlowDuty+0x1da>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800627a:	2307      	movs	r3, #7
 800627c:	e184      	b.n	8006588 <scaraFlowDuty+0x4e4>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 800627e:	f107 0310 	add.w	r3, r7, #16
 8006282:	2268      	movs	r2, #104	; 0x68
 8006284:	4619      	mov	r1, r3
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f00c fdb2 	bl	8012df0 <memcpy>
 800628c:	e17b      	b.n	8006586 <scaraFlowDuty+0x4e2>
		}

	/*---- Joint space -----*/
	} else if (DUTY_SPACE_JOINT == myDUTY.space_type) {
 800628e:	4b2d      	ldr	r3, [pc, #180]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006290:	781b      	ldrb	r3, [r3, #0]
 8006292:	2b01      	cmp	r3, #1
 8006294:	f040 8175 	bne.w	8006582 <scaraFlowDuty+0x4de>
		double s0, s1, s2, s3;
		int8_t dir0, dir1, dir2, dir3;
		// Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.joint.trajectory[0].trajectory_type) {
 8006298:	4b2a      	ldr	r3, [pc, #168]	; (8006344 <scaraFlowDuty+0x2a0>)
 800629a:	f893 33c8 	ldrb.w	r3, [r3, #968]	; 0x3c8
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d166      	bne.n	8006370 <scaraFlowDuty+0x2cc>
			status1 = scaraFlowLSPB(&(myDUTY.joint.trajectory[0].lspb), time);
 80062a2:	ed97 0b02 	vldr	d0, [r7, #8]
 80062a6:	482e      	ldr	r0, [pc, #184]	; (8006360 <scaraFlowDuty+0x2bc>)
 80062a8:	f000 fa92 	bl	80067d0 <scaraFlowLSPB>
 80062ac:	4603      	mov	r3, r0
 80062ae:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFlowLSPB(&(myDUTY.joint.trajectory[1].lspb), time);
 80062b2:	ed97 0b02 	vldr	d0, [r7, #8]
 80062b6:	482b      	ldr	r0, [pc, #172]	; (8006364 <scaraFlowDuty+0x2c0>)
 80062b8:	f000 fa8a 	bl	80067d0 <scaraFlowLSPB>
 80062bc:	4603      	mov	r3, r0
 80062be:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			status3 = scaraFlowLSPB(&(myDUTY.joint.trajectory[2].lspb), time);
 80062c2:	ed97 0b02 	vldr	d0, [r7, #8]
 80062c6:	4828      	ldr	r0, [pc, #160]	; (8006368 <scaraFlowDuty+0x2c4>)
 80062c8:	f000 fa82 	bl	80067d0 <scaraFlowLSPB>
 80062cc:	4603      	mov	r3, r0
 80062ce:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			status4 = scaraFlowLSPB(&(myDUTY.joint.trajectory[3].lspb), time);
 80062d2:	ed97 0b02 	vldr	d0, [r7, #8]
 80062d6:	4825      	ldr	r0, [pc, #148]	; (800636c <scaraFlowDuty+0x2c8>)
 80062d8:	f000 fa7a 	bl	80067d0 <scaraFlowLSPB>
 80062dc:	4603      	mov	r3, r0
 80062de:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
			dir0 = myDUTY.joint.trajectory[0].lspb.dir;
 80062e2:	4b18      	ldr	r3, [pc, #96]	; (8006344 <scaraFlowDuty+0x2a0>)
 80062e4:	f893 33d0 	ldrb.w	r3, [r3, #976]	; 0x3d0
 80062e8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			dir1 = myDUTY.joint.trajectory[1].lspb.dir;
 80062ec:	4b15      	ldr	r3, [pc, #84]	; (8006344 <scaraFlowDuty+0x2a0>)
 80062ee:	f893 3528 	ldrb.w	r3, [r3, #1320]	; 0x528
 80062f2:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
			dir2 = myDUTY.joint.trajectory[2].lspb.dir;
 80062f6:	4b13      	ldr	r3, [pc, #76]	; (8006344 <scaraFlowDuty+0x2a0>)
 80062f8:	f893 3680 	ldrb.w	r3, [r3, #1664]	; 0x680
 80062fc:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			dir3 = myDUTY.joint.trajectory[3].lspb.dir;
 8006300:	4b10      	ldr	r3, [pc, #64]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006302:	f893 37d8 	ldrb.w	r3, [r3, #2008]	; 0x7d8
 8006306:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			s0 = myDUTY.joint.trajectory[0].lspb.s_current;
 800630a:	4b0e      	ldr	r3, [pc, #56]	; (8006344 <scaraFlowDuty+0x2a0>)
 800630c:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 8006310:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006314:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			s1 = myDUTY.joint.trajectory[1].lspb.s_current;
 8006318:	4b0a      	ldr	r3, [pc, #40]	; (8006344 <scaraFlowDuty+0x2a0>)
 800631a:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 800631e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006322:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			s2 = myDUTY.joint.trajectory[2].lspb.s_current;
 8006326:	4b07      	ldr	r3, [pc, #28]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006328:	f503 63df 	add.w	r3, r3, #1784	; 0x6f8
 800632c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006330:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			s3 = myDUTY.joint.trajectory[3].lspb.s_current;
 8006334:	4b03      	ldr	r3, [pc, #12]	; (8006344 <scaraFlowDuty+0x2a0>)
 8006336:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 800633a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800633e:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8006342:	e06d      	b.n	8006420 <scaraFlowDuty+0x37c>
 8006344:	20005338 	.word	0x20005338
 8006348:	20005450 	.word	0x20005450
 800634c:	200055a8 	.word	0x200055a8
 8006350:	200054d0 	.word	0x200054d0
 8006354:	20005628 	.word	0x20005628
 8006358:	20005348 	.word	0x20005348
 800635c:	200053b8 	.word	0x200053b8
 8006360:	20005708 	.word	0x20005708
 8006364:	20005860 	.word	0x20005860
 8006368:	200059b8 	.word	0x200059b8
 800636c:	20005b10 	.word	0x20005b10

			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.joint.trajectory[0].trajectory_type) {
 8006370:	4b89      	ldr	r3, [pc, #548]	; (8006598 <scaraFlowDuty+0x4f4>)
 8006372:	f893 33c8 	ldrb.w	r3, [r3, #968]	; 0x3c8
 8006376:	2b01      	cmp	r3, #1
 8006378:	d150      	bne.n	800641c <scaraFlowDuty+0x378>
			status1 = scaraFLowScurve(&(myDUTY.joint.trajectory[0].scurve), time);
 800637a:	ed97 0b02 	vldr	d0, [r7, #8]
 800637e:	4887      	ldr	r0, [pc, #540]	; (800659c <scaraFlowDuty+0x4f8>)
 8006380:	f000 fbd2 	bl	8006b28 <scaraFLowScurve>
 8006384:	4603      	mov	r3, r0
 8006386:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFLowScurve(&(myDUTY.joint.trajectory[1].scurve), time);
 800638a:	ed97 0b02 	vldr	d0, [r7, #8]
 800638e:	4884      	ldr	r0, [pc, #528]	; (80065a0 <scaraFlowDuty+0x4fc>)
 8006390:	f000 fbca 	bl	8006b28 <scaraFLowScurve>
 8006394:	4603      	mov	r3, r0
 8006396:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			status3 = scaraFLowScurve(&(myDUTY.joint.trajectory[2].scurve), time);
 800639a:	ed97 0b02 	vldr	d0, [r7, #8]
 800639e:	4881      	ldr	r0, [pc, #516]	; (80065a4 <scaraFlowDuty+0x500>)
 80063a0:	f000 fbc2 	bl	8006b28 <scaraFLowScurve>
 80063a4:	4603      	mov	r3, r0
 80063a6:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			status4 = scaraFLowScurve(&(myDUTY.joint.trajectory[3].scurve), time);
 80063aa:	ed97 0b02 	vldr	d0, [r7, #8]
 80063ae:	487e      	ldr	r0, [pc, #504]	; (80065a8 <scaraFlowDuty+0x504>)
 80063b0:	f000 fbba 	bl	8006b28 <scaraFLowScurve>
 80063b4:	4603      	mov	r3, r0
 80063b6:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
			dir0 = myDUTY.joint.trajectory[0].scurve.dir;
 80063ba:	4b77      	ldr	r3, [pc, #476]	; (8006598 <scaraFlowDuty+0x4f4>)
 80063bc:	f893 3450 	ldrb.w	r3, [r3, #1104]	; 0x450
 80063c0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			dir1 = myDUTY.joint.trajectory[1].scurve.dir;
 80063c4:	4b74      	ldr	r3, [pc, #464]	; (8006598 <scaraFlowDuty+0x4f4>)
 80063c6:	f893 35a8 	ldrb.w	r3, [r3, #1448]	; 0x5a8
 80063ca:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
			dir2 = myDUTY.joint.trajectory[2].scurve.dir;
 80063ce:	4b72      	ldr	r3, [pc, #456]	; (8006598 <scaraFlowDuty+0x4f4>)
 80063d0:	f893 3700 	ldrb.w	r3, [r3, #1792]	; 0x700
 80063d4:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			dir3 = myDUTY.joint.trajectory[3].scurve.dir;
 80063d8:	4b6f      	ldr	r3, [pc, #444]	; (8006598 <scaraFlowDuty+0x4f4>)
 80063da:	f893 3858 	ldrb.w	r3, [r3, #2136]	; 0x858
 80063de:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			s0 = myDUTY.joint.trajectory[0].scurve.s_current;
 80063e2:	4b6d      	ldr	r3, [pc, #436]	; (8006598 <scaraFlowDuty+0x4f4>)
 80063e4:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
 80063e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80063ec:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			s1 = myDUTY.joint.trajectory[1].scurve.s_current;
 80063f0:	4b69      	ldr	r3, [pc, #420]	; (8006598 <scaraFlowDuty+0x4f4>)
 80063f2:	f503 63ce 	add.w	r3, r3, #1648	; 0x670
 80063f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80063fa:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			s2 = myDUTY.joint.trajectory[2].scurve.s_current;
 80063fe:	4b66      	ldr	r3, [pc, #408]	; (8006598 <scaraFlowDuty+0x4f4>)
 8006400:	f503 63f9 	add.w	r3, r3, #1992	; 0x7c8
 8006404:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006408:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			s3 = myDUTY.joint.trajectory[3].scurve.s_current;
 800640c:	4b62      	ldr	r3, [pc, #392]	; (8006598 <scaraFlowDuty+0x4f4>)
 800640e:	f503 6312 	add.w	r3, r3, #2336	; 0x920
 8006412:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006416:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 800641a:	e001      	b.n	8006420 <scaraFlowDuty+0x37c>
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 800641c:	2305      	movs	r3, #5
 800641e:	e0b3      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}
		// Check init status
		if ( SCARA_STATUS_OK != status1) {
 8006420:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <scaraFlowDuty+0x38a>
			return status1;
 8006428:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 800642c:	e0ac      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status2) {
 800642e:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <scaraFlowDuty+0x398>
			return status2;
 8006436:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800643a:	e0a5      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status3) {
 800643c:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8006440:	2b00      	cmp	r3, #0
 8006442:	d002      	beq.n	800644a <scaraFlowDuty+0x3a6>
			return status3;
 8006444:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8006448:	e09e      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status4) {
 800644a:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <scaraFlowDuty+0x3b4>
			return status4;
 8006452:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8006456:	e097      	b.n	8006588 <scaraFlowDuty+0x4e4>
		}

		positionCompute.Theta1 	= myDUTY.joint.theta1_start + s0*dir0;
 8006458:	4b4f      	ldr	r3, [pc, #316]	; (8006598 <scaraFlowDuty+0x4f4>)
 800645a:	f603 1328 	addw	r3, r3, #2344	; 0x928
 800645e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006462:	f997 307f 	ldrsb.w	r3, [r7, #127]	; 0x7f
 8006466:	4618      	mov	r0, r3
 8006468:	f7fa f86c 	bl	8000544 <__aeabi_i2d>
 800646c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8006470:	f7fa f8d2 	bl	8000618 <__aeabi_dmul>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4620      	mov	r0, r4
 800647a:	4629      	mov	r1, r5
 800647c:	f7f9 ff16 	bl	80002ac <__adddf3>
 8006480:	4603      	mov	r3, r0
 8006482:	460c      	mov	r4, r1
 8006484:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		positionCompute.Theta2 	= myDUTY.joint.theta2_start + s1*dir1;
 8006488:	4b43      	ldr	r3, [pc, #268]	; (8006598 <scaraFlowDuty+0x4f4>)
 800648a:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 800648e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006492:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8006496:	4618      	mov	r0, r3
 8006498:	f7fa f854 	bl	8000544 <__aeabi_i2d>
 800649c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80064a0:	f7fa f8ba 	bl	8000618 <__aeabi_dmul>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	4620      	mov	r0, r4
 80064aa:	4629      	mov	r1, r5
 80064ac:	f7f9 fefe 	bl	80002ac <__adddf3>
 80064b0:	4603      	mov	r3, r0
 80064b2:	460c      	mov	r4, r1
 80064b4:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		positionCompute.D3 		= myDUTY.joint.d3_start 	+ s2*dir2;
 80064b8:	4b37      	ldr	r3, [pc, #220]	; (8006598 <scaraFlowDuty+0x4f4>)
 80064ba:	f603 1338 	addw	r3, r3, #2360	; 0x938
 80064be:	e9d3 4500 	ldrd	r4, r5, [r3]
 80064c2:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7fa f83c 	bl	8000544 <__aeabi_i2d>
 80064cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80064d0:	f7fa f8a2 	bl	8000618 <__aeabi_dmul>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	4620      	mov	r0, r4
 80064da:	4629      	mov	r1, r5
 80064dc:	f7f9 fee6 	bl	80002ac <__adddf3>
 80064e0:	4603      	mov	r3, r0
 80064e2:	460c      	mov	r4, r1
 80064e4:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		positionCompute.Theta4 	= myDUTY.joint.theta4_start + s3*dir3;
 80064e8:	4b2b      	ldr	r3, [pc, #172]	; (8006598 <scaraFlowDuty+0x4f4>)
 80064ea:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 80064ee:	e9d3 4500 	ldrd	r4, r5, [r3]
 80064f2:	f997 307c 	ldrsb.w	r3, [r7, #124]	; 0x7c
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7fa f824 	bl	8000544 <__aeabi_i2d>
 80064fc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8006500:	f7fa f88a 	bl	8000618 <__aeabi_dmul>
 8006504:	4602      	mov	r2, r0
 8006506:	460b      	mov	r3, r1
 8006508:	4620      	mov	r0, r4
 800650a:	4629      	mov	r1, r5
 800650c:	f7f9 fece 	bl	80002ac <__adddf3>
 8006510:	4603      	mov	r3, r0
 8006512:	460c      	mov	r4, r1
 8006514:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		positionCompute.total_time = myDUTY.time_total;
 8006518:	4b1f      	ldr	r3, [pc, #124]	; (8006598 <scaraFlowDuty+0x4f4>)
 800651a:	f603 1348 	addw	r3, r3, #2376	; 0x948
 800651e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006522:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		positionCompute.t		= time;
 8006526:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800652a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		// Check workspace
		if( SCARA_STATUS_OK != scaraCheckWorkSpace4(positionCompute.Theta1,
 800652e:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8006532:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
 8006536:	ed97 5b1a 	vldr	d5, [r7, #104]	; 0x68
 800653a:	ed97 4b1c 	vldr	d4, [r7, #112]	; 0x70
 800653e:	eeb0 3a44 	vmov.f32	s6, s8
 8006542:	eef0 3a64 	vmov.f32	s7, s9
 8006546:	eeb0 2a45 	vmov.f32	s4, s10
 800654a:	eef0 2a65 	vmov.f32	s5, s11
 800654e:	eeb0 1a46 	vmov.f32	s2, s12
 8006552:	eef0 1a66 	vmov.f32	s3, s13
 8006556:	eeb0 0a47 	vmov.f32	s0, s14
 800655a:	eef0 0a67 	vmov.f32	s1, s15
 800655e:	f001 f9c7 	bl	80078f0 <scaraCheckWorkSpace4>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <scaraFlowDuty+0x4c8>
							 	 	 	  positionCompute.Theta2,
										  positionCompute.D3,
										  positionCompute.Theta4)) {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8006568:	2307      	movs	r3, #7
 800656a:	e00d      	b.n	8006588 <scaraFlowDuty+0x4e4>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 800656c:	f107 0310 	add.w	r3, r7, #16
 8006570:	2268      	movs	r2, #104	; 0x68
 8006572:	4619      	mov	r1, r3
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f00c fc3b 	bl	8012df0 <memcpy>
		}
		kinematicForward(pos_Next);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f7fc fb74 	bl	8002c68 <kinematicForward>
 8006580:	e001      	b.n	8006586 <scaraFlowDuty+0x4e2>

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8006582:	2302      	movs	r3, #2
 8006584:	e000      	b.n	8006588 <scaraFlowDuty+0x4e4>
	}

	return SCARA_STATUS_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	37d8      	adds	r7, #216	; 0xd8
 800658c:	46bd      	mov	sp, r7
 800658e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8006592:	b002      	add	sp, #8
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	20005338 	.word	0x20005338
 800659c:	20005788 	.word	0x20005788
 80065a0:	200058e0 	.word	0x200058e0
 80065a4:	20005a38 	.word	0x20005a38
 80065a8:	20005b90 	.word	0x20005b90
 80065ac:	00000000 	.word	0x00000000

080065b0 <scaraFlowLine>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowLine		(Path_Line_TypeDef *line, double s) {
 80065b0:	b5b0      	push	{r4, r5, r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	ed87 0b00 	vstr	d0, [r7]
	// Avoid div with 0
	if ( line->total_s > 0.01) {
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80065c2:	a33d      	add	r3, pc, #244	; (adr r3, 80066b8 <scaraFlowLine+0x108>)
 80065c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c8:	f7fa fab6 	bl	8000b38 <__aeabi_dcmpgt>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d05a      	beq.n	8006688 <scaraFlowLine+0xd8>
		line->x_current	 = line->x0 + line->denta_x*s/line->total_s;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80065de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065e2:	f7fa f819 	bl	8000618 <__aeabi_dmul>
 80065e6:	4602      	mov	r2, r0
 80065e8:	460b      	mov	r3, r1
 80065ea:	4610      	mov	r0, r2
 80065ec:	4619      	mov	r1, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80065f4:	f7fa f93a 	bl	800086c <__aeabi_ddiv>
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4620      	mov	r0, r4
 80065fe:	4629      	mov	r1, r5
 8006600:	f7f9 fe54 	bl	80002ac <__adddf3>
 8006604:	4603      	mov	r3, r0
 8006606:	460c      	mov	r4, r1
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current	 = line->y0 + line->denta_y*s/line->total_s;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800661a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800661e:	f7f9 fffb 	bl	8000618 <__aeabi_dmul>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	4610      	mov	r0, r2
 8006628:	4619      	mov	r1, r3
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8006630:	f7fa f91c 	bl	800086c <__aeabi_ddiv>
 8006634:	4602      	mov	r2, r0
 8006636:	460b      	mov	r3, r1
 8006638:	4620      	mov	r0, r4
 800663a:	4629      	mov	r1, r5
 800663c:	f7f9 fe36 	bl	80002ac <__adddf3>
 8006640:	4603      	mov	r3, r0
 8006642:	460c      	mov	r4, r1
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current	 = line->z0 + line->denta_z*s/line->total_s;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8006656:	e9d7 2300 	ldrd	r2, r3, [r7]
 800665a:	f7f9 ffdd 	bl	8000618 <__aeabi_dmul>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4610      	mov	r0, r2
 8006664:	4619      	mov	r1, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800666c:	f7fa f8fe 	bl	800086c <__aeabi_ddiv>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	4620      	mov	r0, r4
 8006676:	4629      	mov	r1, r5
 8006678:	f7f9 fe18 	bl	80002ac <__adddf3>
 800667c:	4603      	mov	r3, r0
 800667e:	460c      	mov	r4, r1
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
 8006686:	e011      	b.n	80066ac <scaraFlowLine+0xfc>
	} else {
		line->x_current = line->x1;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current = line->y1;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current = line->z1;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	}

	return SCARA_STATUS_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bdb0      	pop	{r4, r5, r7, pc}
 80066b6:	bf00      	nop
 80066b8:	47ae147b 	.word	0x47ae147b
 80066bc:	3f847ae1 	.word	0x3f847ae1

080066c0 <scaraFlowCircle>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowCircle		(Path_Circle_TypeDef *circle, double s) {
 80066c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066c4:	b086      	sub	sp, #24
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	60f8      	str	r0, [r7, #12]
 80066ca:	ed87 0b00 	vstr	d0, [r7]
	double angle;
	angle = s/(circle->radius);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80066d4:	461a      	mov	r2, r3
 80066d6:	4623      	mov	r3, r4
 80066d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066dc:	f7fa f8c6 	bl	800086c <__aeabi_ddiv>
 80066e0:	4603      	mov	r3, r0
 80066e2:	460c      	mov	r4, r1
 80066e4:	e9c7 3404 	strd	r3, r4, [r7, #16]
	circle->x_current = circle->xi + circle->radius*cos(circle->angle_start + circle->dir*angle);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f993 3000 	ldrsb.w	r3, [r3]
 8006700:	4618      	mov	r0, r3
 8006702:	f7f9 ff1f 	bl	8000544 <__aeabi_i2d>
 8006706:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800670a:	f7f9 ff85 	bl	8000618 <__aeabi_dmul>
 800670e:	4602      	mov	r2, r0
 8006710:	460b      	mov	r3, r1
 8006712:	4650      	mov	r0, sl
 8006714:	4659      	mov	r1, fp
 8006716:	f7f9 fdc9 	bl	80002ac <__adddf3>
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	ec43 2b17 	vmov	d7, r2, r3
 8006722:	eeb0 0a47 	vmov.f32	s0, s14
 8006726:	eef0 0a67 	vmov.f32	s1, s15
 800672a:	f010 fd91 	bl	8017250 <cos>
 800672e:	ec53 2b10 	vmov	r2, r3, d0
 8006732:	4640      	mov	r0, r8
 8006734:	4649      	mov	r1, r9
 8006736:	f7f9 ff6f 	bl	8000618 <__aeabi_dmul>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	4620      	mov	r0, r4
 8006740:	4629      	mov	r1, r5
 8006742:	f7f9 fdb3 	bl	80002ac <__adddf3>
 8006746:	4603      	mov	r3, r0
 8006748:	460c      	mov	r4, r1
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->yi + circle->radius*sin(circle->angle_start + circle->dir*angle);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f993 3000 	ldrsb.w	r3, [r3]
 8006768:	4618      	mov	r0, r3
 800676a:	f7f9 feeb 	bl	8000544 <__aeabi_i2d>
 800676e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006772:	f7f9 ff51 	bl	8000618 <__aeabi_dmul>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4650      	mov	r0, sl
 800677c:	4659      	mov	r1, fp
 800677e:	f7f9 fd95 	bl	80002ac <__adddf3>
 8006782:	4602      	mov	r2, r0
 8006784:	460b      	mov	r3, r1
 8006786:	ec43 2b17 	vmov	d7, r2, r3
 800678a:	eeb0 0a47 	vmov.f32	s0, s14
 800678e:	eef0 0a67 	vmov.f32	s1, s15
 8006792:	f010 fded 	bl	8017370 <sin>
 8006796:	ec53 2b10 	vmov	r2, r3, d0
 800679a:	4640      	mov	r0, r8
 800679c:	4649      	mov	r1, r9
 800679e:	f7f9 ff3b 	bl	8000618 <__aeabi_dmul>
 80067a2:	4602      	mov	r2, r0
 80067a4:	460b      	mov	r3, r1
 80067a6:	4620      	mov	r0, r4
 80067a8:	4629      	mov	r1, r5
 80067aa:	f7f9 fd7f 	bl	80002ac <__adddf3>
 80067ae:	4603      	mov	r3, r0
 80067b0:	460c      	mov	r4, r1
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->zi; // XY plane
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080067d0 <scaraFlowLSPB>:

/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFlowLSPB		(Trajectory_LSPB_TypeDef *lspb, double time) {
 80067d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80067d4:	b08b      	sub	sp, #44	; 0x2c
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	60f8      	str	r0, [r7, #12]
 80067da:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80067e4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80067ee:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80067f8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 80067fc:	f04f 0200 	mov.w	r2, #0
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006808:	f7fa f98c 	bl	8000b24 <__aeabi_dcmpge>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d05b      	beq.n	80068ca <scaraFlowLSPB+0xfa>
 8006812:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006816:	e9d7 0100 	ldrd	r0, r1, [r7]
 800681a:	f7fa f979 	bl	8000b10 <__aeabi_dcmple>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d052      	beq.n	80068ca <scaraFlowLSPB+0xfa>
		lspb->a_current		=	lspb->a_design;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800683c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006840:	f7f9 feea 	bl	8000618 <__aeabi_dmul>
 8006844:	4602      	mov	r2, r0
 8006846:	460b      	mov	r3, r1
 8006848:	4620      	mov	r0, r4
 800684a:	4629      	mov	r1, r5
 800684c:	f7f9 fd2e 	bl	80002ac <__adddf3>
 8006850:	4603      	mov	r3, r0
 8006852:	460c      	mov	r4, r1
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8006866:	e9d7 2300 	ldrd	r2, r3, [r7]
 800686a:	f7f9 fed5 	bl	8000618 <__aeabi_dmul>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	4620      	mov	r0, r4
 8006874:	4629      	mov	r1, r5
 8006876:	f7f9 fd19 	bl	80002ac <__adddf3>
 800687a:	4603      	mov	r3, r0
 800687c:	460c      	mov	r4, r1
 800687e:	4625      	mov	r5, r4
 8006880:	461c      	mov	r4, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006888:	f04f 0200 	mov.w	r2, #0
 800688c:	4ba5      	ldr	r3, [pc, #660]	; (8006b24 <scaraFlowLSPB+0x354>)
 800688e:	f7f9 fec3 	bl	8000618 <__aeabi_dmul>
 8006892:	4602      	mov	r2, r0
 8006894:	460b      	mov	r3, r1
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800689e:	f7f9 febb 	bl	8000618 <__aeabi_dmul>
 80068a2:	4602      	mov	r2, r0
 80068a4:	460b      	mov	r3, r1
 80068a6:	4610      	mov	r0, r2
 80068a8:	4619      	mov	r1, r3
 80068aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ae:	f7f9 feb3 	bl	8000618 <__aeabi_dmul>
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7f9 fcf7 	bl	80002ac <__adddf3>
 80068be:	4603      	mov	r3, r0
 80068c0:	460c      	mov	r4, r1
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 80068c8:	e125      	b.n	8006b16 <scaraFlowLSPB+0x346>
	// Constant velocity
	} else if (ta <= time && time <= (tf - td)) {
 80068ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80068d2:	f7fa f91d 	bl	8000b10 <__aeabi_dcmple>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d05e      	beq.n	800699a <scaraFlowLSPB+0x1ca>
 80068dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80068e4:	f7f9 fce0 	bl	80002a8 <__aeabi_dsub>
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068f0:	f7fa f90e 	bl	8000b10 <__aeabi_dcmple>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d04f      	beq.n	800699a <scaraFlowLSPB+0x1ca>
		lspb->a_current		=	0;
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	f04f 0300 	mov.w	r3, #0
 8006900:	f04f 0400 	mov.w	r4, #0
 8006904:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta/2 + lspb->v_lim*(time - ta/2);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8006920:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006924:	f7f9 fe78 	bl	8000618 <__aeabi_dmul>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	4610      	mov	r0, r2
 800692e:	4619      	mov	r1, r3
 8006930:	f04f 0200 	mov.w	r2, #0
 8006934:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006938:	f7f9 ff98 	bl	800086c <__aeabi_ddiv>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	4620      	mov	r0, r4
 8006942:	4629      	mov	r1, r5
 8006944:	f7f9 fcb2 	bl	80002ac <__adddf3>
 8006948:	4603      	mov	r3, r0
 800694a:	460c      	mov	r4, r1
 800694c:	4698      	mov	r8, r3
 800694e:	46a1      	mov	r9, r4
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8006956:	f04f 0200 	mov.w	r2, #0
 800695a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800695e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006962:	f7f9 ff83 	bl	800086c <__aeabi_ddiv>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800696e:	f7f9 fc9b 	bl	80002a8 <__aeabi_dsub>
 8006972:	4602      	mov	r2, r0
 8006974:	460b      	mov	r3, r1
 8006976:	4620      	mov	r0, r4
 8006978:	4629      	mov	r1, r5
 800697a:	f7f9 fe4d 	bl	8000618 <__aeabi_dmul>
 800697e:	4603      	mov	r3, r0
 8006980:	460c      	mov	r4, r1
 8006982:	461a      	mov	r2, r3
 8006984:	4623      	mov	r3, r4
 8006986:	4640      	mov	r0, r8
 8006988:	4649      	mov	r1, r9
 800698a:	f7f9 fc8f 	bl	80002ac <__adddf3>
 800698e:	4603      	mov	r3, r0
 8006990:	460c      	mov	r4, r1
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8006998:	e0bd      	b.n	8006b16 <scaraFlowLSPB+0x346>
	// Decelerate
	} else if ((tf - td) <= time && time <= tf) {
 800699a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800699e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069a2:	f7f9 fc81 	bl	80002a8 <__aeabi_dsub>
 80069a6:	4602      	mov	r2, r0
 80069a8:	460b      	mov	r3, r1
 80069aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80069ae:	f7fa f8b9 	bl	8000b24 <__aeabi_dcmpge>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 809a 	beq.w	8006aee <scaraFlowLSPB+0x31e>
 80069ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80069c2:	f7fa f8a5 	bl	8000b10 <__aeabi_dcmple>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f000 8090 	beq.w	8006aee <scaraFlowLSPB+0x31e>
		lspb->a_current		=	-lspb->a_design;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80069d4:	4614      	mov	r4, r2
 80069d6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v1 + lspb->a_design*(tf - time);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 80069ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069f4:	f7f9 fc58 	bl	80002a8 <__aeabi_dsub>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4640      	mov	r0, r8
 80069fe:	4649      	mov	r1, r9
 8006a00:	f7f9 fe0a 	bl	8000618 <__aeabi_dmul>
 8006a04:	4602      	mov	r2, r0
 8006a06:	460b      	mov	r3, r1
 8006a08:	4620      	mov	r0, r4
 8006a0a:	4629      	mov	r1, r5
 8006a0c:	f7f9 fc4e 	bl	80002ac <__adddf3>
 8006a10:	4603      	mov	r3, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8006a26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a2e:	f7f9 fc3b 	bl	80002a8 <__aeabi_dsub>
 8006a32:	4602      	mov	r2, r0
 8006a34:	460b      	mov	r3, r1
 8006a36:	4640      	mov	r0, r8
 8006a38:	4649      	mov	r1, r9
 8006a3a:	f7f9 fded 	bl	8000618 <__aeabi_dmul>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4620      	mov	r0, r4
 8006a44:	4629      	mov	r1, r5
 8006a46:	f7f9 fc2f 	bl	80002a8 <__aeabi_dsub>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	461d      	mov	r5, r3
 8006a50:	4626      	mov	r6, r4
								- (lspb->v_lim - lspb->v1)*(tf - time)*(tf - time)/(2*td);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	4623      	mov	r3, r4
 8006a62:	f7f9 fc21 	bl	80002a8 <__aeabi_dsub>
 8006a66:	4603      	mov	r3, r0
 8006a68:	460c      	mov	r4, r1
 8006a6a:	4698      	mov	r8, r3
 8006a6c:	46a1      	mov	r9, r4
 8006a6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a72:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a76:	f7f9 fc17 	bl	80002a8 <__aeabi_dsub>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	460c      	mov	r4, r1
 8006a7e:	461a      	mov	r2, r3
 8006a80:	4623      	mov	r3, r4
 8006a82:	4640      	mov	r0, r8
 8006a84:	4649      	mov	r1, r9
 8006a86:	f7f9 fdc7 	bl	8000618 <__aeabi_dmul>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	460c      	mov	r4, r1
 8006a8e:	4698      	mov	r8, r3
 8006a90:	46a1      	mov	r9, r4
 8006a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a96:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a9a:	f7f9 fc05 	bl	80002a8 <__aeabi_dsub>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	460c      	mov	r4, r1
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	4623      	mov	r3, r4
 8006aa6:	4640      	mov	r0, r8
 8006aa8:	4649      	mov	r1, r9
 8006aaa:	f7f9 fdb5 	bl	8000618 <__aeabi_dmul>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	460c      	mov	r4, r1
 8006ab2:	4698      	mov	r8, r3
 8006ab4:	46a1      	mov	r9, r4
 8006ab6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006aba:	4602      	mov	r2, r0
 8006abc:	460b      	mov	r3, r1
 8006abe:	f7f9 fbf5 	bl	80002ac <__adddf3>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	460c      	mov	r4, r1
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	4623      	mov	r3, r4
 8006aca:	4640      	mov	r0, r8
 8006acc:	4649      	mov	r1, r9
 8006ace:	f7f9 fecd 	bl	800086c <__aeabi_ddiv>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	460c      	mov	r4, r1
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	4623      	mov	r3, r4
 8006ada:	4628      	mov	r0, r5
 8006adc:	4631      	mov	r1, r6
 8006ade:	f7f9 fbe3 	bl	80002a8 <__aeabi_dsub>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	460c      	mov	r4, r1
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8006aec:	e013      	b.n	8006b16 <scaraFlowLSPB+0x346>
	} else {
		lspb->a_current 	=	0;
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	f04f 0300 	mov.w	r3, #0
 8006af4:	f04f 0400 	mov.w	r4, #0
 8006af8:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	0;
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	f04f 0300 	mov.w	r3, #0
 8006b02:	f04f 0400 	mov.w	r4, #0
 8006b06:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	372c      	adds	r7, #44	; 0x2c
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b22:	bf00      	nop
 8006b24:	3fe00000 	.word	0x3fe00000

08006b28 <scaraFLowScurve>:

/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFLowScurve		(Trajectory_Scurve_TypeDef *scurve, double time) {
 8006b28:	b5b0      	push	{r4, r5, r7, lr}
 8006b2a:	b092      	sub	sp, #72	; 0x48
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6278      	str	r0, [r7, #36]	; 0x24
 8006b30:	ed87 0b06 	vstr	d0, [r7, #24]
	double j_max, tm, tc, t;

	j_max = scurve->j_max;
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8006b3a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	tm	  = scurve->Tm;
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b40:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8006b44:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	tc	  = scurve->Tc;
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8006b4e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	 // SCURVE 4 PHASE: tc = 0;
	 if ( 4 == scurve->num_of_phase) {
 8006b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b58:	2b04      	cmp	r3, #4
 8006b5a:	f040 8321 	bne.w	80071a0 <scaraFLowScurve+0x678>
		 // Phase 1
		 if ( (0.0f <= time) && ( time < tm)) {
 8006b5e:	f04f 0200 	mov.w	r2, #0
 8006b62:	f04f 0300 	mov.w	r3, #0
 8006b66:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006b6a:	f7f9 ffdb 	bl	8000b24 <__aeabi_dcmpge>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d059      	beq.n	8006c28 <scaraFLowScurve+0x100>
 8006b74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b78:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006b7c:	f7f9 ffbe 	bl	8000afc <__aeabi_dcmplt>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d050      	beq.n	8006c28 <scaraFLowScurve+0x100>
			 t = time;
 8006b86:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8006b8a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 8006b8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b92:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006b96:	f7f9 fd3f 	bl	8000618 <__aeabi_dmul>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ba0:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	4b93      	ldr	r3, [pc, #588]	; (8006df8 <scaraFLowScurve+0x2d0>)
 8006baa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006bae:	f7f9 fd33 	bl	8000618 <__aeabi_dmul>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	4621      	mov	r1, r4
 8006bba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bbe:	f7f9 fd2b 	bl	8000618 <__aeabi_dmul>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	460c      	mov	r4, r1
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	4621      	mov	r1, r4
 8006bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bce:	f7f9 fd23 	bl	8000618 <__aeabi_dmul>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	460c      	mov	r4, r1
 8006bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bd8:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 8006bdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006be0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006be4:	f7f9 fd18 	bl	8000618 <__aeabi_dmul>
 8006be8:	4603      	mov	r3, r0
 8006bea:	460c      	mov	r4, r1
 8006bec:	4618      	mov	r0, r3
 8006bee:	4621      	mov	r1, r4
 8006bf0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bf4:	f7f9 fd10 	bl	8000618 <__aeabi_dmul>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	460c      	mov	r4, r1
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	4621      	mov	r1, r4
 8006c00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c04:	f7f9 fd08 	bl	8000618 <__aeabi_dmul>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	4621      	mov	r1, r4
 8006c10:	f04f 0200 	mov.w	r2, #0
 8006c14:	4b79      	ldr	r3, [pc, #484]	; (8006dfc <scaraFLowScurve+0x2d4>)
 8006c16:	f7f9 fe29 	bl	800086c <__aeabi_ddiv>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c20:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006c24:	f000 be56 	b.w	80078d4 <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8006c28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c2c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006c30:	f7f9 ff6e 	bl	8000b10 <__aeabi_dcmple>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80e2 	beq.w	8006e00 <scaraFLowScurve+0x2d8>
 8006c3c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006c40:	4602      	mov	r2, r0
 8006c42:	460b      	mov	r3, r1
 8006c44:	f7f9 fb32 	bl	80002ac <__adddf3>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	4623      	mov	r3, r4
 8006c50:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c54:	f7f9 ff52 	bl	8000afc <__aeabi_dcmplt>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f000 80d0 	beq.w	8006e00 <scaraFLowScurve+0x2d8>
			 t = time - tm;
 8006c60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006c64:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c68:	f7f9 fb1e 	bl	80002a8 <__aeabi_dsub>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	460c      	mov	r4, r1
 8006c70:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8006c74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006c78:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006c7c:	f7f9 fccc 	bl	8000618 <__aeabi_dmul>
 8006c80:	4603      	mov	r3, r0
 8006c82:	460c      	mov	r4, r1
 8006c84:	4625      	mov	r5, r4
 8006c86:	461c      	mov	r4, r3
 8006c88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c8c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006c90:	f7f9 fcc2 	bl	8000618 <__aeabi_dmul>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	4620      	mov	r0, r4
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	f7f9 fb04 	bl	80002a8 <__aeabi_dsub>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ca6:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 8006caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cac:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 8006cb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006cb4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006cb8:	f7f9 fcae 	bl	8000618 <__aeabi_dmul>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4610      	mov	r0, r2
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cc8:	f7f9 fca6 	bl	8000618 <__aeabi_dmul>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	f7f9 faea 	bl	80002ac <__adddf3>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	460c      	mov	r4, r1
 8006cdc:	4625      	mov	r5, r4
 8006cde:	461c      	mov	r4, r3
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	4b44      	ldr	r3, [pc, #272]	; (8006df8 <scaraFLowScurve+0x2d0>)
 8006ce6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006cea:	f7f9 fc95 	bl	8000618 <__aeabi_dmul>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	4610      	mov	r0, r2
 8006cf4:	4619      	mov	r1, r3
 8006cf6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cfa:	f7f9 fc8d 	bl	8000618 <__aeabi_dmul>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4610      	mov	r0, r2
 8006d04:	4619      	mov	r1, r3
 8006d06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d0a:	f7f9 fc85 	bl	8000618 <__aeabi_dmul>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	4620      	mov	r0, r4
 8006d14:	4629      	mov	r1, r5
 8006d16:	f7f9 fac7 	bl	80002a8 <__aeabi_dsub>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d20:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 8006d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d26:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 8006d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d2c:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8006d30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d34:	f7f9 fc70 	bl	8000618 <__aeabi_dmul>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	4629      	mov	r1, r5
 8006d40:	f7f9 fab4 	bl	80002ac <__adddf3>
 8006d44:	4603      	mov	r3, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	4625      	mov	r5, r4
 8006d4a:	461c      	mov	r4, r3
 8006d4c:	f04f 0200 	mov.w	r2, #0
 8006d50:	4b29      	ldr	r3, [pc, #164]	; (8006df8 <scaraFLowScurve+0x2d0>)
 8006d52:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006d56:	f7f9 fc5f 	bl	8000618 <__aeabi_dmul>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	4610      	mov	r0, r2
 8006d60:	4619      	mov	r1, r3
 8006d62:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d66:	f7f9 fc57 	bl	8000618 <__aeabi_dmul>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	4610      	mov	r0, r2
 8006d70:	4619      	mov	r1, r3
 8006d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d76:	f7f9 fc4f 	bl	8000618 <__aeabi_dmul>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	4610      	mov	r0, r2
 8006d80:	4619      	mov	r1, r3
 8006d82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d86:	f7f9 fc47 	bl	8000618 <__aeabi_dmul>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	4620      	mov	r0, r4
 8006d90:	4629      	mov	r1, r5
 8006d92:	f7f9 fa8b 	bl	80002ac <__adddf3>
 8006d96:	4603      	mov	r3, r0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	4625      	mov	r5, r4
 8006d9c:	461c      	mov	r4, r3
 8006d9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006da2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006da6:	f7f9 fc37 	bl	8000618 <__aeabi_dmul>
 8006daa:	4602      	mov	r2, r0
 8006dac:	460b      	mov	r3, r1
 8006dae:	4610      	mov	r0, r2
 8006db0:	4619      	mov	r1, r3
 8006db2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006db6:	f7f9 fc2f 	bl	8000618 <__aeabi_dmul>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	4610      	mov	r0, r2
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006dc6:	f7f9 fc27 	bl	8000618 <__aeabi_dmul>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	460b      	mov	r3, r1
 8006dce:	4610      	mov	r0, r2
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	f04f 0200 	mov.w	r2, #0
 8006dd6:	4b09      	ldr	r3, [pc, #36]	; (8006dfc <scaraFLowScurve+0x2d4>)
 8006dd8:	f7f9 fd48 	bl	800086c <__aeabi_ddiv>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4620      	mov	r0, r4
 8006de2:	4629      	mov	r1, r5
 8006de4:	f7f9 fa60 	bl	80002a8 <__aeabi_dsub>
 8006de8:	4603      	mov	r3, r0
 8006dea:	460c      	mov	r4, r1
 8006dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dee:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006df2:	f000 bd6f 	b.w	80078d4 <scaraFLowScurve+0xdac>
 8006df6:	bf00      	nop
 8006df8:	3fe00000 	.word	0x3fe00000
 8006dfc:	40180000 	.word	0x40180000
		 // Phase 3: does not exist
		 // Phase 4
		 } else if ( ((2*tm) <= time) && ( time < (3*tm)) ) {
 8006e00:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	f7f9 fa50 	bl	80002ac <__adddf3>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	460c      	mov	r4, r1
 8006e10:	461a      	mov	r2, r3
 8006e12:	4623      	mov	r3, r4
 8006e14:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006e18:	f7f9 fe84 	bl	8000b24 <__aeabi_dcmpge>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f000 80a2 	beq.w	8006f68 <scaraFLowScurve+0x440>
 8006e24:	f04f 0200 	mov.w	r2, #0
 8006e28:	4b4c      	ldr	r3, [pc, #304]	; (8006f5c <scaraFLowScurve+0x434>)
 8006e2a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006e2e:	f7f9 fbf3 	bl	8000618 <__aeabi_dmul>
 8006e32:	4603      	mov	r3, r0
 8006e34:	460c      	mov	r4, r1
 8006e36:	461a      	mov	r2, r3
 8006e38:	4623      	mov	r3, r4
 8006e3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006e3e:	f7f9 fe5d 	bl	8000afc <__aeabi_dcmplt>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 808f 	beq.w	8006f68 <scaraFLowScurve+0x440>
			 t = time - 2*tm;
 8006e4a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	f7f9 fa2b 	bl	80002ac <__adddf3>
 8006e56:	4603      	mov	r3, r0
 8006e58:	460c      	mov	r4, r1
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	4623      	mov	r3, r4
 8006e5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006e62:	f7f9 fa21 	bl	80002a8 <__aeabi_dsub>
 8006e66:	4603      	mov	r3, r0
 8006e68:	460c      	mov	r4, r1
 8006e6a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8006e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e70:	613b      	str	r3, [r7, #16]
 8006e72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e74:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006e78:	617b      	str	r3, [r7, #20]
 8006e7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006e82:	f7f9 fbc9 	bl	8000618 <__aeabi_dmul>
 8006e86:	4603      	mov	r3, r0
 8006e88:	460c      	mov	r4, r1
 8006e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e8c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2 - 0.5*j_max*t*t;
 8006e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e92:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8006e96:	f04f 0200 	mov.w	r2, #0
 8006e9a:	4b31      	ldr	r3, [pc, #196]	; (8006f60 <scaraFLowScurve+0x438>)
 8006e9c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006ea0:	f7f9 fbba 	bl	8000618 <__aeabi_dmul>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	4619      	mov	r1, r3
 8006eac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006eb0:	f7f9 fbb2 	bl	8000618 <__aeabi_dmul>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	4610      	mov	r0, r2
 8006eba:	4619      	mov	r1, r3
 8006ebc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ec0:	f7f9 fbaa 	bl	8000618 <__aeabi_dmul>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	4620      	mov	r0, r4
 8006eca:	4629      	mov	r1, r5
 8006ecc:	f7f9 f9ec 	bl	80002a8 <__aeabi_dsub>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ed6:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t - j_max*t*t*t/6;
 8006eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006edc:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 8006ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee2:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8006ee6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006eea:	f7f9 fb95 	bl	8000618 <__aeabi_dmul>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	4629      	mov	r1, r5
 8006ef6:	f7f9 f9d9 	bl	80002ac <__adddf3>
 8006efa:	4603      	mov	r3, r0
 8006efc:	460c      	mov	r4, r1
 8006efe:	4625      	mov	r5, r4
 8006f00:	461c      	mov	r4, r3
 8006f02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f06:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006f0a:	f7f9 fb85 	bl	8000618 <__aeabi_dmul>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	4610      	mov	r0, r2
 8006f14:	4619      	mov	r1, r3
 8006f16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f1a:	f7f9 fb7d 	bl	8000618 <__aeabi_dmul>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	4610      	mov	r0, r2
 8006f24:	4619      	mov	r1, r3
 8006f26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f2a:	f7f9 fb75 	bl	8000618 <__aeabi_dmul>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	460b      	mov	r3, r1
 8006f32:	4610      	mov	r0, r2
 8006f34:	4619      	mov	r1, r3
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	4b0a      	ldr	r3, [pc, #40]	; (8006f64 <scaraFLowScurve+0x43c>)
 8006f3c:	f7f9 fc96 	bl	800086c <__aeabi_ddiv>
 8006f40:	4602      	mov	r2, r0
 8006f42:	460b      	mov	r3, r1
 8006f44:	4620      	mov	r0, r4
 8006f46:	4629      	mov	r1, r5
 8006f48:	f7f9 f9ae 	bl	80002a8 <__aeabi_dsub>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f52:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006f56:	f000 bcbd 	b.w	80078d4 <scaraFLowScurve+0xdac>
 8006f5a:	bf00      	nop
 8006f5c:	40080000 	.word	0x40080000
 8006f60:	3fe00000 	.word	0x3fe00000
 8006f64:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm) <= time) && ( time < (4*tm)) ) {
 8006f68:	f04f 0200 	mov.w	r2, #0
 8006f6c:	4b88      	ldr	r3, [pc, #544]	; (8007190 <scaraFLowScurve+0x668>)
 8006f6e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f72:	f7f9 fb51 	bl	8000618 <__aeabi_dmul>
 8006f76:	4603      	mov	r3, r0
 8006f78:	460c      	mov	r4, r1
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	4623      	mov	r3, r4
 8006f7e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006f82:	f7f9 fdcf 	bl	8000b24 <__aeabi_dcmpge>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 80ec 	beq.w	8007166 <scaraFLowScurve+0x63e>
 8006f8e:	f04f 0200 	mov.w	r2, #0
 8006f92:	4b80      	ldr	r3, [pc, #512]	; (8007194 <scaraFLowScurve+0x66c>)
 8006f94:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f98:	f7f9 fb3e 	bl	8000618 <__aeabi_dmul>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	4623      	mov	r3, r4
 8006fa4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006fa8:	f7f9 fda8 	bl	8000afc <__aeabi_dcmplt>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 80d9 	beq.w	8007166 <scaraFLowScurve+0x63e>
			 t = time - 3*tm;
 8006fb4:	f04f 0200 	mov.w	r2, #0
 8006fb8:	4b75      	ldr	r3, [pc, #468]	; (8007190 <scaraFLowScurve+0x668>)
 8006fba:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006fbe:	f7f9 fb2b 	bl	8000618 <__aeabi_dmul>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	4623      	mov	r3, r4
 8006fca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006fce:	f7f9 f96b 	bl	80002a8 <__aeabi_dsub>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 8006fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fdc:	60bb      	str	r3, [r7, #8]
 8006fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fe0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006fe4:	60fb      	str	r3, [r7, #12]
 8006fe6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006fea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006fee:	f7f9 fb13 	bl	8000618 <__aeabi_dmul>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	4625      	mov	r5, r4
 8006ff8:	461c      	mov	r4, r3
 8006ffa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ffe:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007002:	f7f9 fb09 	bl	8000618 <__aeabi_dmul>
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4620      	mov	r0, r4
 800700c:	4629      	mov	r1, r5
 800700e:	f7f9 f94d 	bl	80002ac <__adddf3>
 8007012:	4603      	mov	r3, r0
 8007014:	460c      	mov	r4, r1
 8007016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007018:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 800701c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701e:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8007022:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007026:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800702a:	f7f9 faf5 	bl	8000618 <__aeabi_dmul>
 800702e:	4602      	mov	r2, r0
 8007030:	460b      	mov	r3, r1
 8007032:	4610      	mov	r0, r2
 8007034:	4619      	mov	r1, r3
 8007036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800703a:	f7f9 faed 	bl	8000618 <__aeabi_dmul>
 800703e:	4602      	mov	r2, r0
 8007040:	460b      	mov	r3, r1
 8007042:	4620      	mov	r0, r4
 8007044:	4629      	mov	r1, r5
 8007046:	f7f9 f92f 	bl	80002a8 <__aeabi_dsub>
 800704a:	4603      	mov	r3, r0
 800704c:	460c      	mov	r4, r1
 800704e:	4625      	mov	r5, r4
 8007050:	461c      	mov	r4, r3
 8007052:	f04f 0200 	mov.w	r2, #0
 8007056:	4b50      	ldr	r3, [pc, #320]	; (8007198 <scaraFLowScurve+0x670>)
 8007058:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800705c:	f7f9 fadc 	bl	8000618 <__aeabi_dmul>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
 8007064:	4610      	mov	r0, r2
 8007066:	4619      	mov	r1, r3
 8007068:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800706c:	f7f9 fad4 	bl	8000618 <__aeabi_dmul>
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	4610      	mov	r0, r2
 8007076:	4619      	mov	r1, r3
 8007078:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800707c:	f7f9 facc 	bl	8000618 <__aeabi_dmul>
 8007080:	4602      	mov	r2, r0
 8007082:	460b      	mov	r3, r1
 8007084:	4620      	mov	r0, r4
 8007086:	4629      	mov	r1, r5
 8007088:	f7f9 f910 	bl	80002ac <__adddf3>
 800708c:	4603      	mov	r3, r0
 800708e:	460c      	mov	r4, r1
 8007090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007092:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8007096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007098:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 800709c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709e:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 80070a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070a6:	f7f9 fab7 	bl	8000618 <__aeabi_dmul>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4620      	mov	r0, r4
 80070b0:	4629      	mov	r1, r5
 80070b2:	f7f9 f8fb 	bl	80002ac <__adddf3>
 80070b6:	4603      	mov	r3, r0
 80070b8:	460c      	mov	r4, r1
 80070ba:	4625      	mov	r5, r4
 80070bc:	461c      	mov	r4, r3
									- 0.5*j_max*tm*t*t
 80070be:	f04f 0200 	mov.w	r2, #0
 80070c2:	4b35      	ldr	r3, [pc, #212]	; (8007198 <scaraFLowScurve+0x670>)
 80070c4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80070c8:	f7f9 faa6 	bl	8000618 <__aeabi_dmul>
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	4610      	mov	r0, r2
 80070d2:	4619      	mov	r1, r3
 80070d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80070d8:	f7f9 fa9e 	bl	8000618 <__aeabi_dmul>
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	4610      	mov	r0, r2
 80070e2:	4619      	mov	r1, r3
 80070e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070e8:	f7f9 fa96 	bl	8000618 <__aeabi_dmul>
 80070ec:	4602      	mov	r2, r0
 80070ee:	460b      	mov	r3, r1
 80070f0:	4610      	mov	r0, r2
 80070f2:	4619      	mov	r1, r3
 80070f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070f8:	f7f9 fa8e 	bl	8000618 <__aeabi_dmul>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4620      	mov	r0, r4
 8007102:	4629      	mov	r1, r5
 8007104:	f7f9 f8d0 	bl	80002a8 <__aeabi_dsub>
 8007108:	4603      	mov	r3, r0
 800710a:	460c      	mov	r4, r1
 800710c:	4625      	mov	r5, r4
 800710e:	461c      	mov	r4, r3
									+ j_max*t*t*t/6;
 8007110:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007114:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007118:	f7f9 fa7e 	bl	8000618 <__aeabi_dmul>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	4610      	mov	r0, r2
 8007122:	4619      	mov	r1, r3
 8007124:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007128:	f7f9 fa76 	bl	8000618 <__aeabi_dmul>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4610      	mov	r0, r2
 8007132:	4619      	mov	r1, r3
 8007134:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007138:	f7f9 fa6e 	bl	8000618 <__aeabi_dmul>
 800713c:	4602      	mov	r2, r0
 800713e:	460b      	mov	r3, r1
 8007140:	4610      	mov	r0, r2
 8007142:	4619      	mov	r1, r3
 8007144:	f04f 0200 	mov.w	r2, #0
 8007148:	4b14      	ldr	r3, [pc, #80]	; (800719c <scaraFLowScurve+0x674>)
 800714a:	f7f9 fb8f 	bl	800086c <__aeabi_ddiv>
 800714e:	4602      	mov	r2, r0
 8007150:	460b      	mov	r3, r1
 8007152:	4620      	mov	r0, r4
 8007154:	4629      	mov	r1, r5
 8007156:	f7f9 f8a9 	bl	80002ac <__adddf3>
 800715a:	4603      	mov	r3, r0
 800715c:	460c      	mov	r4, r1
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 800715e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007160:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8007164:	e3b6      	b.n	80078d4 <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 8007166:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007168:	f04f 0300 	mov.w	r3, #0
 800716c:	f04f 0400 	mov.w	r4, #0
 8007170:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 8007174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007176:	f04f 0300 	mov.w	r3, #0
 800717a:	f04f 0400 	mov.w	r4, #0
 800717e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 8007182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007184:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8007188:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800718a:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800718e:	e3a1      	b.n	80078d4 <scaraFLowScurve+0xdac>
 8007190:	40080000 	.word	0x40080000
 8007194:	40100000 	.word	0x40100000
 8007198:	3fe00000 	.word	0x3fe00000
 800719c:	40180000 	.word	0x40180000
		 }

	 // SCURVE 5 PHASE: tc > 0
	 } else if ( 5 == scurve->num_of_phase) {
 80071a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071a6:	2b05      	cmp	r3, #5
 80071a8:	f040 8392 	bne.w	80078d0 <scaraFLowScurve+0xda8>
		 // Phase 1
		 if ( (0 <= time) && ( time < tm)) {
 80071ac:	f04f 0200 	mov.w	r2, #0
 80071b0:	f04f 0300 	mov.w	r3, #0
 80071b4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80071b8:	f7f9 fcb4 	bl	8000b24 <__aeabi_dcmpge>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d058      	beq.n	8007274 <scaraFLowScurve+0x74c>
 80071c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80071c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80071ca:	f7f9 fc97 	bl	8000afc <__aeabi_dcmplt>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d04f      	beq.n	8007274 <scaraFLowScurve+0x74c>
			 t = time;
 80071d4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80071d8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 80071dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80071e0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80071e4:	f7f9 fa18 	bl	8000618 <__aeabi_dmul>
 80071e8:	4603      	mov	r3, r0
 80071ea:	460c      	mov	r4, r1
 80071ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071ee:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 80071f2:	f04f 0200 	mov.w	r2, #0
 80071f6:	4b91      	ldr	r3, [pc, #580]	; (800743c <scaraFLowScurve+0x914>)
 80071f8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80071fc:	f7f9 fa0c 	bl	8000618 <__aeabi_dmul>
 8007200:	4603      	mov	r3, r0
 8007202:	460c      	mov	r4, r1
 8007204:	4618      	mov	r0, r3
 8007206:	4621      	mov	r1, r4
 8007208:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800720c:	f7f9 fa04 	bl	8000618 <__aeabi_dmul>
 8007210:	4603      	mov	r3, r0
 8007212:	460c      	mov	r4, r1
 8007214:	4618      	mov	r0, r3
 8007216:	4621      	mov	r1, r4
 8007218:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800721c:	f7f9 f9fc 	bl	8000618 <__aeabi_dmul>
 8007220:	4603      	mov	r3, r0
 8007222:	460c      	mov	r4, r1
 8007224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007226:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 800722a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800722e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007232:	f7f9 f9f1 	bl	8000618 <__aeabi_dmul>
 8007236:	4603      	mov	r3, r0
 8007238:	460c      	mov	r4, r1
 800723a:	4618      	mov	r0, r3
 800723c:	4621      	mov	r1, r4
 800723e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007242:	f7f9 f9e9 	bl	8000618 <__aeabi_dmul>
 8007246:	4603      	mov	r3, r0
 8007248:	460c      	mov	r4, r1
 800724a:	4618      	mov	r0, r3
 800724c:	4621      	mov	r1, r4
 800724e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007252:	f7f9 f9e1 	bl	8000618 <__aeabi_dmul>
 8007256:	4603      	mov	r3, r0
 8007258:	460c      	mov	r4, r1
 800725a:	4618      	mov	r0, r3
 800725c:	4621      	mov	r1, r4
 800725e:	f04f 0200 	mov.w	r2, #0
 8007262:	4b77      	ldr	r3, [pc, #476]	; (8007440 <scaraFLowScurve+0x918>)
 8007264:	f7f9 fb02 	bl	800086c <__aeabi_ddiv>
 8007268:	4603      	mov	r3, r0
 800726a:	460c      	mov	r4, r1
 800726c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800726e:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8007272:	e32f      	b.n	80078d4 <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8007274:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007278:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800727c:	f7f9 fc48 	bl	8000b10 <__aeabi_dcmple>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	f000 80de 	beq.w	8007444 <scaraFLowScurve+0x91c>
 8007288:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	f7f9 f80c 	bl	80002ac <__adddf3>
 8007294:	4602      	mov	r2, r0
 8007296:	460b      	mov	r3, r1
 8007298:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800729c:	f7f9 fc2e 	bl	8000afc <__aeabi_dcmplt>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f000 80ce 	beq.w	8007444 <scaraFLowScurve+0x91c>
			 t = time - tm;
 80072a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80072b0:	f7f8 fffa 	bl	80002a8 <__aeabi_dsub>
 80072b4:	4603      	mov	r3, r0
 80072b6:	460c      	mov	r4, r1
 80072b8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 80072bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072c0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80072c4:	f7f9 f9a8 	bl	8000618 <__aeabi_dmul>
 80072c8:	4603      	mov	r3, r0
 80072ca:	460c      	mov	r4, r1
 80072cc:	4625      	mov	r5, r4
 80072ce:	461c      	mov	r4, r3
 80072d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072d4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80072d8:	f7f9 f99e 	bl	8000618 <__aeabi_dmul>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4620      	mov	r0, r4
 80072e2:	4629      	mov	r1, r5
 80072e4:	f7f8 ffe0 	bl	80002a8 <__aeabi_dsub>
 80072e8:	4603      	mov	r3, r0
 80072ea:	460c      	mov	r4, r1
 80072ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072ee:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 80072f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f4:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 80072f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072fc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007300:	f7f9 f98a 	bl	8000618 <__aeabi_dmul>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4610      	mov	r0, r2
 800730a:	4619      	mov	r1, r3
 800730c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007310:	f7f9 f982 	bl	8000618 <__aeabi_dmul>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4620      	mov	r0, r4
 800731a:	4629      	mov	r1, r5
 800731c:	f7f8 ffc6 	bl	80002ac <__adddf3>
 8007320:	4603      	mov	r3, r0
 8007322:	460c      	mov	r4, r1
 8007324:	4625      	mov	r5, r4
 8007326:	461c      	mov	r4, r3
 8007328:	f04f 0200 	mov.w	r2, #0
 800732c:	4b43      	ldr	r3, [pc, #268]	; (800743c <scaraFLowScurve+0x914>)
 800732e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007332:	f7f9 f971 	bl	8000618 <__aeabi_dmul>
 8007336:	4602      	mov	r2, r0
 8007338:	460b      	mov	r3, r1
 800733a:	4610      	mov	r0, r2
 800733c:	4619      	mov	r1, r3
 800733e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007342:	f7f9 f969 	bl	8000618 <__aeabi_dmul>
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	4610      	mov	r0, r2
 800734c:	4619      	mov	r1, r3
 800734e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007352:	f7f9 f961 	bl	8000618 <__aeabi_dmul>
 8007356:	4602      	mov	r2, r0
 8007358:	460b      	mov	r3, r1
 800735a:	4620      	mov	r0, r4
 800735c:	4629      	mov	r1, r5
 800735e:	f7f8 ffa3 	bl	80002a8 <__aeabi_dsub>
 8007362:	4603      	mov	r3, r0
 8007364:	460c      	mov	r4, r1
 8007366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007368:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 800736c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736e:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 8007372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007374:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8007378:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800737c:	f7f9 f94c 	bl	8000618 <__aeabi_dmul>
 8007380:	4602      	mov	r2, r0
 8007382:	460b      	mov	r3, r1
 8007384:	4620      	mov	r0, r4
 8007386:	4629      	mov	r1, r5
 8007388:	f7f8 ff90 	bl	80002ac <__adddf3>
 800738c:	4603      	mov	r3, r0
 800738e:	460c      	mov	r4, r1
 8007390:	4625      	mov	r5, r4
 8007392:	461c      	mov	r4, r3
 8007394:	f04f 0200 	mov.w	r2, #0
 8007398:	4b28      	ldr	r3, [pc, #160]	; (800743c <scaraFLowScurve+0x914>)
 800739a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800739e:	f7f9 f93b 	bl	8000618 <__aeabi_dmul>
 80073a2:	4602      	mov	r2, r0
 80073a4:	460b      	mov	r3, r1
 80073a6:	4610      	mov	r0, r2
 80073a8:	4619      	mov	r1, r3
 80073aa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80073ae:	f7f9 f933 	bl	8000618 <__aeabi_dmul>
 80073b2:	4602      	mov	r2, r0
 80073b4:	460b      	mov	r3, r1
 80073b6:	4610      	mov	r0, r2
 80073b8:	4619      	mov	r1, r3
 80073ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073be:	f7f9 f92b 	bl	8000618 <__aeabi_dmul>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4610      	mov	r0, r2
 80073c8:	4619      	mov	r1, r3
 80073ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073ce:	f7f9 f923 	bl	8000618 <__aeabi_dmul>
 80073d2:	4602      	mov	r2, r0
 80073d4:	460b      	mov	r3, r1
 80073d6:	4620      	mov	r0, r4
 80073d8:	4629      	mov	r1, r5
 80073da:	f7f8 ff67 	bl	80002ac <__adddf3>
 80073de:	4603      	mov	r3, r0
 80073e0:	460c      	mov	r4, r1
 80073e2:	4625      	mov	r5, r4
 80073e4:	461c      	mov	r4, r3
 80073e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073ea:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80073ee:	f7f9 f913 	bl	8000618 <__aeabi_dmul>
 80073f2:	4602      	mov	r2, r0
 80073f4:	460b      	mov	r3, r1
 80073f6:	4610      	mov	r0, r2
 80073f8:	4619      	mov	r1, r3
 80073fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073fe:	f7f9 f90b 	bl	8000618 <__aeabi_dmul>
 8007402:	4602      	mov	r2, r0
 8007404:	460b      	mov	r3, r1
 8007406:	4610      	mov	r0, r2
 8007408:	4619      	mov	r1, r3
 800740a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800740e:	f7f9 f903 	bl	8000618 <__aeabi_dmul>
 8007412:	4602      	mov	r2, r0
 8007414:	460b      	mov	r3, r1
 8007416:	4610      	mov	r0, r2
 8007418:	4619      	mov	r1, r3
 800741a:	f04f 0200 	mov.w	r2, #0
 800741e:	4b08      	ldr	r3, [pc, #32]	; (8007440 <scaraFLowScurve+0x918>)
 8007420:	f7f9 fa24 	bl	800086c <__aeabi_ddiv>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	4620      	mov	r0, r4
 800742a:	4629      	mov	r1, r5
 800742c:	f7f8 ff3c 	bl	80002a8 <__aeabi_dsub>
 8007430:	4603      	mov	r3, r0
 8007432:	460c      	mov	r4, r1
 8007434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007436:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800743a:	e24b      	b.n	80078d4 <scaraFLowScurve+0xdac>
 800743c:	3fe00000 	.word	0x3fe00000
 8007440:	40180000 	.word	0x40180000
		 // Phase 3
		 } else if ( ((2*tm) <= time) && ( time < (2*tm + tc)) ) {
 8007444:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007448:	4602      	mov	r2, r0
 800744a:	460b      	mov	r3, r1
 800744c:	f7f8 ff2e 	bl	80002ac <__adddf3>
 8007450:	4602      	mov	r2, r0
 8007452:	460b      	mov	r3, r1
 8007454:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007458:	f7f9 fb64 	bl	8000b24 <__aeabi_dcmpge>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d04b      	beq.n	80074fa <scaraFLowScurve+0x9d2>
 8007462:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	f7f8 ff1f 	bl	80002ac <__adddf3>
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	4610      	mov	r0, r2
 8007474:	4619      	mov	r1, r3
 8007476:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800747a:	f7f8 ff17 	bl	80002ac <__adddf3>
 800747e:	4602      	mov	r2, r0
 8007480:	460b      	mov	r3, r1
 8007482:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007486:	f7f9 fb39 	bl	8000afc <__aeabi_dcmplt>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d034      	beq.n	80074fa <scaraFLowScurve+0x9d2>
			 t = time - 2*tm;
 8007490:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007494:	4602      	mov	r2, r0
 8007496:	460b      	mov	r3, r1
 8007498:	f7f8 ff08 	bl	80002ac <__adddf3>
 800749c:	4603      	mov	r3, r0
 800749e:	460c      	mov	r4, r1
 80074a0:	461a      	mov	r2, r3
 80074a2:	4623      	mov	r3, r4
 80074a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80074a8:	f7f8 fefe 	bl	80002a8 <__aeabi_dsub>
 80074ac:	4603      	mov	r3, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	0;
 80074b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074b6:	f04f 0300 	mov.w	r3, #0
 80074ba:	f04f 0400 	mov.w	r4, #0
 80074be:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2;
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 80074c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074ca:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t;
 80074ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d0:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80074da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80074de:	f7f9 f89b 	bl	8000618 <__aeabi_dmul>
 80074e2:	4602      	mov	r2, r0
 80074e4:	460b      	mov	r3, r1
 80074e6:	4620      	mov	r0, r4
 80074e8:	4629      	mov	r1, r5
 80074ea:	f7f8 fedf 	bl	80002ac <__adddf3>
 80074ee:	4603      	mov	r3, r0
 80074f0:	460c      	mov	r4, r1
 80074f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074f4:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80074f8:	e1ec      	b.n	80078d4 <scaraFLowScurve+0xdac>
		 // Phase 4
		 } else if ( ((2*tm + tc) <= time) && ( time < (3*tm + tc)) ) {
 80074fa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	f7f8 fed3 	bl	80002ac <__adddf3>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	4610      	mov	r0, r2
 800750c:	4619      	mov	r1, r3
 800750e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007512:	f7f8 fecb 	bl	80002ac <__adddf3>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800751e:	f7f9 fb01 	bl	8000b24 <__aeabi_dcmpge>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	f000 80af 	beq.w	8007688 <scaraFLowScurve+0xb60>
 800752a:	f04f 0200 	mov.w	r2, #0
 800752e:	4b53      	ldr	r3, [pc, #332]	; (800767c <scaraFLowScurve+0xb54>)
 8007530:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007534:	f7f9 f870 	bl	8000618 <__aeabi_dmul>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4610      	mov	r0, r2
 800753e:	4619      	mov	r1, r3
 8007540:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007544:	f7f8 feb2 	bl	80002ac <__adddf3>
 8007548:	4602      	mov	r2, r0
 800754a:	460b      	mov	r3, r1
 800754c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007550:	f7f9 fad4 	bl	8000afc <__aeabi_dcmplt>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	f000 8096 	beq.w	8007688 <scaraFLowScurve+0xb60>
			 t = time - (2*tm + tc);
 800755c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007560:	4602      	mov	r2, r0
 8007562:	460b      	mov	r3, r1
 8007564:	f7f8 fea2 	bl	80002ac <__adddf3>
 8007568:	4603      	mov	r3, r0
 800756a:	460c      	mov	r4, r1
 800756c:	4618      	mov	r0, r3
 800756e:	4621      	mov	r1, r4
 8007570:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007574:	f7f8 fe9a 	bl	80002ac <__adddf3>
 8007578:	4603      	mov	r3, r0
 800757a:	460c      	mov	r4, r1
 800757c:	461a      	mov	r2, r3
 800757e:	4623      	mov	r3, r4
 8007580:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007584:	f7f8 fe90 	bl	80002a8 <__aeabi_dsub>
 8007588:	4603      	mov	r3, r0
 800758a:	460c      	mov	r4, r1
 800758c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8007590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007592:	603b      	str	r3, [r7, #0]
 8007594:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007596:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800759a:	607b      	str	r3, [r7, #4]
 800759c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80075a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075a4:	f7f9 f838 	bl	8000618 <__aeabi_dmul>
 80075a8:	4603      	mov	r3, r0
 80075aa:	460c      	mov	r4, r1
 80075ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ae:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_3 - 0.5*j_max*t*t;
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	e9d3 4526 	ldrd	r4, r5, [r3, #152]	; 0x98
 80075b8:	f04f 0200 	mov.w	r2, #0
 80075bc:	4b30      	ldr	r3, [pc, #192]	; (8007680 <scaraFLowScurve+0xb58>)
 80075be:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80075c2:	f7f9 f829 	bl	8000618 <__aeabi_dmul>
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	4610      	mov	r0, r2
 80075cc:	4619      	mov	r1, r3
 80075ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80075d2:	f7f9 f821 	bl	8000618 <__aeabi_dmul>
 80075d6:	4602      	mov	r2, r0
 80075d8:	460b      	mov	r3, r1
 80075da:	4610      	mov	r0, r2
 80075dc:	4619      	mov	r1, r3
 80075de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80075e2:	f7f9 f819 	bl	8000618 <__aeabi_dmul>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	4620      	mov	r0, r4
 80075ec:	4629      	mov	r1, r5
 80075ee:	f7f8 fe5b 	bl	80002a8 <__aeabi_dsub>
 80075f2:	4603      	mov	r3, r0
 80075f4:	460c      	mov	r4, r1
 80075f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075f8:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_3 + scurve->v_3*t - j_max*t*t*t/6;
 80075fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fe:	e9d3 4528 	ldrd	r4, r5, [r3, #160]	; 0xa0
 8007602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007604:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8007608:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800760c:	f7f9 f804 	bl	8000618 <__aeabi_dmul>
 8007610:	4602      	mov	r2, r0
 8007612:	460b      	mov	r3, r1
 8007614:	4620      	mov	r0, r4
 8007616:	4629      	mov	r1, r5
 8007618:	f7f8 fe48 	bl	80002ac <__adddf3>
 800761c:	4603      	mov	r3, r0
 800761e:	460c      	mov	r4, r1
 8007620:	4625      	mov	r5, r4
 8007622:	461c      	mov	r4, r3
 8007624:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007628:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800762c:	f7f8 fff4 	bl	8000618 <__aeabi_dmul>
 8007630:	4602      	mov	r2, r0
 8007632:	460b      	mov	r3, r1
 8007634:	4610      	mov	r0, r2
 8007636:	4619      	mov	r1, r3
 8007638:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800763c:	f7f8 ffec 	bl	8000618 <__aeabi_dmul>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4610      	mov	r0, r2
 8007646:	4619      	mov	r1, r3
 8007648:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800764c:	f7f8 ffe4 	bl	8000618 <__aeabi_dmul>
 8007650:	4602      	mov	r2, r0
 8007652:	460b      	mov	r3, r1
 8007654:	4610      	mov	r0, r2
 8007656:	4619      	mov	r1, r3
 8007658:	f04f 0200 	mov.w	r2, #0
 800765c:	4b09      	ldr	r3, [pc, #36]	; (8007684 <scaraFLowScurve+0xb5c>)
 800765e:	f7f9 f905 	bl	800086c <__aeabi_ddiv>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	4620      	mov	r0, r4
 8007668:	4629      	mov	r1, r5
 800766a:	f7f8 fe1d 	bl	80002a8 <__aeabi_dsub>
 800766e:	4603      	mov	r3, r0
 8007670:	460c      	mov	r4, r1
 8007672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007674:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8007678:	e12c      	b.n	80078d4 <scaraFLowScurve+0xdac>
 800767a:	bf00      	nop
 800767c:	40080000 	.word	0x40080000
 8007680:	3fe00000 	.word	0x3fe00000
 8007684:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm + tc) <= time) && ( time < (4*tm + tc)) ) {
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	4b94      	ldr	r3, [pc, #592]	; (80078e0 <scaraFLowScurve+0xdb8>)
 800768e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007692:	f7f8 ffc1 	bl	8000618 <__aeabi_dmul>
 8007696:	4602      	mov	r2, r0
 8007698:	460b      	mov	r3, r1
 800769a:	4610      	mov	r0, r2
 800769c:	4619      	mov	r1, r3
 800769e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80076a2:	f7f8 fe03 	bl	80002ac <__adddf3>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80076ae:	f7f9 fa39 	bl	8000b24 <__aeabi_dcmpge>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 80f6 	beq.w	80078a6 <scaraFLowScurve+0xd7e>
 80076ba:	f04f 0200 	mov.w	r2, #0
 80076be:	4b89      	ldr	r3, [pc, #548]	; (80078e4 <scaraFLowScurve+0xdbc>)
 80076c0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80076c4:	f7f8 ffa8 	bl	8000618 <__aeabi_dmul>
 80076c8:	4602      	mov	r2, r0
 80076ca:	460b      	mov	r3, r1
 80076cc:	4610      	mov	r0, r2
 80076ce:	4619      	mov	r1, r3
 80076d0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80076d4:	f7f8 fdea 	bl	80002ac <__adddf3>
 80076d8:	4602      	mov	r2, r0
 80076da:	460b      	mov	r3, r1
 80076dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80076e0:	f7f9 fa0c 	bl	8000afc <__aeabi_dcmplt>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f000 80dd 	beq.w	80078a6 <scaraFLowScurve+0xd7e>
			 t = time - (3*tm + tc);
 80076ec:	f04f 0200 	mov.w	r2, #0
 80076f0:	4b7b      	ldr	r3, [pc, #492]	; (80078e0 <scaraFLowScurve+0xdb8>)
 80076f2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80076f6:	f7f8 ff8f 	bl	8000618 <__aeabi_dmul>
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	4610      	mov	r0, r2
 8007700:	4619      	mov	r1, r3
 8007702:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007706:	f7f8 fdd1 	bl	80002ac <__adddf3>
 800770a:	4602      	mov	r2, r0
 800770c:	460b      	mov	r3, r1
 800770e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007712:	f7f8 fdc9 	bl	80002a8 <__aeabi_dsub>
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 800771e:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8007720:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007722:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8007726:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800772a:	4620      	mov	r0, r4
 800772c:	4629      	mov	r1, r5
 800772e:	f7f8 ff73 	bl	8000618 <__aeabi_dmul>
 8007732:	4603      	mov	r3, r0
 8007734:	460c      	mov	r4, r1
 8007736:	4625      	mov	r5, r4
 8007738:	461c      	mov	r4, r3
 800773a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800773e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007742:	f7f8 ff69 	bl	8000618 <__aeabi_dmul>
 8007746:	4602      	mov	r2, r0
 8007748:	460b      	mov	r3, r1
 800774a:	4620      	mov	r0, r4
 800774c:	4629      	mov	r1, r5
 800774e:	f7f8 fdad 	bl	80002ac <__adddf3>
 8007752:	4603      	mov	r3, r0
 8007754:	460c      	mov	r4, r1
 8007756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007758:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 800775c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775e:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8007762:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007766:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800776a:	f7f8 ff55 	bl	8000618 <__aeabi_dmul>
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	4610      	mov	r0, r2
 8007774:	4619      	mov	r1, r3
 8007776:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800777a:	f7f8 ff4d 	bl	8000618 <__aeabi_dmul>
 800777e:	4602      	mov	r2, r0
 8007780:	460b      	mov	r3, r1
 8007782:	4620      	mov	r0, r4
 8007784:	4629      	mov	r1, r5
 8007786:	f7f8 fd8f 	bl	80002a8 <__aeabi_dsub>
 800778a:	4603      	mov	r3, r0
 800778c:	460c      	mov	r4, r1
 800778e:	4625      	mov	r5, r4
 8007790:	461c      	mov	r4, r3
 8007792:	f04f 0200 	mov.w	r2, #0
 8007796:	4b54      	ldr	r3, [pc, #336]	; (80078e8 <scaraFLowScurve+0xdc0>)
 8007798:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800779c:	f7f8 ff3c 	bl	8000618 <__aeabi_dmul>
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	4610      	mov	r0, r2
 80077a6:	4619      	mov	r1, r3
 80077a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80077ac:	f7f8 ff34 	bl	8000618 <__aeabi_dmul>
 80077b0:	4602      	mov	r2, r0
 80077b2:	460b      	mov	r3, r1
 80077b4:	4610      	mov	r0, r2
 80077b6:	4619      	mov	r1, r3
 80077b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80077bc:	f7f8 ff2c 	bl	8000618 <__aeabi_dmul>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f7f8 fd70 	bl	80002ac <__adddf3>
 80077cc:	4603      	mov	r3, r0
 80077ce:	460c      	mov	r4, r1
 80077d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077d2:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t - 0.5*j_max*tm*t*t + j_max*t*t*t/6;
 80077d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d8:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 80077e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80077e6:	f7f8 ff17 	bl	8000618 <__aeabi_dmul>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	4620      	mov	r0, r4
 80077f0:	4629      	mov	r1, r5
 80077f2:	f7f8 fd5b 	bl	80002ac <__adddf3>
 80077f6:	4603      	mov	r3, r0
 80077f8:	460c      	mov	r4, r1
 80077fa:	4625      	mov	r5, r4
 80077fc:	461c      	mov	r4, r3
 80077fe:	f04f 0200 	mov.w	r2, #0
 8007802:	4b39      	ldr	r3, [pc, #228]	; (80078e8 <scaraFLowScurve+0xdc0>)
 8007804:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007808:	f7f8 ff06 	bl	8000618 <__aeabi_dmul>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4610      	mov	r0, r2
 8007812:	4619      	mov	r1, r3
 8007814:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007818:	f7f8 fefe 	bl	8000618 <__aeabi_dmul>
 800781c:	4602      	mov	r2, r0
 800781e:	460b      	mov	r3, r1
 8007820:	4610      	mov	r0, r2
 8007822:	4619      	mov	r1, r3
 8007824:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007828:	f7f8 fef6 	bl	8000618 <__aeabi_dmul>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	4610      	mov	r0, r2
 8007832:	4619      	mov	r1, r3
 8007834:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007838:	f7f8 feee 	bl	8000618 <__aeabi_dmul>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4620      	mov	r0, r4
 8007842:	4629      	mov	r1, r5
 8007844:	f7f8 fd30 	bl	80002a8 <__aeabi_dsub>
 8007848:	4603      	mov	r3, r0
 800784a:	460c      	mov	r4, r1
 800784c:	4625      	mov	r5, r4
 800784e:	461c      	mov	r4, r3
 8007850:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007854:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007858:	f7f8 fede 	bl	8000618 <__aeabi_dmul>
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	4610      	mov	r0, r2
 8007862:	4619      	mov	r1, r3
 8007864:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007868:	f7f8 fed6 	bl	8000618 <__aeabi_dmul>
 800786c:	4602      	mov	r2, r0
 800786e:	460b      	mov	r3, r1
 8007870:	4610      	mov	r0, r2
 8007872:	4619      	mov	r1, r3
 8007874:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007878:	f7f8 fece 	bl	8000618 <__aeabi_dmul>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	4610      	mov	r0, r2
 8007882:	4619      	mov	r1, r3
 8007884:	f04f 0200 	mov.w	r2, #0
 8007888:	4b18      	ldr	r3, [pc, #96]	; (80078ec <scaraFLowScurve+0xdc4>)
 800788a:	f7f8 ffef 	bl	800086c <__aeabi_ddiv>
 800788e:	4602      	mov	r2, r0
 8007890:	460b      	mov	r3, r1
 8007892:	4620      	mov	r0, r4
 8007894:	4629      	mov	r1, r5
 8007896:	f7f8 fd09 	bl	80002ac <__adddf3>
 800789a:	4603      	mov	r3, r0
 800789c:	460c      	mov	r4, r1
 800789e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078a0:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80078a4:	e016      	b.n	80078d4 <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 80078a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078a8:	f04f 0300 	mov.w	r3, #0
 80078ac:	f04f 0400 	mov.w	r4, #0
 80078b0:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 80078b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	f04f 0400 	mov.w	r4, #0
 80078be:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 80078c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c4:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 80078c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078ca:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80078ce:	e001      	b.n	80078d4 <scaraFLowScurve+0xdac>
		 }

	 } else {
		 return SCARA_STATUS_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e000      	b.n	80078d6 <scaraFLowScurve+0xdae>
	 }

	 return SCARA_STATUS_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3748      	adds	r7, #72	; 0x48
 80078da:	46bd      	mov	sp, r7
 80078dc:	bdb0      	pop	{r4, r5, r7, pc}
 80078de:	bf00      	nop
 80078e0:	40080000 	.word	0x40080000
 80078e4:	40100000 	.word	0x40100000
 80078e8:	3fe00000 	.word	0x3fe00000
 80078ec:	40180000 	.word	0x40180000

080078f0 <scaraCheckWorkSpace4>:

/* Check limit 4 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace4 (double theta1, double theta2, double d3, double theta4) {
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b088      	sub	sp, #32
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	ed87 0b06 	vstr	d0, [r7, #24]
 80078fa:	ed87 1b04 	vstr	d1, [r7, #16]
 80078fe:	ed87 2b02 	vstr	d2, [r7, #8]
 8007902:	ed87 3b00 	vstr	d3, [r7]
	// check theta 1
	if ( theta1 < LIM_MIN_J0 || theta1 > LIM_MAX_J0) {
 8007906:	a335      	add	r3, pc, #212	; (adr r3, 80079dc <scaraCheckWorkSpace4+0xec>)
 8007908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007910:	f7f9 f8f4 	bl	8000afc <__aeabi_dcmplt>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d109      	bne.n	800792e <scaraCheckWorkSpace4+0x3e>
 800791a:	a332      	add	r3, pc, #200	; (adr r3, 80079e4 <scaraCheckWorkSpace4+0xf4>)
 800791c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007920:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007924:	f7f9 f908 	bl	8000b38 <__aeabi_dcmpgt>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d001      	beq.n	8007932 <scaraCheckWorkSpace4+0x42>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800792e:	2307      	movs	r3, #7
 8007930:	e043      	b.n	80079ba <scaraCheckWorkSpace4+0xca>
	}
	// check theta 2
	if ( theta2 < LIM_MIN_J1 || theta2 > LIM_MAX_J1) {
 8007932:	a32e      	add	r3, pc, #184	; (adr r3, 80079ec <scaraCheckWorkSpace4+0xfc>)
 8007934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007938:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800793c:	f7f9 f8de 	bl	8000afc <__aeabi_dcmplt>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d109      	bne.n	800795a <scaraCheckWorkSpace4+0x6a>
 8007946:	a32b      	add	r3, pc, #172	; (adr r3, 80079f4 <scaraCheckWorkSpace4+0x104>)
 8007948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007950:	f7f9 f8f2 	bl	8000b38 <__aeabi_dcmpgt>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d001      	beq.n	800795e <scaraCheckWorkSpace4+0x6e>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800795a:	2307      	movs	r3, #7
 800795c:	e02d      	b.n	80079ba <scaraCheckWorkSpace4+0xca>
	}
	// check d 3
	if ( d3 < LIM_MIN_J2 || d3 > LIM_MAX_J2) {
 800795e:	f04f 0200 	mov.w	r2, #0
 8007962:	f04f 0300 	mov.w	r3, #0
 8007966:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800796a:	f7f9 f8c7 	bl	8000afc <__aeabi_dcmplt>
 800796e:	4603      	mov	r3, r0
 8007970:	2b00      	cmp	r3, #0
 8007972:	d109      	bne.n	8007988 <scaraCheckWorkSpace4+0x98>
 8007974:	f04f 0200 	mov.w	r2, #0
 8007978:	4b17      	ldr	r3, [pc, #92]	; (80079d8 <scaraCheckWorkSpace4+0xe8>)
 800797a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800797e:	f7f9 f8db 	bl	8000b38 <__aeabi_dcmpgt>
 8007982:	4603      	mov	r3, r0
 8007984:	2b00      	cmp	r3, #0
 8007986:	d001      	beq.n	800798c <scaraCheckWorkSpace4+0x9c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007988:	2307      	movs	r3, #7
 800798a:	e016      	b.n	80079ba <scaraCheckWorkSpace4+0xca>
	}
	// check theta 4
	if ( theta4 < LIM_MIN_J3 || theta4 > LIM_MAX_J3) {
 800798c:	a30e      	add	r3, pc, #56	; (adr r3, 80079c8 <scaraCheckWorkSpace4+0xd8>)
 800798e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007992:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007996:	f7f9 f8b1 	bl	8000afc <__aeabi_dcmplt>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d109      	bne.n	80079b4 <scaraCheckWorkSpace4+0xc4>
 80079a0:	a30b      	add	r3, pc, #44	; (adr r3, 80079d0 <scaraCheckWorkSpace4+0xe0>)
 80079a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079aa:	f7f9 f8c5 	bl	8000b38 <__aeabi_dcmpgt>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <scaraCheckWorkSpace4+0xc8>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80079b4:	2307      	movs	r3, #7
 80079b6:	e000      	b.n	80079ba <scaraCheckWorkSpace4+0xca>
	}
	return SCARA_STATUS_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3720      	adds	r7, #32
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	f3af 8000 	nop.w
 80079c8:	e0000000 	.word	0xe0000000
 80079cc:	c004f1a6 	.word	0xc004f1a6
 80079d0:	e0000000 	.word	0xe0000000
 80079d4:	4004f1a6 	.word	0x4004f1a6
 80079d8:	40590000 	.word	0x40590000
 80079dc:	60000000 	.word	0x60000000
 80079e0:	bff921fb 	.word	0xbff921fb
 80079e4:	60000000 	.word	0x60000000
 80079e8:	3ff921fb 	.word	0x3ff921fb
 80079ec:	80000000 	.word	0x80000000
 80079f0:	c002d97c 	.word	0xc002d97c
 80079f4:	80000000 	.word	0x80000000
 80079f8:	4002d97c 	.word	0x4002d97c
 80079fc:	00000000 	.word	0x00000000

08007a00 <scaraCheckWorkSpace1>:

/* Check limit 1 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace1 (Trajectory_TargetTypeDef target, double value) {
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	4603      	mov	r3, r0
 8007a08:	ed87 0b00 	vstr	d0, [r7]
 8007a0c:	73fb      	strb	r3, [r7, #15]
	if ( TRAJECTORY_J0 == target) {
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d117      	bne.n	8007a44 <scaraCheckWorkSpace1+0x44>
		if ( (LIM_MIN_J0 <= value) && ( value <= LIM_MAX_J0)) {
 8007a14:	a33d      	add	r3, pc, #244	; (adr r3, 8007b0c <scaraCheckWorkSpace1+0x10c>)
 8007a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a1e:	f7f9 f881 	bl	8000b24 <__aeabi_dcmpge>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00b      	beq.n	8007a40 <scaraCheckWorkSpace1+0x40>
 8007a28:	a33a      	add	r3, pc, #232	; (adr r3, 8007b14 <scaraCheckWorkSpace1+0x114>)
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a32:	f7f9 f86d 	bl	8000b10 <__aeabi_dcmple>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d001      	beq.n	8007a40 <scaraCheckWorkSpace1+0x40>
			return SCARA_STATUS_OK;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	e054      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007a40:	2307      	movs	r3, #7
 8007a42:	e052      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J1 == target) {
 8007a44:	7bfb      	ldrb	r3, [r7, #15]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d117      	bne.n	8007a7a <scaraCheckWorkSpace1+0x7a>
		if ( (LIM_MIN_J1 <= value) && ( value <= LIM_MAX_J1)) {
 8007a4a:	a334      	add	r3, pc, #208	; (adr r3, 8007b1c <scaraCheckWorkSpace1+0x11c>)
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a54:	f7f9 f866 	bl	8000b24 <__aeabi_dcmpge>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00b      	beq.n	8007a76 <scaraCheckWorkSpace1+0x76>
 8007a5e:	a331      	add	r3, pc, #196	; (adr r3, 8007b24 <scaraCheckWorkSpace1+0x124>)
 8007a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a68:	f7f9 f852 	bl	8000b10 <__aeabi_dcmple>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <scaraCheckWorkSpace1+0x76>
			return SCARA_STATUS_OK;
 8007a72:	2300      	movs	r3, #0
 8007a74:	e039      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007a76:	2307      	movs	r3, #7
 8007a78:	e037      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J2 == target) {
 8007a7a:	7bfb      	ldrb	r3, [r7, #15]
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	d118      	bne.n	8007ab2 <scaraCheckWorkSpace1+0xb2>
		if ( (LIM_MIN_J2 <= value) && ( value <= LIM_MAX_J2)) {
 8007a80:	f04f 0200 	mov.w	r2, #0
 8007a84:	f04f 0300 	mov.w	r3, #0
 8007a88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a8c:	f7f9 f84a 	bl	8000b24 <__aeabi_dcmpge>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00b      	beq.n	8007aae <scaraCheckWorkSpace1+0xae>
 8007a96:	f04f 0200 	mov.w	r2, #0
 8007a9a:	4b1b      	ldr	r3, [pc, #108]	; (8007b08 <scaraCheckWorkSpace1+0x108>)
 8007a9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007aa0:	f7f9 f836 	bl	8000b10 <__aeabi_dcmple>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d001      	beq.n	8007aae <scaraCheckWorkSpace1+0xae>
			return SCARA_STATUS_OK;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	e01d      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007aae:	2307      	movs	r3, #7
 8007ab0:	e01b      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J3 == target) {
 8007ab2:	7bfb      	ldrb	r3, [r7, #15]
 8007ab4:	2b03      	cmp	r3, #3
 8007ab6:	d117      	bne.n	8007ae8 <scaraCheckWorkSpace1+0xe8>
		if ( (LIM_MIN_J3 <= value) && ( value <= LIM_MAX_J3)) {
 8007ab8:	a30f      	add	r3, pc, #60	; (adr r3, 8007af8 <scaraCheckWorkSpace1+0xf8>)
 8007aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ac2:	f7f9 f82f 	bl	8000b24 <__aeabi_dcmpge>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00b      	beq.n	8007ae4 <scaraCheckWorkSpace1+0xe4>
 8007acc:	a30c      	add	r3, pc, #48	; (adr r3, 8007b00 <scaraCheckWorkSpace1+0x100>)
 8007ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ad6:	f7f9 f81b 	bl	8000b10 <__aeabi_dcmple>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d001      	beq.n	8007ae4 <scaraCheckWorkSpace1+0xe4>
			return SCARA_STATUS_OK;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	e002      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007ae4:	2307      	movs	r3, #7
 8007ae6:	e000      	b.n	8007aea <scaraCheckWorkSpace1+0xea>
		}
	} else {
		return SCARA_STATUS_ERROR;
 8007ae8:	2301      	movs	r3, #1
	}
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3710      	adds	r7, #16
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	f3af 8000 	nop.w
 8007af8:	e0000000 	.word	0xe0000000
 8007afc:	c004f1a6 	.word	0xc004f1a6
 8007b00:	e0000000 	.word	0xe0000000
 8007b04:	4004f1a6 	.word	0x4004f1a6
 8007b08:	40590000 	.word	0x40590000
 8007b0c:	60000000 	.word	0x60000000
 8007b10:	bff921fb 	.word	0xbff921fb
 8007b14:	60000000 	.word	0x60000000
 8007b18:	3ff921fb 	.word	0x3ff921fb
 8007b1c:	80000000 	.word	0x80000000
 8007b20:	c002d97c 	.word	0xc002d97c
 8007b24:	80000000 	.word	0x80000000
 8007b28:	4002d97c 	.word	0x4002d97c
 8007b2c:	00000000 	.word	0x00000000

08007b30 <scaraTestDuty>:

/* Check all of point in travel */
SCARA_StatusTypeDef	scaraTestDuty(void) {
 8007b30:	b590      	push	{r4, r7, lr}
 8007b32:	b0d3      	sub	sp, #332	; 0x14c
 8007b34:	af18      	add	r7, sp, #96	; 0x60
	int32_t sample_count;
	double run_time = 0;
 8007b36:	f04f 0300 	mov.w	r3, #0
 8007b3a:	f04f 0400 	mov.w	r4, #0
 8007b3e:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
	SCARA_PositionTypeDef test_Next, test_Current;
	SCARA_StatusTypeDef status;
	memcpy(&test_Current, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8007b42:	4a35      	ldr	r2, [pc, #212]	; (8007c18 <scaraTestDuty+0xe8>)
 8007b44:	463b      	mov	r3, r7
 8007b46:	4611      	mov	r1, r2
 8007b48:	2268      	movs	r2, #104	; 0x68
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f00b f950 	bl	8012df0 <memcpy>
	sample_count = ceil(myDUTY.time_total/T_SAMPLING);
 8007b50:	4b32      	ldr	r3, [pc, #200]	; (8007c1c <scaraTestDuty+0xec>)
 8007b52:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8007b56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007b5a:	a32d      	add	r3, pc, #180	; (adr r3, 8007c10 <scaraTestDuty+0xe0>)
 8007b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b60:	f7f8 fe84 	bl	800086c <__aeabi_ddiv>
 8007b64:	4603      	mov	r3, r0
 8007b66:	460c      	mov	r4, r1
 8007b68:	ec44 3b17 	vmov	d7, r3, r4
 8007b6c:	eeb0 0a47 	vmov.f32	s0, s14
 8007b70:	eef0 0a67 	vmov.f32	s1, s15
 8007b74:	f00f faec 	bl	8017150 <ceil>
 8007b78:	ec54 3b10 	vmov	r3, r4, d0
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	4621      	mov	r1, r4
 8007b80:	f7f8 fffa 	bl	8000b78 <__aeabi_d2iz>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	for (int32_t i = 1; i < sample_count; i++) {
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007b90:	e030      	b.n	8007bf4 <scaraTestDuty+0xc4>
		run_time += T_SAMPLING;
 8007b92:	a31f      	add	r3, pc, #124	; (adr r3, 8007c10 <scaraTestDuty+0xe0>)
 8007b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007b9c:	f7f8 fb86 	bl	80002ac <__adddf3>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		status = scaraFlowDuty(run_time, &test_Next, test_Current);
 8007ba8:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8007bac:	4668      	mov	r0, sp
 8007bae:	f107 0308 	add.w	r3, r7, #8
 8007bb2:	2260      	movs	r2, #96	; 0x60
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	f00b f91b 	bl	8012df0 <memcpy>
 8007bba:	463b      	mov	r3, r7
 8007bbc:	cb0c      	ldmia	r3, {r2, r3}
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8007bc4:	f7fe fa6e 	bl	80060a4 <scaraFlowDuty>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
		if (status != SCARA_STATUS_OK) {
 8007bce:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d002      	beq.n	8007bdc <scaraTestDuty+0xac>
			return status;
 8007bd6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8007bda:	e012      	b.n	8007c02 <scaraTestDuty+0xd2>
		}
		memcpy(&test_Next, &test_Current, sizeof(SCARA_PositionTypeDef));
 8007bdc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007be0:	4639      	mov	r1, r7
 8007be2:	2268      	movs	r2, #104	; 0x68
 8007be4:	4618      	mov	r0, r3
 8007be6:	f00b f903 	bl	8012df0 <memcpy>
	for (int32_t i = 1; i < sample_count; i++) {
 8007bea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bee:	3301      	adds	r3, #1
 8007bf0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007bf4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007bf8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	dbc8      	blt.n	8007b92 <scaraTestDuty+0x62>
	}
	return SCARA_STATUS_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	37ec      	adds	r7, #236	; 0xec
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd90      	pop	{r4, r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	f3af 8000 	nop.w
 8007c10:	40000000 	.word	0x40000000
 8007c14:	3f847ae1 	.word	0x3f847ae1
 8007c18:	20005cf0 	.word	0x20005cf0
 8007c1c:	20005338 	.word	0x20005338

08007c20 <scaraSetOutput>:

void				scaraSetScanFlag(void) {
	mySCARA.isScanLitmit = TRUE;
}

void				scaraSetOutput		(uint8_t level) {
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	4603      	mov	r3, r0
 8007c28:	71fb      	strb	r3, [r7, #7]
	mySCARA.outputSet	 = level;
 8007c2a:	4a05      	ldr	r2, [pc, #20]	; (8007c40 <scaraSetOutput+0x20>)
 8007c2c:	79fb      	ldrb	r3, [r7, #7]
 8007c2e:	70d3      	strb	r3, [r2, #3]
	lowlayer_setOutput(level);
 8007c30:	79fb      	ldrb	r3, [r7, #7]
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7fb ff04 	bl	8003a40 <lowlayer_setOutput>
}
 8007c38:	bf00      	nop
 8007c3a:	3708      	adds	r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	20000c78 	.word	0x20000c78

08007c44 <scaraSetDutyState>:

void				scaraSetDutyState(SCARA_DutyStateTypeDef state) {
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	71fb      	strb	r3, [r7, #7]
	mySCARA.duty_State = state;
 8007c4e:	4a04      	ldr	r2, [pc, #16]	; (8007c60 <scaraSetDutyState+0x1c>)
 8007c50:	79fb      	ldrb	r3, [r7, #7]
 8007c52:	7053      	strb	r3, [r2, #1]
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr
 8007c60:	20000c78 	.word	0x20000c78

08007c64 <scaraGetPosition>:

void				scaraGetPosition	(SCARA_PositionTypeDef *pos) {
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
	memcpy(pos, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8007c6c:	2268      	movs	r2, #104	; 0x68
 8007c6e:	4904      	ldr	r1, [pc, #16]	; (8007c80 <scaraGetPosition+0x1c>)
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f00b f8bd 	bl	8012df0 <memcpy>
}
 8007c76:	bf00      	nop
 8007c78:	3708      	adds	r7, #8
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20005cf0 	.word	0x20005cf0

08007c84 <scaraSetMode>:

void				scaraSetMode(SCARA_ModeTypeDef mode) {
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	71fb      	strb	r3, [r7, #7]
	mySCARA.mode = mode;
 8007c8e:	4a04      	ldr	r2, [pc, #16]	; (8007ca0 <scaraSetMode+0x1c>)
 8007c90:	79fb      	ldrb	r3, [r7, #7]
 8007c92:	7013      	strb	r3, [r2, #0]
}
 8007c94:	bf00      	nop
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	20000c78 	.word	0x20000c78

08007ca4 <scaraGetMode>:

SCARA_ModeTypeDef	scaraGetMode(void) {
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
	return mySCARA.mode;
 8007ca8:	4b03      	ldr	r3, [pc, #12]	; (8007cb8 <scaraGetMode+0x14>)
 8007caa:	781b      	ldrb	r3, [r3, #0]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20000c78 	.word	0x20000c78

08007cbc <scaraGetDutyState>:

SCARA_DutyStateTypeDef	scaraGetDutyState(void) {
 8007cbc:	b480      	push	{r7}
 8007cbe:	af00      	add	r7, sp, #0
	return mySCARA.duty_State;
 8007cc0:	4b03      	ldr	r3, [pc, #12]	; (8007cd0 <scaraGetDutyState+0x14>)
 8007cc2:	785b      	ldrb	r3, [r3, #1]
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	20000c78 	.word	0x20000c78

08007cd4 <scaraIsScanLimit>:

uint8_t					scaraIsScanLimit(void) {
 8007cd4:	b480      	push	{r7}
 8007cd6:	af00      	add	r7, sp, #0
	return mySCARA.isScanLitmit;
 8007cd8:	4b03      	ldr	r3, [pc, #12]	; (8007ce8 <scaraIsScanLimit+0x14>)
 8007cda:	789b      	ldrb	r3, [r3, #2]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	20000c78 	.word	0x20000c78
 8007cec:	00000000 	.word	0x00000000

08007cf0 <scaraIsFinish>:

uint8_t					scaraIsFinish		(double run_time) {
 8007cf0:	b590      	push	{r4, r7, lr}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	ed87 0b00 	vstr	d0, [r7]
	if(myDUTY.time_total + 0.03 < run_time) {
 8007cfa:	4b11      	ldr	r3, [pc, #68]	; (8007d40 <scaraIsFinish+0x50>)
 8007cfc:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8007d00:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007d04:	a30c      	add	r3, pc, #48	; (adr r3, 8007d38 <scaraIsFinish+0x48>)
 8007d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0a:	f7f8 facf 	bl	80002ac <__adddf3>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	460c      	mov	r4, r1
 8007d12:	461a      	mov	r2, r3
 8007d14:	4623      	mov	r3, r4
 8007d16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007d1a:	f7f8 ff0d 	bl	8000b38 <__aeabi_dcmpgt>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d001      	beq.n	8007d28 <scaraIsFinish+0x38>
		return TRUE;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e000      	b.n	8007d2a <scaraIsFinish+0x3a>
	} else {
		return FALSE;
 8007d28:	2300      	movs	r3, #0
	}
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	370c      	adds	r7, #12
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd90      	pop	{r4, r7, pc}
 8007d32:	bf00      	nop
 8007d34:	f3af 8000 	nop.w
 8007d38:	eb851eb8 	.word	0xeb851eb8
 8007d3c:	3f9eb851 	.word	0x3f9eb851
 8007d40:	20005338 	.word	0x20005338
 8007d44:	00000000 	.word	0x00000000

08007d48 <scaraPosition2String>:

/* Convert position to string*/
int32_t					scaraPosition2String(char *result, SCARA_PositionTypeDef position) {
 8007d48:	b082      	sub	sp, #8
 8007d4a:	b590      	push	{r4, r7, lr}
 8007d4c:	b0af      	sub	sp, #188	; 0xbc
 8007d4e:	af0a      	add	r7, sp, #40	; 0x28
 8007d50:	6078      	str	r0, [r7, #4]
 8007d52:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8007d56:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t time[12];
	uint8_t total_time[12];

	int32_t lenght_buff;

	double2string(theta1, position.Theta1*180/PI, 6);
 8007d5a:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 8007d5e:	f04f 0200 	mov.w	r2, #0
 8007d62:	4b7f      	ldr	r3, [pc, #508]	; (8007f60 <scaraPosition2String+0x218>)
 8007d64:	f7f8 fc58 	bl	8000618 <__aeabi_dmul>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	4621      	mov	r1, r4
 8007d70:	a379      	add	r3, pc, #484	; (adr r3, 8007f58 <scaraPosition2String+0x210>)
 8007d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d76:	f7f8 fd79 	bl	800086c <__aeabi_ddiv>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	ec44 3b17 	vmov	d7, r3, r4
 8007d82:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8007d86:	2106      	movs	r1, #6
 8007d88:	eeb0 0a47 	vmov.f32	s0, s14
 8007d8c:	eef0 0a67 	vmov.f32	s1, s15
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7f9 fd45 	bl	8001820 <double2string>
	double2string(theta2, position.Theta2*180/PI, 6);
 8007d96:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 8007d9a:	f04f 0200 	mov.w	r2, #0
 8007d9e:	4b70      	ldr	r3, [pc, #448]	; (8007f60 <scaraPosition2String+0x218>)
 8007da0:	f7f8 fc3a 	bl	8000618 <__aeabi_dmul>
 8007da4:	4603      	mov	r3, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	4618      	mov	r0, r3
 8007daa:	4621      	mov	r1, r4
 8007dac:	a36a      	add	r3, pc, #424	; (adr r3, 8007f58 <scaraPosition2String+0x210>)
 8007dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db2:	f7f8 fd5b 	bl	800086c <__aeabi_ddiv>
 8007db6:	4603      	mov	r3, r0
 8007db8:	460c      	mov	r4, r1
 8007dba:	ec44 3b17 	vmov	d7, r3, r4
 8007dbe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007dc2:	2106      	movs	r1, #6
 8007dc4:	eeb0 0a47 	vmov.f32	s0, s14
 8007dc8:	eef0 0a67 	vmov.f32	s1, s15
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7f9 fd27 	bl	8001820 <double2string>
	double2string(d3, position.D3, 6);
 8007dd2:	ed97 7b3e 	vldr	d7, [r7, #248]	; 0xf8
 8007dd6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007dda:	2106      	movs	r1, #6
 8007ddc:	eeb0 0a47 	vmov.f32	s0, s14
 8007de0:	eef0 0a67 	vmov.f32	s1, s15
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7f9 fd1b 	bl	8001820 <double2string>
	double2string(theta4, position.Theta4*180/PI, 6);
 8007dea:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 8007dee:	f04f 0200 	mov.w	r2, #0
 8007df2:	4b5b      	ldr	r3, [pc, #364]	; (8007f60 <scaraPosition2String+0x218>)
 8007df4:	f7f8 fc10 	bl	8000618 <__aeabi_dmul>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	460c      	mov	r4, r1
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	4621      	mov	r1, r4
 8007e00:	a355      	add	r3, pc, #340	; (adr r3, 8007f58 <scaraPosition2String+0x210>)
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	f7f8 fd31 	bl	800086c <__aeabi_ddiv>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	ec44 3b17 	vmov	d7, r3, r4
 8007e12:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8007e16:	2106      	movs	r1, #6
 8007e18:	eeb0 0a47 	vmov.f32	s0, s14
 8007e1c:	eef0 0a67 	vmov.f32	s1, s15
 8007e20:	4618      	mov	r0, r3
 8007e22:	f7f9 fcfd 	bl	8001820 <double2string>
	double2string(x, position.x, 6);
 8007e26:	ed97 7b32 	vldr	d7, [r7, #200]	; 0xc8
 8007e2a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007e2e:	2106      	movs	r1, #6
 8007e30:	eeb0 0a47 	vmov.f32	s0, s14
 8007e34:	eef0 0a67 	vmov.f32	s1, s15
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f7f9 fcf1 	bl	8001820 <double2string>
	double2string(y, position.y, 6);
 8007e3e:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 8007e42:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007e46:	2106      	movs	r1, #6
 8007e48:	eeb0 0a47 	vmov.f32	s0, s14
 8007e4c:	eef0 0a67 	vmov.f32	s1, s15
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7f9 fce5 	bl	8001820 <double2string>
	double2string(z, position.z, 6);
 8007e56:	ed97 7b36 	vldr	d7, [r7, #216]	; 0xd8
 8007e5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007e5e:	2106      	movs	r1, #6
 8007e60:	eeb0 0a47 	vmov.f32	s0, s14
 8007e64:	eef0 0a67 	vmov.f32	s1, s15
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7f9 fcd9 	bl	8001820 <double2string>
	double2string(roll, position.roll*180/PI, 6);
 8007e6e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007e72:	f04f 0200 	mov.w	r2, #0
 8007e76:	4b3a      	ldr	r3, [pc, #232]	; (8007f60 <scaraPosition2String+0x218>)
 8007e78:	f7f8 fbce 	bl	8000618 <__aeabi_dmul>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	460c      	mov	r4, r1
 8007e80:	4618      	mov	r0, r3
 8007e82:	4621      	mov	r1, r4
 8007e84:	a334      	add	r3, pc, #208	; (adr r3, 8007f58 <scaraPosition2String+0x210>)
 8007e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8a:	f7f8 fcef 	bl	800086c <__aeabi_ddiv>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	460c      	mov	r4, r1
 8007e92:	ec44 3b17 	vmov	d7, r3, r4
 8007e96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007e9a:	2106      	movs	r1, #6
 8007e9c:	eeb0 0a47 	vmov.f32	s0, s14
 8007ea0:	eef0 0a67 	vmov.f32	s1, s15
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7f9 fcbb 	bl	8001820 <double2string>
	double2string(lenght, position.q, 6);
 8007eaa:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 8007eae:	f107 0320 	add.w	r3, r7, #32
 8007eb2:	2106      	movs	r1, #6
 8007eb4:	eeb0 0a47 	vmov.f32	s0, s14
 8007eb8:	eef0 0a67 	vmov.f32	s1, s15
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f7f9 fcaf 	bl	8001820 <double2string>
	double2string(total_time, position.total_time, 4);
 8007ec2:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 8007ec6:	f107 0308 	add.w	r3, r7, #8
 8007eca:	2104      	movs	r1, #4
 8007ecc:	eeb0 0a47 	vmov.f32	s0, s14
 8007ed0:	eef0 0a67 	vmov.f32	s1, s15
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7f9 fca3 	bl	8001820 <double2string>
	double2string(time, position.t, 4);
 8007eda:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 8007ede:	f107 0314 	add.w	r3, r7, #20
 8007ee2:	2104      	movs	r1, #4
 8007ee4:	eeb0 0a47 	vmov.f32	s0, s14
 8007ee8:	eef0 0a67 	vmov.f32	s1, s15
 8007eec:	4618      	mov	r0, r3
 8007eee:	f7f9 fc97 	bl	8001820 <double2string>
	lenght_buff = snprintf( (char *)result, 144,
 8007ef2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8007ef6:	f107 0314 	add.w	r3, r7, #20
 8007efa:	9309      	str	r3, [sp, #36]	; 0x24
 8007efc:	f107 0308 	add.w	r3, r7, #8
 8007f00:	9308      	str	r3, [sp, #32]
 8007f02:	f107 0320 	add.w	r3, r7, #32
 8007f06:	9307      	str	r3, [sp, #28]
 8007f08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007f0c:	9306      	str	r3, [sp, #24]
 8007f0e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007f12:	9305      	str	r3, [sp, #20]
 8007f14:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007f18:	9304      	str	r3, [sp, #16]
 8007f1a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007f1e:	9303      	str	r3, [sp, #12]
 8007f20:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8007f24:	9302      	str	r3, [sp, #8]
 8007f26:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	4613      	mov	r3, r2
 8007f34:	4a0b      	ldr	r2, [pc, #44]	; (8007f64 <scaraPosition2String+0x21c>)
 8007f36:	2190      	movs	r1, #144	; 0x90
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f00b fe81 	bl	8013c40 <sniprintf>
 8007f3e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
						z,
						roll,
						lenght,
						total_time,
						time);
	return lenght_buff;
 8007f42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3794      	adds	r7, #148	; 0x94
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8007f50:	b002      	add	sp, #8
 8007f52:	4770      	bx	lr
 8007f54:	f3af 8000 	nop.w
 8007f58:	60000000 	.word	0x60000000
 8007f5c:	400921fb 	.word	0x400921fb
 8007f60:	40668000 	.word	0x40668000
 8007f64:	08018f2c 	.word	0x08018f2c

08007f68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f6e:	2300      	movs	r3, #0
 8007f70:	607b      	str	r3, [r7, #4]
 8007f72:	4b12      	ldr	r3, [pc, #72]	; (8007fbc <HAL_MspInit+0x54>)
 8007f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f76:	4a11      	ldr	r2, [pc, #68]	; (8007fbc <HAL_MspInit+0x54>)
 8007f78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8007f7e:	4b0f      	ldr	r3, [pc, #60]	; (8007fbc <HAL_MspInit+0x54>)
 8007f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f86:	607b      	str	r3, [r7, #4]
 8007f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	603b      	str	r3, [r7, #0]
 8007f8e:	4b0b      	ldr	r3, [pc, #44]	; (8007fbc <HAL_MspInit+0x54>)
 8007f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f92:	4a0a      	ldr	r2, [pc, #40]	; (8007fbc <HAL_MspInit+0x54>)
 8007f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f98:	6413      	str	r3, [r2, #64]	; 0x40
 8007f9a:	4b08      	ldr	r3, [pc, #32]	; (8007fbc <HAL_MspInit+0x54>)
 8007f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fa2:	603b      	str	r3, [r7, #0]
 8007fa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	210f      	movs	r1, #15
 8007faa:	f06f 0001 	mvn.w	r0, #1
 8007fae:	f000 fb85 	bl	80086bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007fb2:	bf00      	nop
 8007fb4:	3708      	adds	r7, #8
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	40023800 	.word	0x40023800

08007fc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b08c      	sub	sp, #48	; 0x30
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	6879      	ldr	r1, [r7, #4]
 8007fd4:	2036      	movs	r0, #54	; 0x36
 8007fd6:	f000 fb71 	bl	80086bc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8007fda:	2036      	movs	r0, #54	; 0x36
 8007fdc:	f000 fb8a 	bl	80086f4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	4b1f      	ldr	r3, [pc, #124]	; (8008064 <HAL_InitTick+0xa4>)
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	4a1e      	ldr	r2, [pc, #120]	; (8008064 <HAL_InitTick+0xa4>)
 8007fea:	f043 0310 	orr.w	r3, r3, #16
 8007fee:	6413      	str	r3, [r2, #64]	; 0x40
 8007ff0:	4b1c      	ldr	r3, [pc, #112]	; (8008064 <HAL_InitTick+0xa4>)
 8007ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ff4:	f003 0310 	and.w	r3, r3, #16
 8007ff8:	60fb      	str	r3, [r7, #12]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007ffc:	f107 0210 	add.w	r2, r7, #16
 8008000:	f107 0314 	add.w	r3, r7, #20
 8008004:	4611      	mov	r1, r2
 8008006:	4618      	mov	r0, r3
 8008008:	f002 ff16 	bl	800ae38 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800800c:	f002 feec 	bl	800ade8 <HAL_RCC_GetPCLK1Freq>
 8008010:	4603      	mov	r3, r0
 8008012:	005b      	lsls	r3, r3, #1
 8008014:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8008016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008018:	4a13      	ldr	r2, [pc, #76]	; (8008068 <HAL_InitTick+0xa8>)
 800801a:	fba2 2303 	umull	r2, r3, r2, r3
 800801e:	0c9b      	lsrs	r3, r3, #18
 8008020:	3b01      	subs	r3, #1
 8008022:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008024:	4b11      	ldr	r3, [pc, #68]	; (800806c <HAL_InitTick+0xac>)
 8008026:	4a12      	ldr	r2, [pc, #72]	; (8008070 <HAL_InitTick+0xb0>)
 8008028:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800802a:	4b10      	ldr	r3, [pc, #64]	; (800806c <HAL_InitTick+0xac>)
 800802c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008030:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008032:	4a0e      	ldr	r2, [pc, #56]	; (800806c <HAL_InitTick+0xac>)
 8008034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008036:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008038:	4b0c      	ldr	r3, [pc, #48]	; (800806c <HAL_InitTick+0xac>)
 800803a:	2200      	movs	r2, #0
 800803c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800803e:	4b0b      	ldr	r3, [pc, #44]	; (800806c <HAL_InitTick+0xac>)
 8008040:	2200      	movs	r2, #0
 8008042:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8008044:	4809      	ldr	r0, [pc, #36]	; (800806c <HAL_InitTick+0xac>)
 8008046:	f002 ff29 	bl	800ae9c <HAL_TIM_Base_Init>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d104      	bne.n	800805a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8008050:	4806      	ldr	r0, [pc, #24]	; (800806c <HAL_InitTick+0xac>)
 8008052:	f002 ff4e 	bl	800aef2 <HAL_TIM_Base_Start_IT>
 8008056:	4603      	mov	r3, r0
 8008058:	e000      	b.n	800805c <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
}
 800805c:	4618      	mov	r0, r3
 800805e:	3730      	adds	r7, #48	; 0x30
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	40023800 	.word	0x40023800
 8008068:	431bde83 	.word	0x431bde83
 800806c:	20005dc0 	.word	0x20005dc0
 8008070:	40001000 	.word	0x40001000

08008074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008074:	b480      	push	{r7}
 8008076:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008078:	bf00      	nop
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
	...

08008084 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  LOG_REPORT("ic.c: HARDFAULT ERROR", __LINE__);
 8008088:	2164      	movs	r1, #100	; 0x64
 800808a:	4802      	ldr	r0, [pc, #8]	; (8008094 <HardFault_Handler+0x10>)
 800808c:	f7f9 fb82 	bl	8001794 <LOG_REPORT>
 8008090:	e7fa      	b.n	8008088 <HardFault_Handler+0x4>
 8008092:	bf00      	nop
 8008094:	08018f50 	.word	0x08018f50

08008098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  LOG_REPORT("ic.c: MEMORY ERROR", __LINE__);
 800809c:	2174      	movs	r1, #116	; 0x74
 800809e:	4802      	ldr	r0, [pc, #8]	; (80080a8 <MemManage_Handler+0x10>)
 80080a0:	f7f9 fb78 	bl	8001794 <LOG_REPORT>
 80080a4:	e7fa      	b.n	800809c <MemManage_Handler+0x4>
 80080a6:	bf00      	nop
 80080a8:	08018f68 	.word	0x08018f68

080080ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  LOG_REPORT("ic.c: BUS ERROR", __LINE__);
 80080b0:	2184      	movs	r1, #132	; 0x84
 80080b2:	4802      	ldr	r0, [pc, #8]	; (80080bc <BusFault_Handler+0x10>)
 80080b4:	f7f9 fb6e 	bl	8001794 <LOG_REPORT>
 80080b8:	e7fa      	b.n	80080b0 <BusFault_Handler+0x4>
 80080ba:	bf00      	nop
 80080bc:	08018f7c 	.word	0x08018f7c

080080c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80080c0:	b480      	push	{r7}
 80080c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80080c4:	e7fe      	b.n	80080c4 <UsageFault_Handler+0x4>

080080c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80080c6:	b480      	push	{r7}
 80080c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80080ca:	bf00      	nop
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80080d8:	4802      	ldr	r0, [pc, #8]	; (80080e4 <DMA1_Stream4_IRQHandler+0x10>)
 80080da:	f000 fc41 	bl	8008960 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80080de:	bf00      	nop
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	20005e80 	.word	0x20005e80

080080e8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80080ec:	4802      	ldr	r0, [pc, #8]	; (80080f8 <UART4_IRQHandler+0x10>)
 80080ee:	f003 fa3f 	bl	800b570 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80080f2:	bf00      	nop
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	20005e40 	.word	0x20005e40

080080fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008100:	4802      	ldr	r0, [pc, #8]	; (800810c <TIM6_DAC_IRQHandler+0x10>)
 8008102:	f002 ff1a 	bl	800af3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008106:	bf00      	nop
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	20005dc0 	.word	0x20005dc0

08008110 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	osSignalSet(defaultTaskHandle, 0x01);
 8008114:	4b05      	ldr	r3, [pc, #20]	; (800812c <TIM7_IRQHandler+0x1c>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2101      	movs	r1, #1
 800811a:	4618      	mov	r0, r3
 800811c:	f006 ffe8 	bl	800f0f0 <osSignalSet>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8008120:	4803      	ldr	r0, [pc, #12]	; (8008130 <TIM7_IRQHandler+0x20>)
 8008122:	f002 ff0a 	bl	800af3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8008126:	bf00      	nop
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	200052dc 	.word	0x200052dc
 8008130:	20005e00 	.word	0x20005e00

08008134 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8008138:	4802      	ldr	r0, [pc, #8]	; (8008144 <OTG_FS_IRQHandler+0x10>)
 800813a:	f001 f9e1 	bl	8009500 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800813e:	bf00      	nop
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	20006788 	.word	0x20006788

08008148 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008150:	4b11      	ldr	r3, [pc, #68]	; (8008198 <_sbrk+0x50>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d102      	bne.n	800815e <_sbrk+0x16>
		heap_end = &end;
 8008158:	4b0f      	ldr	r3, [pc, #60]	; (8008198 <_sbrk+0x50>)
 800815a:	4a10      	ldr	r2, [pc, #64]	; (800819c <_sbrk+0x54>)
 800815c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800815e:	4b0e      	ldr	r3, [pc, #56]	; (8008198 <_sbrk+0x50>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008164:	4b0c      	ldr	r3, [pc, #48]	; (8008198 <_sbrk+0x50>)
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	4413      	add	r3, r2
 800816c:	466a      	mov	r2, sp
 800816e:	4293      	cmp	r3, r2
 8008170:	d907      	bls.n	8008182 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008172:	f00a fe03 	bl	8012d7c <__errno>
 8008176:	4602      	mov	r2, r0
 8008178:	230c      	movs	r3, #12
 800817a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800817c:	f04f 33ff 	mov.w	r3, #4294967295
 8008180:	e006      	b.n	8008190 <_sbrk+0x48>
	}

	heap_end += incr;
 8008182:	4b05      	ldr	r3, [pc, #20]	; (8008198 <_sbrk+0x50>)
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	4413      	add	r3, r2
 800818a:	4a03      	ldr	r2, [pc, #12]	; (8008198 <_sbrk+0x50>)
 800818c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800818e:	68fb      	ldr	r3, [r7, #12]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	2000147c 	.word	0x2000147c
 800819c:	20006b98 	.word	0x20006b98

080081a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80081a0:	b480      	push	{r7}
 80081a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80081a4:	4b08      	ldr	r3, [pc, #32]	; (80081c8 <SystemInit+0x28>)
 80081a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081aa:	4a07      	ldr	r2, [pc, #28]	; (80081c8 <SystemInit+0x28>)
 80081ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80081b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80081b4:	4b04      	ldr	r3, [pc, #16]	; (80081c8 <SystemInit+0x28>)
 80081b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80081ba:	609a      	str	r2, [r3, #8]
#endif
}
 80081bc:	bf00      	nop
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	e000ed00 	.word	0xe000ed00

080081cc <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081d2:	463b      	mov	r3, r7
 80081d4:	2200      	movs	r2, #0
 80081d6:	601a      	str	r2, [r3, #0]
 80081d8:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 80081da:	4b15      	ldr	r3, [pc, #84]	; (8008230 <MX_TIM7_Init+0x64>)
 80081dc:	4a15      	ldr	r2, [pc, #84]	; (8008234 <MX_TIM7_Init+0x68>)
 80081de:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80081e0:	4b13      	ldr	r3, [pc, #76]	; (8008230 <MX_TIM7_Init+0x64>)
 80081e2:	2253      	movs	r2, #83	; 0x53
 80081e4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081e6:	4b12      	ldr	r3, [pc, #72]	; (8008230 <MX_TIM7_Init+0x64>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 80081ec:	4b10      	ldr	r3, [pc, #64]	; (8008230 <MX_TIM7_Init+0x64>)
 80081ee:	f242 720f 	movw	r2, #9999	; 0x270f
 80081f2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80081f4:	4b0e      	ldr	r3, [pc, #56]	; (8008230 <MX_TIM7_Init+0x64>)
 80081f6:	2200      	movs	r2, #0
 80081f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80081fa:	480d      	ldr	r0, [pc, #52]	; (8008230 <MX_TIM7_Init+0x64>)
 80081fc:	f002 fe4e 	bl	800ae9c <HAL_TIM_Base_Init>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8008206:	f7fb f8f3 	bl	80033f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800820a:	2300      	movs	r3, #0
 800820c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800820e:	2300      	movs	r3, #0
 8008210:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8008212:	463b      	mov	r3, r7
 8008214:	4619      	mov	r1, r3
 8008216:	4806      	ldr	r0, [pc, #24]	; (8008230 <MX_TIM7_Init+0x64>)
 8008218:	f003 f860 	bl	800b2dc <HAL_TIMEx_MasterConfigSynchronization>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d001      	beq.n	8008226 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8008222:	f7fb f8e5 	bl	80033f0 <Error_Handler>
  }

}
 8008226:	bf00      	nop
 8008228:	3708      	adds	r7, #8
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
 800822e:	bf00      	nop
 8008230:	20005e00 	.word	0x20005e00
 8008234:	40001400 	.word	0x40001400

08008238 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a0e      	ldr	r2, [pc, #56]	; (8008280 <HAL_TIM_Base_MspInit+0x48>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d115      	bne.n	8008276 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800824a:	2300      	movs	r3, #0
 800824c:	60fb      	str	r3, [r7, #12]
 800824e:	4b0d      	ldr	r3, [pc, #52]	; (8008284 <HAL_TIM_Base_MspInit+0x4c>)
 8008250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008252:	4a0c      	ldr	r2, [pc, #48]	; (8008284 <HAL_TIM_Base_MspInit+0x4c>)
 8008254:	f043 0320 	orr.w	r3, r3, #32
 8008258:	6413      	str	r3, [r2, #64]	; 0x40
 800825a:	4b0a      	ldr	r3, [pc, #40]	; (8008284 <HAL_TIM_Base_MspInit+0x4c>)
 800825c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825e:	f003 0320 	and.w	r3, r3, #32
 8008262:	60fb      	str	r3, [r7, #12]
 8008264:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8008266:	2200      	movs	r2, #0
 8008268:	2105      	movs	r1, #5
 800826a:	2037      	movs	r0, #55	; 0x37
 800826c:	f000 fa26 	bl	80086bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8008270:	2037      	movs	r0, #55	; 0x37
 8008272:	f000 fa3f 	bl	80086f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8008276:	bf00      	nop
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	40001400 	.word	0x40001400
 8008284:	40023800 	.word	0x40023800

08008288 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800828c:	4b11      	ldr	r3, [pc, #68]	; (80082d4 <MX_UART4_Init+0x4c>)
 800828e:	4a12      	ldr	r2, [pc, #72]	; (80082d8 <MX_UART4_Init+0x50>)
 8008290:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8008292:	4b10      	ldr	r3, [pc, #64]	; (80082d4 <MX_UART4_Init+0x4c>)
 8008294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008298:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800829a:	4b0e      	ldr	r3, [pc, #56]	; (80082d4 <MX_UART4_Init+0x4c>)
 800829c:	2200      	movs	r2, #0
 800829e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80082a0:	4b0c      	ldr	r3, [pc, #48]	; (80082d4 <MX_UART4_Init+0x4c>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80082a6:	4b0b      	ldr	r3, [pc, #44]	; (80082d4 <MX_UART4_Init+0x4c>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80082ac:	4b09      	ldr	r3, [pc, #36]	; (80082d4 <MX_UART4_Init+0x4c>)
 80082ae:	220c      	movs	r2, #12
 80082b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80082b2:	4b08      	ldr	r3, [pc, #32]	; (80082d4 <MX_UART4_Init+0x4c>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80082b8:	4b06      	ldr	r3, [pc, #24]	; (80082d4 <MX_UART4_Init+0x4c>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80082be:	4805      	ldr	r0, [pc, #20]	; (80082d4 <MX_UART4_Init+0x4c>)
 80082c0:	f003 f89c 	bl	800b3fc <HAL_UART_Init>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80082ca:	f7fb f891 	bl	80033f0 <Error_Handler>
  }

}
 80082ce:	bf00      	nop
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	20005e40 	.word	0x20005e40
 80082d8:	40004c00 	.word	0x40004c00

080082dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08a      	sub	sp, #40	; 0x28
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082e4:	f107 0314 	add.w	r3, r7, #20
 80082e8:	2200      	movs	r2, #0
 80082ea:	601a      	str	r2, [r3, #0]
 80082ec:	605a      	str	r2, [r3, #4]
 80082ee:	609a      	str	r2, [r3, #8]
 80082f0:	60da      	str	r2, [r3, #12]
 80082f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a34      	ldr	r2, [pc, #208]	; (80083cc <HAL_UART_MspInit+0xf0>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d161      	bne.n	80083c2 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80082fe:	2300      	movs	r3, #0
 8008300:	613b      	str	r3, [r7, #16]
 8008302:	4b33      	ldr	r3, [pc, #204]	; (80083d0 <HAL_UART_MspInit+0xf4>)
 8008304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008306:	4a32      	ldr	r2, [pc, #200]	; (80083d0 <HAL_UART_MspInit+0xf4>)
 8008308:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800830c:	6413      	str	r3, [r2, #64]	; 0x40
 800830e:	4b30      	ldr	r3, [pc, #192]	; (80083d0 <HAL_UART_MspInit+0xf4>)
 8008310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008316:	613b      	str	r3, [r7, #16]
 8008318:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800831a:	2300      	movs	r3, #0
 800831c:	60fb      	str	r3, [r7, #12]
 800831e:	4b2c      	ldr	r3, [pc, #176]	; (80083d0 <HAL_UART_MspInit+0xf4>)
 8008320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008322:	4a2b      	ldr	r2, [pc, #172]	; (80083d0 <HAL_UART_MspInit+0xf4>)
 8008324:	f043 0301 	orr.w	r3, r3, #1
 8008328:	6313      	str	r3, [r2, #48]	; 0x30
 800832a:	4b29      	ldr	r3, [pc, #164]	; (80083d0 <HAL_UART_MspInit+0xf4>)
 800832c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800832e:	f003 0301 	and.w	r3, r3, #1
 8008332:	60fb      	str	r3, [r7, #12]
 8008334:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008336:	2303      	movs	r3, #3
 8008338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800833a:	2302      	movs	r3, #2
 800833c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800833e:	2301      	movs	r3, #1
 8008340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008342:	2303      	movs	r3, #3
 8008344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8008346:	2308      	movs	r3, #8
 8008348:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800834a:	f107 0314 	add.w	r3, r7, #20
 800834e:	4619      	mov	r1, r3
 8008350:	4820      	ldr	r0, [pc, #128]	; (80083d4 <HAL_UART_MspInit+0xf8>)
 8008352:	f000 fd7b 	bl	8008e4c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8008356:	4b20      	ldr	r3, [pc, #128]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008358:	4a20      	ldr	r2, [pc, #128]	; (80083dc <HAL_UART_MspInit+0x100>)
 800835a:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 800835c:	4b1e      	ldr	r3, [pc, #120]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 800835e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008362:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008364:	4b1c      	ldr	r3, [pc, #112]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008366:	2240      	movs	r2, #64	; 0x40
 8008368:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800836a:	4b1b      	ldr	r3, [pc, #108]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 800836c:	2200      	movs	r2, #0
 800836e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008370:	4b19      	ldr	r3, [pc, #100]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008372:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008376:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008378:	4b17      	ldr	r3, [pc, #92]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 800837a:	2200      	movs	r2, #0
 800837c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800837e:	4b16      	ldr	r3, [pc, #88]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008380:	2200      	movs	r2, #0
 8008382:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8008384:	4b14      	ldr	r3, [pc, #80]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008386:	2200      	movs	r2, #0
 8008388:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800838a:	4b13      	ldr	r3, [pc, #76]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 800838c:	2200      	movs	r2, #0
 800838e:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008390:	4b11      	ldr	r3, [pc, #68]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008392:	2200      	movs	r2, #0
 8008394:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8008396:	4810      	ldr	r0, [pc, #64]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 8008398:	f000 f9ba 	bl	8008710 <HAL_DMA_Init>
 800839c:	4603      	mov	r3, r0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d001      	beq.n	80083a6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80083a2:	f7fb f825 	bl	80033f0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a0b      	ldr	r2, [pc, #44]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 80083aa:	631a      	str	r2, [r3, #48]	; 0x30
 80083ac:	4a0a      	ldr	r2, [pc, #40]	; (80083d8 <HAL_UART_MspInit+0xfc>)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80083b2:	2200      	movs	r2, #0
 80083b4:	2105      	movs	r1, #5
 80083b6:	2034      	movs	r0, #52	; 0x34
 80083b8:	f000 f980 	bl	80086bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80083bc:	2034      	movs	r0, #52	; 0x34
 80083be:	f000 f999 	bl	80086f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80083c2:	bf00      	nop
 80083c4:	3728      	adds	r7, #40	; 0x28
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	40004c00 	.word	0x40004c00
 80083d0:	40023800 	.word	0x40023800
 80083d4:	40020000 	.word	0x40020000
 80083d8:	20005e80 	.word	0x20005e80
 80083dc:	40026070 	.word	0x40026070

080083e0 <HAL_UART_TxCpltCallback>:
  /* USER CODE END UART4_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
	if (UART4 == huart->Instance) {
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a0c      	ldr	r2, [pc, #48]	; (8008420 <HAL_UART_TxCpltCallback+0x40>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d112      	bne.n	8008418 <HAL_UART_TxCpltCallback+0x38>
		uint16_t size_dma;
		size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 80083f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80083f6:	490b      	ldr	r1, [pc, #44]	; (8008424 <HAL_UART_TxCpltCallback+0x44>)
 80083f8:	480b      	ldr	r0, [pc, #44]	; (8008428 <HAL_UART_TxCpltCallback+0x48>)
 80083fa:	f7fb f898 	bl	800352e <ringBuff_PopArray>
 80083fe:	4603      	mov	r3, r0
 8008400:	81fb      	strh	r3, [r7, #14]
		if (0 == size_dma) {
 8008402:	89fb      	ldrh	r3, [r7, #14]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d006      	beq.n	8008416 <HAL_UART_TxCpltCallback+0x36>
			return;
		}
		HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 8008408:	89fb      	ldrh	r3, [r7, #14]
 800840a:	461a      	mov	r2, r3
 800840c:	4905      	ldr	r1, [pc, #20]	; (8008424 <HAL_UART_TxCpltCallback+0x44>)
 800840e:	4807      	ldr	r0, [pc, #28]	; (800842c <HAL_UART_TxCpltCallback+0x4c>)
 8008410:	f003 f842 	bl	800b498 <HAL_UART_Transmit_DMA>
 8008414:	e000      	b.n	8008418 <HAL_UART_TxCpltCallback+0x38>
			return;
 8008416:	bf00      	nop
	}
}
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	40004c00 	.word	0x40004c00
 8008424:	200051dc 	.word	0x200051dc
 8008428:	2000086c 	.word	0x2000086c
 800842c:	20005e40 	.word	0x20005e40

08008430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008468 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008434:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008436:	e003      	b.n	8008440 <LoopCopyDataInit>

08008438 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008438:	4b0c      	ldr	r3, [pc, #48]	; (800846c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800843a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800843c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800843e:	3104      	adds	r1, #4

08008440 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008440:	480b      	ldr	r0, [pc, #44]	; (8008470 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008442:	4b0c      	ldr	r3, [pc, #48]	; (8008474 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008444:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008446:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008448:	d3f6      	bcc.n	8008438 <CopyDataInit>
  ldr  r2, =_sbss
 800844a:	4a0b      	ldr	r2, [pc, #44]	; (8008478 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800844c:	e002      	b.n	8008454 <LoopFillZerobss>

0800844e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800844e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008450:	f842 3b04 	str.w	r3, [r2], #4

08008454 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008454:	4b09      	ldr	r3, [pc, #36]	; (800847c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008456:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008458:	d3f9      	bcc.n	800844e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800845a:	f7ff fea1 	bl	80081a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800845e:	f00a fc93 	bl	8012d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008462:	f7fa ff33 	bl	80032cc <main>
  bx  lr    
 8008466:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008468:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800846c:	08019568 	.word	0x08019568
  ldr  r0, =_sdata
 8008470:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008474:	20001008 	.word	0x20001008
  ldr  r2, =_sbss
 8008478:	20001008 	.word	0x20001008
  ldr  r3, = _ebss
 800847c:	20006b94 	.word	0x20006b94

08008480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008480:	e7fe      	b.n	8008480 <ADC_IRQHandler>
	...

08008484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008488:	4b0e      	ldr	r3, [pc, #56]	; (80084c4 <HAL_Init+0x40>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a0d      	ldr	r2, [pc, #52]	; (80084c4 <HAL_Init+0x40>)
 800848e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008494:	4b0b      	ldr	r3, [pc, #44]	; (80084c4 <HAL_Init+0x40>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a0a      	ldr	r2, [pc, #40]	; (80084c4 <HAL_Init+0x40>)
 800849a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800849e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80084a0:	4b08      	ldr	r3, [pc, #32]	; (80084c4 <HAL_Init+0x40>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a07      	ldr	r2, [pc, #28]	; (80084c4 <HAL_Init+0x40>)
 80084a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80084ac:	2003      	movs	r0, #3
 80084ae:	f000 f8fa 	bl	80086a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80084b2:	2000      	movs	r0, #0
 80084b4:	f7ff fd84 	bl	8007fc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80084b8:	f7ff fd56 	bl	8007f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	40023c00 	.word	0x40023c00

080084c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80084c8:	b480      	push	{r7}
 80084ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80084cc:	4b06      	ldr	r3, [pc, #24]	; (80084e8 <HAL_IncTick+0x20>)
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	461a      	mov	r2, r3
 80084d2:	4b06      	ldr	r3, [pc, #24]	; (80084ec <HAL_IncTick+0x24>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4413      	add	r3, r2
 80084d8:	4a04      	ldr	r2, [pc, #16]	; (80084ec <HAL_IncTick+0x24>)
 80084da:	6013      	str	r3, [r2, #0]
}
 80084dc:	bf00      	nop
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	20000cbc 	.word	0x20000cbc
 80084ec:	20005ee0 	.word	0x20005ee0

080084f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80084f0:	b480      	push	{r7}
 80084f2:	af00      	add	r7, sp, #0
  return uwTick;
 80084f4:	4b03      	ldr	r3, [pc, #12]	; (8008504 <HAL_GetTick+0x14>)
 80084f6:	681b      	ldr	r3, [r3, #0]
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr
 8008502:	bf00      	nop
 8008504:	20005ee0 	.word	0x20005ee0

08008508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008510:	f7ff ffee 	bl	80084f0 <HAL_GetTick>
 8008514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008520:	d005      	beq.n	800852e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008522:	4b09      	ldr	r3, [pc, #36]	; (8008548 <HAL_Delay+0x40>)
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	461a      	mov	r2, r3
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	4413      	add	r3, r2
 800852c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800852e:	bf00      	nop
 8008530:	f7ff ffde 	bl	80084f0 <HAL_GetTick>
 8008534:	4602      	mov	r2, r0
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	429a      	cmp	r2, r3
 800853e:	d8f7      	bhi.n	8008530 <HAL_Delay+0x28>
  {
  }
}
 8008540:	bf00      	nop
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	20000cbc 	.word	0x20000cbc

0800854c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f003 0307 	and.w	r3, r3, #7
 800855a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800855c:	4b0c      	ldr	r3, [pc, #48]	; (8008590 <__NVIC_SetPriorityGrouping+0x44>)
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008562:	68ba      	ldr	r2, [r7, #8]
 8008564:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008568:	4013      	ands	r3, r2
 800856a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008574:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800857c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800857e:	4a04      	ldr	r2, [pc, #16]	; (8008590 <__NVIC_SetPriorityGrouping+0x44>)
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	60d3      	str	r3, [r2, #12]
}
 8008584:	bf00      	nop
 8008586:	3714      	adds	r7, #20
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr
 8008590:	e000ed00 	.word	0xe000ed00

08008594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008594:	b480      	push	{r7}
 8008596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008598:	4b04      	ldr	r3, [pc, #16]	; (80085ac <__NVIC_GetPriorityGrouping+0x18>)
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	0a1b      	lsrs	r3, r3, #8
 800859e:	f003 0307 	and.w	r3, r3, #7
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr
 80085ac:	e000ed00 	.word	0xe000ed00

080085b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	4603      	mov	r3, r0
 80085b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80085ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	db0b      	blt.n	80085da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80085c2:	79fb      	ldrb	r3, [r7, #7]
 80085c4:	f003 021f 	and.w	r2, r3, #31
 80085c8:	4907      	ldr	r1, [pc, #28]	; (80085e8 <__NVIC_EnableIRQ+0x38>)
 80085ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085ce:	095b      	lsrs	r3, r3, #5
 80085d0:	2001      	movs	r0, #1
 80085d2:	fa00 f202 	lsl.w	r2, r0, r2
 80085d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80085da:	bf00      	nop
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	e000e100 	.word	0xe000e100

080085ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b083      	sub	sp, #12
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	4603      	mov	r3, r0
 80085f4:	6039      	str	r1, [r7, #0]
 80085f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80085f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	db0a      	blt.n	8008616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	b2da      	uxtb	r2, r3
 8008604:	490c      	ldr	r1, [pc, #48]	; (8008638 <__NVIC_SetPriority+0x4c>)
 8008606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800860a:	0112      	lsls	r2, r2, #4
 800860c:	b2d2      	uxtb	r2, r2
 800860e:	440b      	add	r3, r1
 8008610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008614:	e00a      	b.n	800862c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	b2da      	uxtb	r2, r3
 800861a:	4908      	ldr	r1, [pc, #32]	; (800863c <__NVIC_SetPriority+0x50>)
 800861c:	79fb      	ldrb	r3, [r7, #7]
 800861e:	f003 030f 	and.w	r3, r3, #15
 8008622:	3b04      	subs	r3, #4
 8008624:	0112      	lsls	r2, r2, #4
 8008626:	b2d2      	uxtb	r2, r2
 8008628:	440b      	add	r3, r1
 800862a:	761a      	strb	r2, [r3, #24]
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr
 8008638:	e000e100 	.word	0xe000e100
 800863c:	e000ed00 	.word	0xe000ed00

08008640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008640:	b480      	push	{r7}
 8008642:	b089      	sub	sp, #36	; 0x24
 8008644:	af00      	add	r7, sp, #0
 8008646:	60f8      	str	r0, [r7, #12]
 8008648:	60b9      	str	r1, [r7, #8]
 800864a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f003 0307 	and.w	r3, r3, #7
 8008652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	f1c3 0307 	rsb	r3, r3, #7
 800865a:	2b04      	cmp	r3, #4
 800865c:	bf28      	it	cs
 800865e:	2304      	movcs	r3, #4
 8008660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	3304      	adds	r3, #4
 8008666:	2b06      	cmp	r3, #6
 8008668:	d902      	bls.n	8008670 <NVIC_EncodePriority+0x30>
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	3b03      	subs	r3, #3
 800866e:	e000      	b.n	8008672 <NVIC_EncodePriority+0x32>
 8008670:	2300      	movs	r3, #0
 8008672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008674:	f04f 32ff 	mov.w	r2, #4294967295
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	fa02 f303 	lsl.w	r3, r2, r3
 800867e:	43da      	mvns	r2, r3
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	401a      	ands	r2, r3
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008688:	f04f 31ff 	mov.w	r1, #4294967295
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	fa01 f303 	lsl.w	r3, r1, r3
 8008692:	43d9      	mvns	r1, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008698:	4313      	orrs	r3, r2
         );
}
 800869a:	4618      	mov	r0, r3
 800869c:	3724      	adds	r7, #36	; 0x24
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr

080086a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80086a6:	b580      	push	{r7, lr}
 80086a8:	b082      	sub	sp, #8
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f7ff ff4c 	bl	800854c <__NVIC_SetPriorityGrouping>
}
 80086b4:	bf00      	nop
 80086b6:	3708      	adds	r7, #8
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	4603      	mov	r3, r0
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
 80086c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80086ca:	2300      	movs	r3, #0
 80086cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80086ce:	f7ff ff61 	bl	8008594 <__NVIC_GetPriorityGrouping>
 80086d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	68b9      	ldr	r1, [r7, #8]
 80086d8:	6978      	ldr	r0, [r7, #20]
 80086da:	f7ff ffb1 	bl	8008640 <NVIC_EncodePriority>
 80086de:	4602      	mov	r2, r0
 80086e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80086e4:	4611      	mov	r1, r2
 80086e6:	4618      	mov	r0, r3
 80086e8:	f7ff ff80 	bl	80085ec <__NVIC_SetPriority>
}
 80086ec:	bf00      	nop
 80086ee:	3718      	adds	r7, #24
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	4603      	mov	r3, r0
 80086fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80086fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008702:	4618      	mov	r0, r3
 8008704:	f7ff ff54 	bl	80085b0 <__NVIC_EnableIRQ>
}
 8008708:	bf00      	nop
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b086      	sub	sp, #24
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008718:	2300      	movs	r3, #0
 800871a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800871c:	f7ff fee8 	bl	80084f0 <HAL_GetTick>
 8008720:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d101      	bne.n	800872c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	e099      	b.n	8008860 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2202      	movs	r2, #2
 8008738:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f022 0201 	bic.w	r2, r2, #1
 800874a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800874c:	e00f      	b.n	800876e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800874e:	f7ff fecf 	bl	80084f0 <HAL_GetTick>
 8008752:	4602      	mov	r2, r0
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	2b05      	cmp	r3, #5
 800875a:	d908      	bls.n	800876e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2220      	movs	r2, #32
 8008760:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2203      	movs	r2, #3
 8008766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800876a:	2303      	movs	r3, #3
 800876c:	e078      	b.n	8008860 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f003 0301 	and.w	r3, r3, #1
 8008778:	2b00      	cmp	r3, #0
 800877a:	d1e8      	bne.n	800874e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008784:	697a      	ldr	r2, [r7, #20]
 8008786:	4b38      	ldr	r3, [pc, #224]	; (8008868 <HAL_DMA_Init+0x158>)
 8008788:	4013      	ands	r3, r2
 800878a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800879a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	699b      	ldr	r3, [r3, #24]
 80087ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a1b      	ldr	r3, [r3, #32]
 80087b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80087ba:	697a      	ldr	r2, [r7, #20]
 80087bc:	4313      	orrs	r3, r2
 80087be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c4:	2b04      	cmp	r3, #4
 80087c6:	d107      	bne.n	80087d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d0:	4313      	orrs	r3, r2
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	f023 0307 	bic.w	r3, r3, #7
 80087ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fe:	2b04      	cmp	r3, #4
 8008800:	d117      	bne.n	8008832 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00e      	beq.n	8008832 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 fa9f 	bl	8008d58 <DMA_CheckFifoParam>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d008      	beq.n	8008832 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2240      	movs	r2, #64	; 0x40
 8008824:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800882e:	2301      	movs	r3, #1
 8008830:	e016      	b.n	8008860 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	697a      	ldr	r2, [r7, #20]
 8008838:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fa56 	bl	8008cec <DMA_CalcBaseAndBitshift>
 8008840:	4603      	mov	r3, r0
 8008842:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008848:	223f      	movs	r2, #63	; 0x3f
 800884a:	409a      	lsls	r2, r3
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3718      	adds	r7, #24
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	f010803f 	.word	0xf010803f

0800886c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b086      	sub	sp, #24
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
 8008878:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800887a:	2300      	movs	r3, #0
 800887c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008882:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800888a:	2b01      	cmp	r3, #1
 800888c:	d101      	bne.n	8008892 <HAL_DMA_Start_IT+0x26>
 800888e:	2302      	movs	r3, #2
 8008890:	e040      	b.n	8008914 <HAL_DMA_Start_IT+0xa8>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d12f      	bne.n	8008906 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2202      	movs	r2, #2
 80088aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	68b9      	ldr	r1, [r7, #8]
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f000 f9e8 	bl	8008c90 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088c4:	223f      	movs	r2, #63	; 0x3f
 80088c6:	409a      	lsls	r2, r3
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f042 0216 	orr.w	r2, r2, #22
 80088da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d007      	beq.n	80088f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f042 0208 	orr.w	r2, r2, #8
 80088f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f042 0201 	orr.w	r2, r2, #1
 8008902:	601a      	str	r2, [r3, #0]
 8008904:	e005      	b.n	8008912 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800890e:	2302      	movs	r3, #2
 8008910:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008912:	7dfb      	ldrb	r3, [r7, #23]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3718      	adds	r7, #24
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800892a:	b2db      	uxtb	r3, r3
 800892c:	2b02      	cmp	r3, #2
 800892e:	d004      	beq.n	800893a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2280      	movs	r2, #128	; 0x80
 8008934:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	e00c      	b.n	8008954 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2205      	movs	r2, #5
 800893e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f022 0201 	bic.w	r2, r2, #1
 8008950:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	4618      	mov	r0, r3
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008968:	2300      	movs	r3, #0
 800896a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800896c:	4b92      	ldr	r3, [pc, #584]	; (8008bb8 <HAL_DMA_IRQHandler+0x258>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a92      	ldr	r2, [pc, #584]	; (8008bbc <HAL_DMA_IRQHandler+0x25c>)
 8008972:	fba2 2303 	umull	r2, r3, r2, r3
 8008976:	0a9b      	lsrs	r3, r3, #10
 8008978:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800897e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800898a:	2208      	movs	r2, #8
 800898c:	409a      	lsls	r2, r3
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	4013      	ands	r3, r2
 8008992:	2b00      	cmp	r3, #0
 8008994:	d01a      	beq.n	80089cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f003 0304 	and.w	r3, r3, #4
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d013      	beq.n	80089cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0204 	bic.w	r2, r2, #4
 80089b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089b8:	2208      	movs	r2, #8
 80089ba:	409a      	lsls	r2, r3
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089c4:	f043 0201 	orr.w	r2, r3, #1
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089d0:	2201      	movs	r2, #1
 80089d2:	409a      	lsls	r2, r3
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4013      	ands	r3, r2
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d012      	beq.n	8008a02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00b      	beq.n	8008a02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089ee:	2201      	movs	r2, #1
 80089f0:	409a      	lsls	r2, r3
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089fa:	f043 0202 	orr.w	r2, r3, #2
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a06:	2204      	movs	r2, #4
 8008a08:	409a      	lsls	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d012      	beq.n	8008a38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f003 0302 	and.w	r3, r3, #2
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d00b      	beq.n	8008a38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a24:	2204      	movs	r2, #4
 8008a26:	409a      	lsls	r2, r3
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a30:	f043 0204 	orr.w	r2, r3, #4
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a3c:	2210      	movs	r2, #16
 8008a3e:	409a      	lsls	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	4013      	ands	r3, r2
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d043      	beq.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f003 0308 	and.w	r3, r3, #8
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d03c      	beq.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a5a:	2210      	movs	r2, #16
 8008a5c:	409a      	lsls	r2, r3
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d018      	beq.n	8008aa2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d108      	bne.n	8008a90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d024      	beq.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	4798      	blx	r3
 8008a8e:	e01f      	b.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d01b      	beq.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	4798      	blx	r3
 8008aa0:	e016      	b.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d107      	bne.n	8008ac0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f022 0208 	bic.w	r2, r2, #8
 8008abe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d003      	beq.n	8008ad0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	409a      	lsls	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	4013      	ands	r3, r2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	f000 808e 	beq.w	8008bfe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f003 0310 	and.w	r3, r3, #16
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 8086 	beq.w	8008bfe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008af6:	2220      	movs	r2, #32
 8008af8:	409a      	lsls	r2, r3
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b05      	cmp	r3, #5
 8008b08:	d136      	bne.n	8008b78 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f022 0216 	bic.w	r2, r2, #22
 8008b18:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	695a      	ldr	r2, [r3, #20]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d103      	bne.n	8008b3a <HAL_DMA_IRQHandler+0x1da>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d007      	beq.n	8008b4a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f022 0208 	bic.w	r2, r2, #8
 8008b48:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b4e:	223f      	movs	r2, #63	; 0x3f
 8008b50:	409a      	lsls	r2, r3
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d07d      	beq.n	8008c6a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	4798      	blx	r3
        }
        return;
 8008b76:	e078      	b.n	8008c6a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d01c      	beq.n	8008bc0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d108      	bne.n	8008ba6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d030      	beq.n	8008bfe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	4798      	blx	r3
 8008ba4:	e02b      	b.n	8008bfe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d027      	beq.n	8008bfe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	4798      	blx	r3
 8008bb6:	e022      	b.n	8008bfe <HAL_DMA_IRQHandler+0x29e>
 8008bb8:	20000cb4 	.word	0x20000cb4
 8008bbc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10f      	bne.n	8008bee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f022 0210 	bic.w	r2, r2, #16
 8008bdc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2201      	movs	r2, #1
 8008bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d003      	beq.n	8008bfe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d032      	beq.n	8008c6c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c0a:	f003 0301 	and.w	r3, r3, #1
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d022      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2205      	movs	r2, #5
 8008c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f022 0201 	bic.w	r2, r2, #1
 8008c28:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	60bb      	str	r3, [r7, #8]
 8008c30:	697a      	ldr	r2, [r7, #20]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d307      	bcc.n	8008c46 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f003 0301 	and.w	r3, r3, #1
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1f2      	bne.n	8008c2a <HAL_DMA_IRQHandler+0x2ca>
 8008c44:	e000      	b.n	8008c48 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008c46:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d005      	beq.n	8008c6c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	4798      	blx	r3
 8008c68:	e000      	b.n	8008c6c <HAL_DMA_IRQHandler+0x30c>
        return;
 8008c6a:	bf00      	nop
    }
  }
}
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop

08008c74 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008c82:	b2db      	uxtb	r3, r3
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
 8008c9c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008cac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	2b40      	cmp	r3, #64	; 0x40
 8008cbc:	d108      	bne.n	8008cd0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008cce:	e007      	b.n	8008ce0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68ba      	ldr	r2, [r7, #8]
 8008cd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	60da      	str	r2, [r3, #12]
}
 8008ce0:	bf00      	nop
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b085      	sub	sp, #20
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	3b10      	subs	r3, #16
 8008cfc:	4a14      	ldr	r2, [pc, #80]	; (8008d50 <DMA_CalcBaseAndBitshift+0x64>)
 8008cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008d02:	091b      	lsrs	r3, r3, #4
 8008d04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008d06:	4a13      	ldr	r2, [pc, #76]	; (8008d54 <DMA_CalcBaseAndBitshift+0x68>)
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d909      	bls.n	8008d2e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008d22:	f023 0303 	bic.w	r3, r3, #3
 8008d26:	1d1a      	adds	r2, r3, #4
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	659a      	str	r2, [r3, #88]	; 0x58
 8008d2c:	e007      	b.n	8008d3e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008d36:	f023 0303 	bic.w	r3, r3, #3
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3714      	adds	r7, #20
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	aaaaaaab 	.word	0xaaaaaaab
 8008d54:	08019000 	.word	0x08019000

08008d58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d60:	2300      	movs	r3, #0
 8008d62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d11f      	bne.n	8008db2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	2b03      	cmp	r3, #3
 8008d76:	d855      	bhi.n	8008e24 <DMA_CheckFifoParam+0xcc>
 8008d78:	a201      	add	r2, pc, #4	; (adr r2, 8008d80 <DMA_CheckFifoParam+0x28>)
 8008d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d7e:	bf00      	nop
 8008d80:	08008d91 	.word	0x08008d91
 8008d84:	08008da3 	.word	0x08008da3
 8008d88:	08008d91 	.word	0x08008d91
 8008d8c:	08008e25 	.word	0x08008e25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d045      	beq.n	8008e28 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008da0:	e042      	b.n	8008e28 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008daa:	d13f      	bne.n	8008e2c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008db0:	e03c      	b.n	8008e2c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	699b      	ldr	r3, [r3, #24]
 8008db6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dba:	d121      	bne.n	8008e00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	2b03      	cmp	r3, #3
 8008dc0:	d836      	bhi.n	8008e30 <DMA_CheckFifoParam+0xd8>
 8008dc2:	a201      	add	r2, pc, #4	; (adr r2, 8008dc8 <DMA_CheckFifoParam+0x70>)
 8008dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc8:	08008dd9 	.word	0x08008dd9
 8008dcc:	08008ddf 	.word	0x08008ddf
 8008dd0:	08008dd9 	.word	0x08008dd9
 8008dd4:	08008df1 	.word	0x08008df1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008dd8:	2301      	movs	r3, #1
 8008dda:	73fb      	strb	r3, [r7, #15]
      break;
 8008ddc:	e02f      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d024      	beq.n	8008e34 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008dee:	e021      	b.n	8008e34 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008df8:	d11e      	bne.n	8008e38 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008dfe:	e01b      	b.n	8008e38 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d902      	bls.n	8008e0c <DMA_CheckFifoParam+0xb4>
 8008e06:	2b03      	cmp	r3, #3
 8008e08:	d003      	beq.n	8008e12 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008e0a:	e018      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e10:	e015      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00e      	beq.n	8008e3c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	73fb      	strb	r3, [r7, #15]
      break;
 8008e22:	e00b      	b.n	8008e3c <DMA_CheckFifoParam+0xe4>
      break;
 8008e24:	bf00      	nop
 8008e26:	e00a      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      break;
 8008e28:	bf00      	nop
 8008e2a:	e008      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      break;
 8008e2c:	bf00      	nop
 8008e2e:	e006      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      break;
 8008e30:	bf00      	nop
 8008e32:	e004      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      break;
 8008e34:	bf00      	nop
 8008e36:	e002      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      break;   
 8008e38:	bf00      	nop
 8008e3a:	e000      	b.n	8008e3e <DMA_CheckFifoParam+0xe6>
      break;
 8008e3c:	bf00      	nop
    }
  } 
  
  return status; 
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3714      	adds	r7, #20
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b089      	sub	sp, #36	; 0x24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008e56:	2300      	movs	r3, #0
 8008e58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e62:	2300      	movs	r3, #0
 8008e64:	61fb      	str	r3, [r7, #28]
 8008e66:	e16b      	b.n	8009140 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008e68:	2201      	movs	r2, #1
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	4013      	ands	r3, r2
 8008e7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008e7c:	693a      	ldr	r2, [r7, #16]
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	f040 815a 	bne.w	800913a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d00b      	beq.n	8008ea6 <HAL_GPIO_Init+0x5a>
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	d007      	beq.n	8008ea6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008e9a:	2b11      	cmp	r3, #17
 8008e9c:	d003      	beq.n	8008ea6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	2b12      	cmp	r3, #18
 8008ea4:	d130      	bne.n	8008f08 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008eac:	69fb      	ldr	r3, [r7, #28]
 8008eae:	005b      	lsls	r3, r3, #1
 8008eb0:	2203      	movs	r2, #3
 8008eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008eb6:	43db      	mvns	r3, r3
 8008eb8:	69ba      	ldr	r2, [r7, #24]
 8008eba:	4013      	ands	r3, r2
 8008ebc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	68da      	ldr	r2, [r3, #12]
 8008ec2:	69fb      	ldr	r3, [r7, #28]
 8008ec4:	005b      	lsls	r3, r3, #1
 8008ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eca:	69ba      	ldr	r2, [r7, #24]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	69ba      	ldr	r2, [r7, #24]
 8008ed4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008edc:	2201      	movs	r2, #1
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee4:	43db      	mvns	r3, r3
 8008ee6:	69ba      	ldr	r2, [r7, #24]
 8008ee8:	4013      	ands	r3, r2
 8008eea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	091b      	lsrs	r3, r3, #4
 8008ef2:	f003 0201 	and.w	r2, r3, #1
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8008efc:	69ba      	ldr	r2, [r7, #24]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	69ba      	ldr	r2, [r7, #24]
 8008f06:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008f0e:	69fb      	ldr	r3, [r7, #28]
 8008f10:	005b      	lsls	r3, r3, #1
 8008f12:	2203      	movs	r2, #3
 8008f14:	fa02 f303 	lsl.w	r3, r2, r3
 8008f18:	43db      	mvns	r3, r3
 8008f1a:	69ba      	ldr	r2, [r7, #24]
 8008f1c:	4013      	ands	r3, r2
 8008f1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	689a      	ldr	r2, [r3, #8]
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	005b      	lsls	r3, r3, #1
 8008f28:	fa02 f303 	lsl.w	r3, r2, r3
 8008f2c:	69ba      	ldr	r2, [r7, #24]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	69ba      	ldr	r2, [r7, #24]
 8008f36:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d003      	beq.n	8008f48 <HAL_GPIO_Init+0xfc>
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	685b      	ldr	r3, [r3, #4]
 8008f44:	2b12      	cmp	r3, #18
 8008f46:	d123      	bne.n	8008f90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	08da      	lsrs	r2, r3, #3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	3208      	adds	r2, #8
 8008f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	f003 0307 	and.w	r3, r3, #7
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	220f      	movs	r2, #15
 8008f60:	fa02 f303 	lsl.w	r3, r2, r3
 8008f64:	43db      	mvns	r3, r3
 8008f66:	69ba      	ldr	r2, [r7, #24]
 8008f68:	4013      	ands	r3, r2
 8008f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	691a      	ldr	r2, [r3, #16]
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	f003 0307 	and.w	r3, r3, #7
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	fa02 f303 	lsl.w	r3, r2, r3
 8008f7c:	69ba      	ldr	r2, [r7, #24]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008f82:	69fb      	ldr	r3, [r7, #28]
 8008f84:	08da      	lsrs	r2, r3, #3
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	3208      	adds	r2, #8
 8008f8a:	69b9      	ldr	r1, [r7, #24]
 8008f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	005b      	lsls	r3, r3, #1
 8008f9a:	2203      	movs	r2, #3
 8008f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa0:	43db      	mvns	r3, r3
 8008fa2:	69ba      	ldr	r2, [r7, #24]
 8008fa4:	4013      	ands	r3, r2
 8008fa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	f003 0203 	and.w	r2, r3, #3
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	005b      	lsls	r3, r3, #1
 8008fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fb8:	69ba      	ldr	r2, [r7, #24]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	69ba      	ldr	r2, [r7, #24]
 8008fc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 80b4 	beq.w	800913a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	60fb      	str	r3, [r7, #12]
 8008fd6:	4b5f      	ldr	r3, [pc, #380]	; (8009154 <HAL_GPIO_Init+0x308>)
 8008fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fda:	4a5e      	ldr	r2, [pc, #376]	; (8009154 <HAL_GPIO_Init+0x308>)
 8008fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8008fe2:	4b5c      	ldr	r3, [pc, #368]	; (8009154 <HAL_GPIO_Init+0x308>)
 8008fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fea:	60fb      	str	r3, [r7, #12]
 8008fec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008fee:	4a5a      	ldr	r2, [pc, #360]	; (8009158 <HAL_GPIO_Init+0x30c>)
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	089b      	lsrs	r3, r3, #2
 8008ff4:	3302      	adds	r3, #2
 8008ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	f003 0303 	and.w	r3, r3, #3
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	220f      	movs	r2, #15
 8009006:	fa02 f303 	lsl.w	r3, r2, r3
 800900a:	43db      	mvns	r3, r3
 800900c:	69ba      	ldr	r2, [r7, #24]
 800900e:	4013      	ands	r3, r2
 8009010:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4a51      	ldr	r2, [pc, #324]	; (800915c <HAL_GPIO_Init+0x310>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d02b      	beq.n	8009072 <HAL_GPIO_Init+0x226>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a50      	ldr	r2, [pc, #320]	; (8009160 <HAL_GPIO_Init+0x314>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d025      	beq.n	800906e <HAL_GPIO_Init+0x222>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a4f      	ldr	r2, [pc, #316]	; (8009164 <HAL_GPIO_Init+0x318>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d01f      	beq.n	800906a <HAL_GPIO_Init+0x21e>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	4a4e      	ldr	r2, [pc, #312]	; (8009168 <HAL_GPIO_Init+0x31c>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d019      	beq.n	8009066 <HAL_GPIO_Init+0x21a>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	4a4d      	ldr	r2, [pc, #308]	; (800916c <HAL_GPIO_Init+0x320>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d013      	beq.n	8009062 <HAL_GPIO_Init+0x216>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	4a4c      	ldr	r2, [pc, #304]	; (8009170 <HAL_GPIO_Init+0x324>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d00d      	beq.n	800905e <HAL_GPIO_Init+0x212>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	4a4b      	ldr	r2, [pc, #300]	; (8009174 <HAL_GPIO_Init+0x328>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d007      	beq.n	800905a <HAL_GPIO_Init+0x20e>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4a4a      	ldr	r2, [pc, #296]	; (8009178 <HAL_GPIO_Init+0x32c>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d101      	bne.n	8009056 <HAL_GPIO_Init+0x20a>
 8009052:	2307      	movs	r3, #7
 8009054:	e00e      	b.n	8009074 <HAL_GPIO_Init+0x228>
 8009056:	2308      	movs	r3, #8
 8009058:	e00c      	b.n	8009074 <HAL_GPIO_Init+0x228>
 800905a:	2306      	movs	r3, #6
 800905c:	e00a      	b.n	8009074 <HAL_GPIO_Init+0x228>
 800905e:	2305      	movs	r3, #5
 8009060:	e008      	b.n	8009074 <HAL_GPIO_Init+0x228>
 8009062:	2304      	movs	r3, #4
 8009064:	e006      	b.n	8009074 <HAL_GPIO_Init+0x228>
 8009066:	2303      	movs	r3, #3
 8009068:	e004      	b.n	8009074 <HAL_GPIO_Init+0x228>
 800906a:	2302      	movs	r3, #2
 800906c:	e002      	b.n	8009074 <HAL_GPIO_Init+0x228>
 800906e:	2301      	movs	r3, #1
 8009070:	e000      	b.n	8009074 <HAL_GPIO_Init+0x228>
 8009072:	2300      	movs	r3, #0
 8009074:	69fa      	ldr	r2, [r7, #28]
 8009076:	f002 0203 	and.w	r2, r2, #3
 800907a:	0092      	lsls	r2, r2, #2
 800907c:	4093      	lsls	r3, r2
 800907e:	69ba      	ldr	r2, [r7, #24]
 8009080:	4313      	orrs	r3, r2
 8009082:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009084:	4934      	ldr	r1, [pc, #208]	; (8009158 <HAL_GPIO_Init+0x30c>)
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	089b      	lsrs	r3, r3, #2
 800908a:	3302      	adds	r3, #2
 800908c:	69ba      	ldr	r2, [r7, #24]
 800908e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009092:	4b3a      	ldr	r3, [pc, #232]	; (800917c <HAL_GPIO_Init+0x330>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	43db      	mvns	r3, r3
 800909c:	69ba      	ldr	r2, [r7, #24]
 800909e:	4013      	ands	r3, r2
 80090a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d003      	beq.n	80090b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80090ae:	69ba      	ldr	r2, [r7, #24]
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	4313      	orrs	r3, r2
 80090b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80090b6:	4a31      	ldr	r2, [pc, #196]	; (800917c <HAL_GPIO_Init+0x330>)
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80090bc:	4b2f      	ldr	r3, [pc, #188]	; (800917c <HAL_GPIO_Init+0x330>)
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	43db      	mvns	r3, r3
 80090c6:	69ba      	ldr	r2, [r7, #24]
 80090c8:	4013      	ands	r3, r2
 80090ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d003      	beq.n	80090e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80090d8:	69ba      	ldr	r2, [r7, #24]
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	4313      	orrs	r3, r2
 80090de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80090e0:	4a26      	ldr	r2, [pc, #152]	; (800917c <HAL_GPIO_Init+0x330>)
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80090e6:	4b25      	ldr	r3, [pc, #148]	; (800917c <HAL_GPIO_Init+0x330>)
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	43db      	mvns	r3, r3
 80090f0:	69ba      	ldr	r2, [r7, #24]
 80090f2:	4013      	ands	r3, r2
 80090f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d003      	beq.n	800910a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8009102:	69ba      	ldr	r2, [r7, #24]
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	4313      	orrs	r3, r2
 8009108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800910a:	4a1c      	ldr	r2, [pc, #112]	; (800917c <HAL_GPIO_Init+0x330>)
 800910c:	69bb      	ldr	r3, [r7, #24]
 800910e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009110:	4b1a      	ldr	r3, [pc, #104]	; (800917c <HAL_GPIO_Init+0x330>)
 8009112:	68db      	ldr	r3, [r3, #12]
 8009114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	43db      	mvns	r3, r3
 800911a:	69ba      	ldr	r2, [r7, #24]
 800911c:	4013      	ands	r3, r2
 800911e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009128:	2b00      	cmp	r3, #0
 800912a:	d003      	beq.n	8009134 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800912c:	69ba      	ldr	r2, [r7, #24]
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	4313      	orrs	r3, r2
 8009132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009134:	4a11      	ldr	r2, [pc, #68]	; (800917c <HAL_GPIO_Init+0x330>)
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	3301      	adds	r3, #1
 800913e:	61fb      	str	r3, [r7, #28]
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	2b0f      	cmp	r3, #15
 8009144:	f67f ae90 	bls.w	8008e68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009148:	bf00      	nop
 800914a:	3724      	adds	r7, #36	; 0x24
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	40023800 	.word	0x40023800
 8009158:	40013800 	.word	0x40013800
 800915c:	40020000 	.word	0x40020000
 8009160:	40020400 	.word	0x40020400
 8009164:	40020800 	.word	0x40020800
 8009168:	40020c00 	.word	0x40020c00
 800916c:	40021000 	.word	0x40021000
 8009170:	40021400 	.word	0x40021400
 8009174:	40021800 	.word	0x40021800
 8009178:	40021c00 	.word	0x40021c00
 800917c:	40013c00 	.word	0x40013c00

08009180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	460b      	mov	r3, r1
 800918a:	807b      	strh	r3, [r7, #2]
 800918c:	4613      	mov	r3, r2
 800918e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009190:	787b      	ldrb	r3, [r7, #1]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d003      	beq.n	800919e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009196:	887a      	ldrh	r2, [r7, #2]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800919c:	e003      	b.n	80091a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800919e:	887b      	ldrh	r3, [r7, #2]
 80091a0:	041a      	lsls	r2, r3, #16
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	619a      	str	r2, [r3, #24]
}
 80091a6:	bf00      	nop
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr
	...

080091b4 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d101      	bne.n	80091ca <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	e043      	b.n	8009252 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80091d0:	b2db      	uxtb	r3, r3
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d106      	bne.n	80091e4 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hnor->MspInitCallback(hnor);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f7f9 fc9a 	bl	8002b18 <HAL_NOR_MspInit>
#endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	3308      	adds	r3, #8
 80091ec:	4619      	mov	r1, r3
 80091ee:	4610      	mov	r0, r2
 80091f0:	f003 f810 	bl	800c214 <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	6818      	ldr	r0, [r3, #0]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	461a      	mov	r2, r3
 80091fe:	68b9      	ldr	r1, [r7, #8]
 8009200:	f003 f85a 	bl	800c2b8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6858      	ldr	r0, [r3, #4]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	689a      	ldr	r2, [r3, #8]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009210:	6879      	ldr	r1, [r7, #4]
 8009212:	f003 f88f 	bl	800c334 <FSMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	6892      	ldr	r2, [r2, #8]
 800921e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68fa      	ldr	r2, [r7, #12]
 8009228:	6892      	ldr	r2, [r2, #8]
 800922a:	f041 0101 	orr.w	r1, r1, #1
 800922e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	695b      	ldr	r3, [r3, #20]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d103      	bne.n	8009242 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 800923a:	4b08      	ldr	r3, [pc, #32]	; (800925c <HAL_NOR_Init+0xa8>)
 800923c:	2200      	movs	r2, #0
 800923e:	601a      	str	r2, [r3, #0]
 8009240:	e002      	b.n	8009248 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8009242:	4b06      	ldr	r3, [pc, #24]	; (800925c <HAL_NOR_Init+0xa8>)
 8009244:	2201      	movs	r2, #1
 8009246:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	20001480 	.word	0x20001480

08009260 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009262:	b08f      	sub	sp, #60	; 0x3c
 8009264:	af0a      	add	r7, sp, #40	; 0x28
 8009266:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d101      	bne.n	8009272 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e10f      	b.n	8009492 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b00      	cmp	r3, #0
 8009282:	d106      	bne.n	8009292 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f009 fa75 	bl	801277c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2203      	movs	r2, #3
 8009296:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800929e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d102      	bne.n	80092ac <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4618      	mov	r0, r3
 80092b2:	f003 f994 	bl	800c5de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	603b      	str	r3, [r7, #0]
 80092bc:	687e      	ldr	r6, [r7, #4]
 80092be:	466d      	mov	r5, sp
 80092c0:	f106 0410 	add.w	r4, r6, #16
 80092c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80092c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80092c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80092ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80092cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80092d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80092d4:	1d33      	adds	r3, r6, #4
 80092d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80092d8:	6838      	ldr	r0, [r7, #0]
 80092da:	f003 f86b 	bl	800c3b4 <USB_CoreInit>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d005      	beq.n	80092f0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2202      	movs	r2, #2
 80092e8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e0d0      	b.n	8009492 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2100      	movs	r1, #0
 80092f6:	4618      	mov	r0, r3
 80092f8:	f003 f982 	bl	800c600 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092fc:	2300      	movs	r3, #0
 80092fe:	73fb      	strb	r3, [r7, #15]
 8009300:	e04a      	b.n	8009398 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009302:	7bfa      	ldrb	r2, [r7, #15]
 8009304:	6879      	ldr	r1, [r7, #4]
 8009306:	4613      	mov	r3, r2
 8009308:	00db      	lsls	r3, r3, #3
 800930a:	1a9b      	subs	r3, r3, r2
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	440b      	add	r3, r1
 8009310:	333d      	adds	r3, #61	; 0x3d
 8009312:	2201      	movs	r2, #1
 8009314:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009316:	7bfa      	ldrb	r2, [r7, #15]
 8009318:	6879      	ldr	r1, [r7, #4]
 800931a:	4613      	mov	r3, r2
 800931c:	00db      	lsls	r3, r3, #3
 800931e:	1a9b      	subs	r3, r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	440b      	add	r3, r1
 8009324:	333c      	adds	r3, #60	; 0x3c
 8009326:	7bfa      	ldrb	r2, [r7, #15]
 8009328:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800932a:	7bfa      	ldrb	r2, [r7, #15]
 800932c:	7bfb      	ldrb	r3, [r7, #15]
 800932e:	b298      	uxth	r0, r3
 8009330:	6879      	ldr	r1, [r7, #4]
 8009332:	4613      	mov	r3, r2
 8009334:	00db      	lsls	r3, r3, #3
 8009336:	1a9b      	subs	r3, r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	440b      	add	r3, r1
 800933c:	3342      	adds	r3, #66	; 0x42
 800933e:	4602      	mov	r2, r0
 8009340:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009342:	7bfa      	ldrb	r2, [r7, #15]
 8009344:	6879      	ldr	r1, [r7, #4]
 8009346:	4613      	mov	r3, r2
 8009348:	00db      	lsls	r3, r3, #3
 800934a:	1a9b      	subs	r3, r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	440b      	add	r3, r1
 8009350:	333f      	adds	r3, #63	; 0x3f
 8009352:	2200      	movs	r2, #0
 8009354:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009356:	7bfa      	ldrb	r2, [r7, #15]
 8009358:	6879      	ldr	r1, [r7, #4]
 800935a:	4613      	mov	r3, r2
 800935c:	00db      	lsls	r3, r3, #3
 800935e:	1a9b      	subs	r3, r3, r2
 8009360:	009b      	lsls	r3, r3, #2
 8009362:	440b      	add	r3, r1
 8009364:	3344      	adds	r3, #68	; 0x44
 8009366:	2200      	movs	r2, #0
 8009368:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800936a:	7bfa      	ldrb	r2, [r7, #15]
 800936c:	6879      	ldr	r1, [r7, #4]
 800936e:	4613      	mov	r3, r2
 8009370:	00db      	lsls	r3, r3, #3
 8009372:	1a9b      	subs	r3, r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	440b      	add	r3, r1
 8009378:	3348      	adds	r3, #72	; 0x48
 800937a:	2200      	movs	r2, #0
 800937c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800937e:	7bfa      	ldrb	r2, [r7, #15]
 8009380:	6879      	ldr	r1, [r7, #4]
 8009382:	4613      	mov	r3, r2
 8009384:	00db      	lsls	r3, r3, #3
 8009386:	1a9b      	subs	r3, r3, r2
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	440b      	add	r3, r1
 800938c:	3350      	adds	r3, #80	; 0x50
 800938e:	2200      	movs	r2, #0
 8009390:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009392:	7bfb      	ldrb	r3, [r7, #15]
 8009394:	3301      	adds	r3, #1
 8009396:	73fb      	strb	r3, [r7, #15]
 8009398:	7bfa      	ldrb	r2, [r7, #15]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	429a      	cmp	r2, r3
 80093a0:	d3af      	bcc.n	8009302 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093a2:	2300      	movs	r3, #0
 80093a4:	73fb      	strb	r3, [r7, #15]
 80093a6:	e044      	b.n	8009432 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80093a8:	7bfa      	ldrb	r2, [r7, #15]
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	4613      	mov	r3, r2
 80093ae:	00db      	lsls	r3, r3, #3
 80093b0:	1a9b      	subs	r3, r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	440b      	add	r3, r1
 80093b6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80093ba:	2200      	movs	r2, #0
 80093bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80093be:	7bfa      	ldrb	r2, [r7, #15]
 80093c0:	6879      	ldr	r1, [r7, #4]
 80093c2:	4613      	mov	r3, r2
 80093c4:	00db      	lsls	r3, r3, #3
 80093c6:	1a9b      	subs	r3, r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	440b      	add	r3, r1
 80093cc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80093d0:	7bfa      	ldrb	r2, [r7, #15]
 80093d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80093d4:	7bfa      	ldrb	r2, [r7, #15]
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	4613      	mov	r3, r2
 80093da:	00db      	lsls	r3, r3, #3
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	440b      	add	r3, r1
 80093e2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80093e6:	2200      	movs	r2, #0
 80093e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80093ea:	7bfa      	ldrb	r2, [r7, #15]
 80093ec:	6879      	ldr	r1, [r7, #4]
 80093ee:	4613      	mov	r3, r2
 80093f0:	00db      	lsls	r3, r3, #3
 80093f2:	1a9b      	subs	r3, r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	440b      	add	r3, r1
 80093f8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80093fc:	2200      	movs	r2, #0
 80093fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009400:	7bfa      	ldrb	r2, [r7, #15]
 8009402:	6879      	ldr	r1, [r7, #4]
 8009404:	4613      	mov	r3, r2
 8009406:	00db      	lsls	r3, r3, #3
 8009408:	1a9b      	subs	r3, r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	440b      	add	r3, r1
 800940e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009412:	2200      	movs	r2, #0
 8009414:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009416:	7bfa      	ldrb	r2, [r7, #15]
 8009418:	6879      	ldr	r1, [r7, #4]
 800941a:	4613      	mov	r3, r2
 800941c:	00db      	lsls	r3, r3, #3
 800941e:	1a9b      	subs	r3, r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	440b      	add	r3, r1
 8009424:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009428:	2200      	movs	r2, #0
 800942a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800942c:	7bfb      	ldrb	r3, [r7, #15]
 800942e:	3301      	adds	r3, #1
 8009430:	73fb      	strb	r3, [r7, #15]
 8009432:	7bfa      	ldrb	r2, [r7, #15]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	429a      	cmp	r2, r3
 800943a:	d3b5      	bcc.n	80093a8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	603b      	str	r3, [r7, #0]
 8009442:	687e      	ldr	r6, [r7, #4]
 8009444:	466d      	mov	r5, sp
 8009446:	f106 0410 	add.w	r4, r6, #16
 800944a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800944c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800944e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009450:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009452:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009456:	e885 0003 	stmia.w	r5, {r0, r1}
 800945a:	1d33      	adds	r3, r6, #4
 800945c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800945e:	6838      	ldr	r0, [r7, #0]
 8009460:	f003 f8f8 	bl	800c654 <USB_DevInit>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d005      	beq.n	8009476 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2202      	movs	r2, #2
 800946e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e00d      	b.n	8009492 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2201      	movs	r2, #1
 8009482:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4618      	mov	r0, r3
 800948c:	f004 f8ed 	bl	800d66a <USB_DevDisconnect>

  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3714      	adds	r7, #20
 8009496:	46bd      	mov	sp, r7
 8009498:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800949a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800949a:	b580      	push	{r7, lr}
 800949c:	b084      	sub	sp, #16
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d101      	bne.n	80094b6 <HAL_PCD_Start+0x1c>
 80094b2:	2302      	movs	r3, #2
 80094b4:	e020      	b.n	80094f8 <HAL_PCD_Start+0x5e>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2201      	movs	r2, #1
 80094ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d109      	bne.n	80094da <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d005      	beq.n	80094da <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4618      	mov	r0, r3
 80094e0:	f004 f8ab 	bl	800d63a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4618      	mov	r0, r3
 80094ea:	f003 f867 	bl	800c5bc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80094f6:	2300      	movs	r3, #0
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3710      	adds	r7, #16
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009500:	b590      	push	{r4, r7, lr}
 8009502:	b08d      	sub	sp, #52	; 0x34
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800950e:	6a3b      	ldr	r3, [r7, #32]
 8009510:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4618      	mov	r0, r3
 8009518:	f004 f952 	bl	800d7c0 <USB_GetMode>
 800951c:	4603      	mov	r3, r0
 800951e:	2b00      	cmp	r3, #0
 8009520:	f040 838e 	bne.w	8009c40 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4618      	mov	r0, r3
 800952a:	f004 f8b6 	bl	800d69a <USB_ReadInterrupts>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	f000 8384 	beq.w	8009c3e <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4618      	mov	r0, r3
 800953c:	f004 f8ad 	bl	800d69a <USB_ReadInterrupts>
 8009540:	4603      	mov	r3, r0
 8009542:	f003 0302 	and.w	r3, r3, #2
 8009546:	2b02      	cmp	r3, #2
 8009548:	d107      	bne.n	800955a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	695a      	ldr	r2, [r3, #20]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f002 0202 	and.w	r2, r2, #2
 8009558:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4618      	mov	r0, r3
 8009560:	f004 f89b 	bl	800d69a <USB_ReadInterrupts>
 8009564:	4603      	mov	r3, r0
 8009566:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800956a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800956e:	d17b      	bne.n	8009668 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8009570:	2300      	movs	r3, #0
 8009572:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4618      	mov	r0, r3
 800957a:	f004 f8a1 	bl	800d6c0 <USB_ReadDevAllOutEpInterrupt>
 800957e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009580:	e06f      	b.n	8009662 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009584:	f003 0301 	and.w	r3, r3, #1
 8009588:	2b00      	cmp	r3, #0
 800958a:	d064      	beq.n	8009656 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009592:	b2d2      	uxtb	r2, r2
 8009594:	4611      	mov	r1, r2
 8009596:	4618      	mov	r0, r3
 8009598:	f004 f8c6 	bl	800d728 <USB_ReadDevOutEPInterrupt>
 800959c:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	f003 0301 	and.w	r3, r3, #1
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00c      	beq.n	80095c2 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80095a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095aa:	015a      	lsls	r2, r3, #5
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	4413      	add	r3, r2
 80095b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b4:	461a      	mov	r2, r3
 80095b6:	2301      	movs	r3, #1
 80095b8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80095ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fe0d 	bl	800a1dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	f003 0308 	and.w	r3, r3, #8
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d00c      	beq.n	80095e6 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80095cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f000 ff0c 	bl	800a3ec <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80095d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d6:	015a      	lsls	r2, r3, #5
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	4413      	add	r3, r2
 80095dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095e0:	461a      	mov	r2, r3
 80095e2:	2308      	movs	r3, #8
 80095e4:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	f003 0310 	and.w	r3, r3, #16
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d008      	beq.n	8009602 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80095f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f2:	015a      	lsls	r2, r3, #5
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	4413      	add	r3, r2
 80095f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095fc:	461a      	mov	r2, r3
 80095fe:	2310      	movs	r3, #16
 8009600:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	f003 0320 	and.w	r3, r3, #32
 8009608:	2b00      	cmp	r3, #0
 800960a:	d015      	beq.n	8009638 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	691b      	ldr	r3, [r3, #16]
 8009610:	2b01      	cmp	r3, #1
 8009612:	d108      	bne.n	8009626 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6818      	ldr	r0, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800961e:	461a      	mov	r2, r3
 8009620:	2101      	movs	r1, #1
 8009622:	f004 f911 	bl	800d848 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009628:	015a      	lsls	r2, r3, #5
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	4413      	add	r3, r2
 800962e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009632:	461a      	mov	r2, r3
 8009634:	2320      	movs	r3, #32
 8009636:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800963e:	2b00      	cmp	r3, #0
 8009640:	d009      	beq.n	8009656 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009644:	015a      	lsls	r2, r3, #5
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	4413      	add	r3, r2
 800964a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800964e:	461a      	mov	r2, r3
 8009650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009654:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009658:	3301      	adds	r3, #1
 800965a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800965c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800965e:	085b      	lsrs	r3, r3, #1
 8009660:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009664:	2b00      	cmp	r3, #0
 8009666:	d18c      	bne.n	8009582 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	4618      	mov	r0, r3
 800966e:	f004 f814 	bl	800d69a <USB_ReadInterrupts>
 8009672:	4603      	mov	r3, r0
 8009674:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009678:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800967c:	f040 80c4 	bne.w	8009808 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4618      	mov	r0, r3
 8009686:	f004 f835 	bl	800d6f4 <USB_ReadDevAllInEpInterrupt>
 800968a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800968c:	2300      	movs	r3, #0
 800968e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009690:	e0b6      	b.n	8009800 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009694:	f003 0301 	and.w	r3, r3, #1
 8009698:	2b00      	cmp	r3, #0
 800969a:	f000 80ab 	beq.w	80097f4 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096a4:	b2d2      	uxtb	r2, r2
 80096a6:	4611      	mov	r1, r2
 80096a8:	4618      	mov	r0, r3
 80096aa:	f004 f85b 	bl	800d764 <USB_ReadDevInEPInterrupt>
 80096ae:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80096b0:	69bb      	ldr	r3, [r7, #24]
 80096b2:	f003 0301 	and.w	r3, r3, #1
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d05b      	beq.n	8009772 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80096ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096bc:	f003 030f 	and.w	r3, r3, #15
 80096c0:	2201      	movs	r2, #1
 80096c2:	fa02 f303 	lsl.w	r3, r2, r3
 80096c6:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	43db      	mvns	r3, r3
 80096d4:	69f9      	ldr	r1, [r7, #28]
 80096d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80096da:	4013      	ands	r3, r2
 80096dc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80096de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e0:	015a      	lsls	r2, r3, #5
 80096e2:	69fb      	ldr	r3, [r7, #28]
 80096e4:	4413      	add	r3, r2
 80096e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ea:	461a      	mov	r2, r3
 80096ec:	2301      	movs	r3, #1
 80096ee:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d11b      	bne.n	8009730 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80096f8:	6879      	ldr	r1, [r7, #4]
 80096fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096fc:	4613      	mov	r3, r2
 80096fe:	00db      	lsls	r3, r3, #3
 8009700:	1a9b      	subs	r3, r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	440b      	add	r3, r1
 8009706:	3348      	adds	r3, #72	; 0x48
 8009708:	6819      	ldr	r1, [r3, #0]
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800970e:	4613      	mov	r3, r2
 8009710:	00db      	lsls	r3, r3, #3
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	4403      	add	r3, r0
 8009718:	3344      	adds	r3, #68	; 0x44
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4419      	add	r1, r3
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009722:	4613      	mov	r3, r2
 8009724:	00db      	lsls	r3, r3, #3
 8009726:	1a9b      	subs	r3, r3, r2
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	4403      	add	r3, r0
 800972c:	3348      	adds	r3, #72	; 0x48
 800972e:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009732:	b2db      	uxtb	r3, r3
 8009734:	4619      	mov	r1, r3
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f009 f8a1 	bl	801287e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	2b01      	cmp	r3, #1
 8009742:	d116      	bne.n	8009772 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009746:	2b00      	cmp	r3, #0
 8009748:	d113      	bne.n	8009772 <HAL_PCD_IRQHandler+0x272>
 800974a:	6879      	ldr	r1, [r7, #4]
 800974c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800974e:	4613      	mov	r3, r2
 8009750:	00db      	lsls	r3, r3, #3
 8009752:	1a9b      	subs	r3, r3, r2
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	440b      	add	r3, r1
 8009758:	3350      	adds	r3, #80	; 0x50
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d108      	bne.n	8009772 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6818      	ldr	r0, [r3, #0]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800976a:	461a      	mov	r2, r3
 800976c:	2101      	movs	r1, #1
 800976e:	f004 f86b 	bl	800d848 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	f003 0308 	and.w	r3, r3, #8
 8009778:	2b00      	cmp	r3, #0
 800977a:	d008      	beq.n	800978e <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800977c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009788:	461a      	mov	r2, r3
 800978a:	2308      	movs	r3, #8
 800978c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	f003 0310 	and.w	r3, r3, #16
 8009794:	2b00      	cmp	r3, #0
 8009796:	d008      	beq.n	80097aa <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979a:	015a      	lsls	r2, r3, #5
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	4413      	add	r3, r2
 80097a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097a4:	461a      	mov	r2, r3
 80097a6:	2310      	movs	r3, #16
 80097a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d008      	beq.n	80097c6 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80097b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b6:	015a      	lsls	r2, r3, #5
 80097b8:	69fb      	ldr	r3, [r7, #28]
 80097ba:	4413      	add	r3, r2
 80097bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097c0:	461a      	mov	r2, r3
 80097c2:	2340      	movs	r3, #64	; 0x40
 80097c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	f003 0302 	and.w	r3, r3, #2
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d008      	beq.n	80097e2 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80097d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d2:	015a      	lsls	r2, r3, #5
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	4413      	add	r3, r2
 80097d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097dc:	461a      	mov	r2, r3
 80097de:	2302      	movs	r3, #2
 80097e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d003      	beq.n	80097f4 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80097ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 fc67 	bl	800a0c2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80097f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f6:	3301      	adds	r3, #1
 80097f8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80097fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fc:	085b      	lsrs	r3, r3, #1
 80097fe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009802:	2b00      	cmp	r3, #0
 8009804:	f47f af45 	bne.w	8009692 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4618      	mov	r0, r3
 800980e:	f003 ff44 	bl	800d69a <USB_ReadInterrupts>
 8009812:	4603      	mov	r3, r0
 8009814:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009818:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800981c:	d122      	bne.n	8009864 <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	69fa      	ldr	r2, [r7, #28]
 8009828:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800982c:	f023 0301 	bic.w	r3, r3, #1
 8009830:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8009838:	2b01      	cmp	r3, #1
 800983a:	d108      	bne.n	800984e <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009844:	2100      	movs	r1, #0
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fe88 	bl	800a55c <HAL_PCDEx_LPM_Callback>
 800984c:	e002      	b.n	8009854 <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f009 f88c 	bl	801296c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	695a      	ldr	r2, [r3, #20]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009862:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4618      	mov	r0, r3
 800986a:	f003 ff16 	bl	800d69a <USB_ReadInterrupts>
 800986e:	4603      	mov	r3, r0
 8009870:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009874:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009878:	d112      	bne.n	80098a0 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	f003 0301 	and.w	r3, r3, #1
 8009886:	2b01      	cmp	r3, #1
 8009888:	d102      	bne.n	8009890 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f009 f848 	bl	8012920 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	695a      	ldr	r2, [r3, #20]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800989e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4618      	mov	r0, r3
 80098a6:	f003 fef8 	bl	800d69a <USB_ReadInterrupts>
 80098aa:	4603      	mov	r3, r0
 80098ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80098b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098b4:	f040 80a7 	bne.w	8009a06 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	69fa      	ldr	r2, [r7, #28]
 80098c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80098c6:	f023 0301 	bic.w	r3, r3, #1
 80098ca:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	2110      	movs	r1, #16
 80098d2:	4618      	mov	r0, r3
 80098d4:	f003 f830 	bl	800c938 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098d8:	2300      	movs	r3, #0
 80098da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80098dc:	e036      	b.n	800994c <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80098de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098e0:	015a      	lsls	r2, r3, #5
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	4413      	add	r3, r2
 80098e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ea:	461a      	mov	r2, r3
 80098ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80098f0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80098f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098f4:	015a      	lsls	r2, r3, #5
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	4413      	add	r3, r2
 80098fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009902:	0151      	lsls	r1, r2, #5
 8009904:	69fa      	ldr	r2, [r7, #28]
 8009906:	440a      	add	r2, r1
 8009908:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800990c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009910:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009914:	015a      	lsls	r2, r3, #5
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	4413      	add	r3, r2
 800991a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800991e:	461a      	mov	r2, r3
 8009920:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009924:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009928:	015a      	lsls	r2, r3, #5
 800992a:	69fb      	ldr	r3, [r7, #28]
 800992c:	4413      	add	r3, r2
 800992e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009936:	0151      	lsls	r1, r2, #5
 8009938:	69fa      	ldr	r2, [r7, #28]
 800993a:	440a      	add	r2, r1
 800993c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009940:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009944:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009948:	3301      	adds	r3, #1
 800994a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009952:	429a      	cmp	r2, r3
 8009954:	d3c3      	bcc.n	80098de <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009956:	69fb      	ldr	r3, [r7, #28]
 8009958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800995c:	69db      	ldr	r3, [r3, #28]
 800995e:	69fa      	ldr	r2, [r7, #28]
 8009960:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009964:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009968:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800996e:	2b00      	cmp	r3, #0
 8009970:	d016      	beq.n	80099a0 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009978:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800997c:	69fa      	ldr	r2, [r7, #28]
 800997e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009982:	f043 030b 	orr.w	r3, r3, #11
 8009986:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009992:	69fa      	ldr	r2, [r7, #28]
 8009994:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009998:	f043 030b 	orr.w	r3, r3, #11
 800999c:	6453      	str	r3, [r2, #68]	; 0x44
 800999e:	e015      	b.n	80099cc <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	69fa      	ldr	r2, [r7, #28]
 80099aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80099b2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80099b6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80099b8:	69fb      	ldr	r3, [r7, #28]
 80099ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	69fa      	ldr	r2, [r7, #28]
 80099c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099c6:	f043 030b 	orr.w	r3, r3, #11
 80099ca:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80099cc:	69fb      	ldr	r3, [r7, #28]
 80099ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	69fa      	ldr	r2, [r7, #28]
 80099d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099da:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80099de:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6818      	ldr	r0, [r3, #0]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	691b      	ldr	r3, [r3, #16]
 80099e8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80099f0:	461a      	mov	r2, r3
 80099f2:	f003 ff29 	bl	800d848 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	695a      	ldr	r2, [r3, #20]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009a04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f003 fe45 	bl	800d69a <USB_ReadInterrupts>
 8009a10:	4603      	mov	r3, r0
 8009a12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a1a:	d124      	bne.n	8009a66 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4618      	mov	r0, r3
 8009a22:	f003 fedb 	bl	800d7dc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f002 ffe5 	bl	800c9fa <USB_GetDevSpeed>
 8009a30:	4603      	mov	r3, r0
 8009a32:	461a      	mov	r2, r3
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681c      	ldr	r4, [r3, #0]
 8009a3c:	f001 f9c8 	bl	800add0 <HAL_RCC_GetHCLKFreq>
 8009a40:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	461a      	mov	r2, r3
 8009a4a:	4620      	mov	r0, r4
 8009a4c:	f002 fd14 	bl	800c478 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f008 ff3c 	bl	80128ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	695a      	ldr	r2, [r3, #20]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009a64:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f003 fe15 	bl	800d69a <USB_ReadInterrupts>
 8009a70:	4603      	mov	r3, r0
 8009a72:	f003 0310 	and.w	r3, r3, #16
 8009a76:	2b10      	cmp	r3, #16
 8009a78:	d161      	bne.n	8009b3e <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	699a      	ldr	r2, [r3, #24]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f022 0210 	bic.w	r2, r2, #16
 8009a88:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8009a8a:	6a3b      	ldr	r3, [r7, #32]
 8009a8c:	6a1b      	ldr	r3, [r3, #32]
 8009a8e:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	f003 020f 	and.w	r2, r3, #15
 8009a96:	4613      	mov	r3, r2
 8009a98:	00db      	lsls	r3, r3, #3
 8009a9a:	1a9b      	subs	r3, r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	4413      	add	r3, r2
 8009aa6:	3304      	adds	r3, #4
 8009aa8:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	0c5b      	lsrs	r3, r3, #17
 8009aae:	f003 030f 	and.w	r3, r3, #15
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d124      	bne.n	8009b00 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009abc:	4013      	ands	r3, r2
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d035      	beq.n	8009b2e <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	091b      	lsrs	r3, r3, #4
 8009aca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009acc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	6a38      	ldr	r0, [r7, #32]
 8009ad6:	f003 fc8d 	bl	800d3f4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	68da      	ldr	r2, [r3, #12]
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	091b      	lsrs	r3, r3, #4
 8009ae2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009ae6:	441a      	add	r2, r3
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	699a      	ldr	r2, [r3, #24]
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	091b      	lsrs	r3, r3, #4
 8009af4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009af8:	441a      	add	r2, r3
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	619a      	str	r2, [r3, #24]
 8009afe:	e016      	b.n	8009b2e <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	0c5b      	lsrs	r3, r3, #17
 8009b04:	f003 030f 	and.w	r3, r3, #15
 8009b08:	2b06      	cmp	r3, #6
 8009b0a:	d110      	bne.n	8009b2e <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b12:	2208      	movs	r2, #8
 8009b14:	4619      	mov	r1, r3
 8009b16:	6a38      	ldr	r0, [r7, #32]
 8009b18:	f003 fc6c 	bl	800d3f4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	699a      	ldr	r2, [r3, #24]
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	091b      	lsrs	r3, r3, #4
 8009b24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b28:	441a      	add	r2, r3
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	699a      	ldr	r2, [r3, #24]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f042 0210 	orr.w	r2, r2, #16
 8009b3c:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f003 fda9 	bl	800d69a <USB_ReadInterrupts>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	f003 0308 	and.w	r3, r3, #8
 8009b4e:	2b08      	cmp	r3, #8
 8009b50:	d10a      	bne.n	8009b68 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f008 fead 	bl	80128b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	695a      	ldr	r2, [r3, #20]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f002 0208 	and.w	r2, r2, #8
 8009b66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f003 fd94 	bl	800d69a <USB_ReadInterrupts>
 8009b72:	4603      	mov	r3, r0
 8009b74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009b78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b7c:	d10f      	bne.n	8009b9e <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b84:	b2db      	uxtb	r3, r3
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f008 ff0f 	bl	80129ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	695a      	ldr	r2, [r3, #20]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009b9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f003 fd79 	bl	800d69a <USB_ReadInterrupts>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009bae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009bb2:	d10f      	bne.n	8009bd4 <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f008 fee2 	bl	8012988 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	695a      	ldr	r2, [r3, #20]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009bd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f003 fd5e 	bl	800d69a <USB_ReadInterrupts>
 8009bde:	4603      	mov	r3, r0
 8009be0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009be8:	d10a      	bne.n	8009c00 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f008 fef0 	bl	80129d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	695a      	ldr	r2, [r3, #20]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009bfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4618      	mov	r0, r3
 8009c06:	f003 fd48 	bl	800d69a <USB_ReadInterrupts>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	f003 0304 	and.w	r3, r3, #4
 8009c10:	2b04      	cmp	r3, #4
 8009c12:	d115      	bne.n	8009c40 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f003 0304 	and.w	r3, r3, #4
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d002      	beq.n	8009c2c <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f008 fee0 	bl	80129ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	6859      	ldr	r1, [r3, #4]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	693a      	ldr	r2, [r7, #16]
 8009c38:	430a      	orrs	r2, r1
 8009c3a:	605a      	str	r2, [r3, #4]
 8009c3c:	e000      	b.n	8009c40 <HAL_PCD_IRQHandler+0x740>
      return;
 8009c3e:	bf00      	nop
    }
  }
}
 8009c40:	3734      	adds	r7, #52	; 0x34
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd90      	pop	{r4, r7, pc}

08009c46 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b082      	sub	sp, #8
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	460b      	mov	r3, r1
 8009c50:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d101      	bne.n	8009c60 <HAL_PCD_SetAddress+0x1a>
 8009c5c:	2302      	movs	r3, #2
 8009c5e:	e013      	b.n	8009c88 <HAL_PCD_SetAddress+0x42>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	78fa      	ldrb	r2, [r7, #3]
 8009c6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	78fa      	ldrb	r2, [r7, #3]
 8009c76:	4611      	mov	r1, r2
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f003 fcb8 	bl	800d5ee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2200      	movs	r2, #0
 8009c82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3708      	adds	r7, #8
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	4608      	mov	r0, r1
 8009c9a:	4611      	mov	r1, r2
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	70fb      	strb	r3, [r7, #3]
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	803b      	strh	r3, [r7, #0]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009caa:	2300      	movs	r3, #0
 8009cac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009cae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	da0f      	bge.n	8009cd6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cb6:	78fb      	ldrb	r3, [r7, #3]
 8009cb8:	f003 020f 	and.w	r2, r3, #15
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	00db      	lsls	r3, r3, #3
 8009cc0:	1a9b      	subs	r3, r3, r2
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	3338      	adds	r3, #56	; 0x38
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	4413      	add	r3, r2
 8009cca:	3304      	adds	r3, #4
 8009ccc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	705a      	strb	r2, [r3, #1]
 8009cd4:	e00f      	b.n	8009cf6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009cd6:	78fb      	ldrb	r3, [r7, #3]
 8009cd8:	f003 020f 	and.w	r2, r3, #15
 8009cdc:	4613      	mov	r3, r2
 8009cde:	00db      	lsls	r3, r3, #3
 8009ce0:	1a9b      	subs	r3, r3, r2
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	4413      	add	r3, r2
 8009cec:	3304      	adds	r3, #4
 8009cee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009cf6:	78fb      	ldrb	r3, [r7, #3]
 8009cf8:	f003 030f 	and.w	r3, r3, #15
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009d02:	883a      	ldrh	r2, [r7, #0]
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	78ba      	ldrb	r2, [r7, #2]
 8009d0c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	785b      	ldrb	r3, [r3, #1]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d004      	beq.n	8009d20 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	b29a      	uxth	r2, r3
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009d20:	78bb      	ldrb	r3, [r7, #2]
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	d102      	bne.n	8009d2c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d101      	bne.n	8009d3a <HAL_PCD_EP_Open+0xaa>
 8009d36:	2302      	movs	r3, #2
 8009d38:	e00e      	b.n	8009d58 <HAL_PCD_EP_Open+0xc8>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68f9      	ldr	r1, [r7, #12]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f002 fe7b 	bl	800ca44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009d56:	7afb      	ldrb	r3, [r7, #11]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	460b      	mov	r3, r1
 8009d6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009d6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	da0f      	bge.n	8009d94 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d74:	78fb      	ldrb	r3, [r7, #3]
 8009d76:	f003 020f 	and.w	r2, r3, #15
 8009d7a:	4613      	mov	r3, r2
 8009d7c:	00db      	lsls	r3, r3, #3
 8009d7e:	1a9b      	subs	r3, r3, r2
 8009d80:	009b      	lsls	r3, r3, #2
 8009d82:	3338      	adds	r3, #56	; 0x38
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	4413      	add	r3, r2
 8009d88:	3304      	adds	r3, #4
 8009d8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	705a      	strb	r2, [r3, #1]
 8009d92:	e00f      	b.n	8009db4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d94:	78fb      	ldrb	r3, [r7, #3]
 8009d96:	f003 020f 	and.w	r2, r3, #15
 8009d9a:	4613      	mov	r3, r2
 8009d9c:	00db      	lsls	r3, r3, #3
 8009d9e:	1a9b      	subs	r3, r3, r2
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	4413      	add	r3, r2
 8009daa:	3304      	adds	r3, #4
 8009dac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2200      	movs	r2, #0
 8009db2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009db4:	78fb      	ldrb	r3, [r7, #3]
 8009db6:	f003 030f 	and.w	r3, r3, #15
 8009dba:	b2da      	uxtb	r2, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d101      	bne.n	8009dce <HAL_PCD_EP_Close+0x6e>
 8009dca:	2302      	movs	r3, #2
 8009dcc:	e00e      	b.n	8009dec <HAL_PCD_EP_Close+0x8c>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	68f9      	ldr	r1, [r7, #12]
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f002 feb9 	bl	800cb54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	607a      	str	r2, [r7, #4]
 8009dfe:	603b      	str	r3, [r7, #0]
 8009e00:	460b      	mov	r3, r1
 8009e02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e04:	7afb      	ldrb	r3, [r7, #11]
 8009e06:	f003 020f 	and.w	r2, r3, #15
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	00db      	lsls	r3, r3, #3
 8009e0e:	1a9b      	subs	r3, r3, r2
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009e16:	68fa      	ldr	r2, [r7, #12]
 8009e18:	4413      	add	r3, r2
 8009e1a:	3304      	adds	r3, #4
 8009e1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	683a      	ldr	r2, [r7, #0]
 8009e28:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	2200      	movs	r2, #0
 8009e34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e36:	7afb      	ldrb	r3, [r7, #11]
 8009e38:	f003 030f 	and.w	r3, r3, #15
 8009e3c:	b2da      	uxtb	r2, r3
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	691b      	ldr	r3, [r3, #16]
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d102      	bne.n	8009e50 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009e50:	7afb      	ldrb	r3, [r7, #11]
 8009e52:	f003 030f 	and.w	r3, r3, #15
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d109      	bne.n	8009e6e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	6818      	ldr	r0, [r3, #0]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	691b      	ldr	r3, [r3, #16]
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	461a      	mov	r2, r3
 8009e66:	6979      	ldr	r1, [r7, #20]
 8009e68:	f003 f93c 	bl	800d0e4 <USB_EP0StartXfer>
 8009e6c:	e008      	b.n	8009e80 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6818      	ldr	r0, [r3, #0]
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	691b      	ldr	r3, [r3, #16]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	461a      	mov	r2, r3
 8009e7a:	6979      	ldr	r1, [r7, #20]
 8009e7c:	f002 feee 	bl	800cc5c <USB_EPStartXfer>
  }

  return HAL_OK;
 8009e80:	2300      	movs	r3, #0
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3718      	adds	r7, #24
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	460b      	mov	r3, r1
 8009e94:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009e96:	78fb      	ldrb	r3, [r7, #3]
 8009e98:	f003 020f 	and.w	r2, r3, #15
 8009e9c:	6879      	ldr	r1, [r7, #4]
 8009e9e:	4613      	mov	r3, r2
 8009ea0:	00db      	lsls	r3, r3, #3
 8009ea2:	1a9b      	subs	r3, r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	440b      	add	r3, r1
 8009ea8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009eac:	681b      	ldr	r3, [r3, #0]
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	370c      	adds	r7, #12
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb8:	4770      	bx	lr

08009eba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b086      	sub	sp, #24
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	60f8      	str	r0, [r7, #12]
 8009ec2:	607a      	str	r2, [r7, #4]
 8009ec4:	603b      	str	r3, [r7, #0]
 8009ec6:	460b      	mov	r3, r1
 8009ec8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009eca:	7afb      	ldrb	r3, [r7, #11]
 8009ecc:	f003 020f 	and.w	r2, r3, #15
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	00db      	lsls	r3, r3, #3
 8009ed4:	1a9b      	subs	r3, r3, r2
 8009ed6:	009b      	lsls	r3, r3, #2
 8009ed8:	3338      	adds	r3, #56	; 0x38
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	4413      	add	r3, r2
 8009ede:	3304      	adds	r3, #4
 8009ee0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	683a      	ldr	r2, [r7, #0]
 8009eec:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009efa:	7afb      	ldrb	r3, [r7, #11]
 8009efc:	f003 030f 	and.w	r3, r3, #15
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d102      	bne.n	8009f14 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009f14:	7afb      	ldrb	r3, [r7, #11]
 8009f16:	f003 030f 	and.w	r3, r3, #15
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d109      	bne.n	8009f32 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6818      	ldr	r0, [r3, #0]
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	461a      	mov	r2, r3
 8009f2a:	6979      	ldr	r1, [r7, #20]
 8009f2c:	f003 f8da 	bl	800d0e4 <USB_EP0StartXfer>
 8009f30:	e008      	b.n	8009f44 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	6818      	ldr	r0, [r3, #0]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	6979      	ldr	r1, [r7, #20]
 8009f40:	f002 fe8c 	bl	800cc5c <USB_EPStartXfer>
  }

  return HAL_OK;
 8009f44:	2300      	movs	r3, #0
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3718      	adds	r7, #24
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b084      	sub	sp, #16
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
 8009f56:	460b      	mov	r3, r1
 8009f58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009f5a:	78fb      	ldrb	r3, [r7, #3]
 8009f5c:	f003 020f 	and.w	r2, r3, #15
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d901      	bls.n	8009f6c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e050      	b.n	800a00e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009f6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	da0f      	bge.n	8009f94 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f74:	78fb      	ldrb	r3, [r7, #3]
 8009f76:	f003 020f 	and.w	r2, r3, #15
 8009f7a:	4613      	mov	r3, r2
 8009f7c:	00db      	lsls	r3, r3, #3
 8009f7e:	1a9b      	subs	r3, r3, r2
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	3338      	adds	r3, #56	; 0x38
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	4413      	add	r3, r2
 8009f88:	3304      	adds	r3, #4
 8009f8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	705a      	strb	r2, [r3, #1]
 8009f92:	e00d      	b.n	8009fb0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009f94:	78fa      	ldrb	r2, [r7, #3]
 8009f96:	4613      	mov	r3, r2
 8009f98:	00db      	lsls	r3, r3, #3
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	3304      	adds	r3, #4
 8009fa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2200      	movs	r2, #0
 8009fae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009fb6:	78fb      	ldrb	r3, [r7, #3]
 8009fb8:	f003 030f 	and.w	r3, r3, #15
 8009fbc:	b2da      	uxtb	r2, r3
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d101      	bne.n	8009fd0 <HAL_PCD_EP_SetStall+0x82>
 8009fcc:	2302      	movs	r3, #2
 8009fce:	e01e      	b.n	800a00e <HAL_PCD_EP_SetStall+0xc0>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	68f9      	ldr	r1, [r7, #12]
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f003 fa31 	bl	800d446 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009fe4:	78fb      	ldrb	r3, [r7, #3]
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d10a      	bne.n	800a004 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6818      	ldr	r0, [r3, #0]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	691b      	ldr	r3, [r3, #16]
 8009ff6:	b2d9      	uxtb	r1, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009ffe:	461a      	mov	r2, r3
 800a000:	f003 fc22 	bl	800d848 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a00c:	2300      	movs	r3, #0
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b084      	sub	sp, #16
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
 800a01e:	460b      	mov	r3, r1
 800a020:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a022:	78fb      	ldrb	r3, [r7, #3]
 800a024:	f003 020f 	and.w	r2, r3, #15
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d901      	bls.n	800a034 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e042      	b.n	800a0ba <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a034:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	da0f      	bge.n	800a05c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a03c:	78fb      	ldrb	r3, [r7, #3]
 800a03e:	f003 020f 	and.w	r2, r3, #15
 800a042:	4613      	mov	r3, r2
 800a044:	00db      	lsls	r3, r3, #3
 800a046:	1a9b      	subs	r3, r3, r2
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	3338      	adds	r3, #56	; 0x38
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	4413      	add	r3, r2
 800a050:	3304      	adds	r3, #4
 800a052:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2201      	movs	r2, #1
 800a058:	705a      	strb	r2, [r3, #1]
 800a05a:	e00f      	b.n	800a07c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a05c:	78fb      	ldrb	r3, [r7, #3]
 800a05e:	f003 020f 	and.w	r2, r3, #15
 800a062:	4613      	mov	r3, r2
 800a064:	00db      	lsls	r3, r3, #3
 800a066:	1a9b      	subs	r3, r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	4413      	add	r3, r2
 800a072:	3304      	adds	r3, #4
 800a074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2200      	movs	r2, #0
 800a07a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2200      	movs	r2, #0
 800a080:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a082:	78fb      	ldrb	r3, [r7, #3]
 800a084:	f003 030f 	and.w	r3, r3, #15
 800a088:	b2da      	uxtb	r2, r3
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a094:	2b01      	cmp	r3, #1
 800a096:	d101      	bne.n	800a09c <HAL_PCD_EP_ClrStall+0x86>
 800a098:	2302      	movs	r3, #2
 800a09a:	e00e      	b.n	800a0ba <HAL_PCD_EP_ClrStall+0xa4>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	68f9      	ldr	r1, [r7, #12]
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f003 fa39 	bl	800d522 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3710      	adds	r7, #16
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b08a      	sub	sp, #40	; 0x28
 800a0c6:	af02      	add	r7, sp, #8
 800a0c8:	6078      	str	r0, [r7, #4]
 800a0ca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a0d6:	683a      	ldr	r2, [r7, #0]
 800a0d8:	4613      	mov	r3, r2
 800a0da:	00db      	lsls	r3, r3, #3
 800a0dc:	1a9b      	subs	r3, r3, r2
 800a0de:	009b      	lsls	r3, r3, #2
 800a0e0:	3338      	adds	r3, #56	; 0x38
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	4413      	add	r3, r2
 800a0e6:	3304      	adds	r3, #4
 800a0e8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	699a      	ldr	r2, [r3, #24]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	695b      	ldr	r3, [r3, #20]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d901      	bls.n	800a0fa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e06c      	b.n	800a1d4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	695a      	ldr	r2, [r3, #20]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	1ad3      	subs	r3, r2, r3
 800a104:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	69fa      	ldr	r2, [r7, #28]
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d902      	bls.n	800a116 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	3303      	adds	r3, #3
 800a11a:	089b      	lsrs	r3, r3, #2
 800a11c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a11e:	e02b      	b.n	800a178 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	695a      	ldr	r2, [r3, #20]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	699b      	ldr	r3, [r3, #24]
 800a128:	1ad3      	subs	r3, r2, r3
 800a12a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	69fa      	ldr	r2, [r7, #28]
 800a132:	429a      	cmp	r2, r3
 800a134:	d902      	bls.n	800a13c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	3303      	adds	r3, #3
 800a140:	089b      	lsrs	r3, r3, #2
 800a142:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	68d9      	ldr	r1, [r3, #12]
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	b2da      	uxtb	r2, r3
 800a14c:	69fb      	ldr	r3, [r7, #28]
 800a14e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a154:	b2db      	uxtb	r3, r3
 800a156:	9300      	str	r3, [sp, #0]
 800a158:	4603      	mov	r3, r0
 800a15a:	6978      	ldr	r0, [r7, #20]
 800a15c:	f003 f915 	bl	800d38a <USB_WritePacket>

    ep->xfer_buff  += len;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	68da      	ldr	r2, [r3, #12]
 800a164:	69fb      	ldr	r3, [r7, #28]
 800a166:	441a      	add	r2, r3
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	699a      	ldr	r2, [r3, #24]
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	441a      	add	r2, r3
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	015a      	lsls	r2, r3, #5
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	4413      	add	r3, r2
 800a180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a184:	699b      	ldr	r3, [r3, #24]
 800a186:	b29b      	uxth	r3, r3
 800a188:	69ba      	ldr	r2, [r7, #24]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d809      	bhi.n	800a1a2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	699a      	ldr	r2, [r3, #24]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a196:	429a      	cmp	r2, r3
 800a198:	d203      	bcs.n	800a1a2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	695b      	ldr	r3, [r3, #20]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d1be      	bne.n	800a120 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	695a      	ldr	r2, [r3, #20]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	699b      	ldr	r3, [r3, #24]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d811      	bhi.n	800a1d2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	f003 030f 	and.w	r3, r3, #15
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	43db      	mvns	r3, r3
 800a1c8:	6939      	ldr	r1, [r7, #16]
 800a1ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a1ce:	4013      	ands	r3, r2
 800a1d0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a1d2:	2300      	movs	r3, #0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3720      	adds	r7, #32
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b086      	sub	sp, #24
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	333c      	adds	r3, #60	; 0x3c
 800a1f4:	3304      	adds	r3, #4
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	015a      	lsls	r2, r3, #5
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	4413      	add	r3, r2
 800a202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	691b      	ldr	r3, [r3, #16]
 800a20e:	2b01      	cmp	r3, #1
 800a210:	f040 80b3 	bne.w	800a37a <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	f003 0308 	and.w	r3, r3, #8
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d028      	beq.n	800a270 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	4a70      	ldr	r2, [pc, #448]	; (800a3e4 <PCD_EP_OutXfrComplete_int+0x208>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d90e      	bls.n	800a244 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d009      	beq.n	800a244 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	015a      	lsls	r2, r3, #5
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	4413      	add	r3, r2
 800a238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a23c:	461a      	mov	r2, r3
 800a23e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a242:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f008 faed 	bl	8012824 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6818      	ldr	r0, [r3, #0]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a254:	461a      	mov	r2, r3
 800a256:	2101      	movs	r1, #1
 800a258:	f003 faf6 	bl	800d848 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	015a      	lsls	r2, r3, #5
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	4413      	add	r3, r2
 800a264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a268:	461a      	mov	r2, r3
 800a26a:	2308      	movs	r3, #8
 800a26c:	6093      	str	r3, [r2, #8]
 800a26e:	e0b3      	b.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	f003 0320 	and.w	r3, r3, #32
 800a276:	2b00      	cmp	r3, #0
 800a278:	d009      	beq.n	800a28e <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	015a      	lsls	r2, r3, #5
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	4413      	add	r3, r2
 800a282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a286:	461a      	mov	r2, r3
 800a288:	2320      	movs	r3, #32
 800a28a:	6093      	str	r3, [r2, #8]
 800a28c:	e0a4      	b.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a294:	2b00      	cmp	r3, #0
 800a296:	f040 809f 	bne.w	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	4a51      	ldr	r2, [pc, #324]	; (800a3e4 <PCD_EP_OutXfrComplete_int+0x208>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d90f      	bls.n	800a2c2 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d00a      	beq.n	800a2c2 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	015a      	lsls	r2, r3, #5
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2be:	6093      	str	r3, [r2, #8]
 800a2c0:	e08a      	b.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800a2c2:	6879      	ldr	r1, [r7, #4]
 800a2c4:	683a      	ldr	r2, [r7, #0]
 800a2c6:	4613      	mov	r3, r2
 800a2c8:	00db      	lsls	r3, r3, #3
 800a2ca:	1a9b      	subs	r3, r3, r2
 800a2cc:	009b      	lsls	r3, r3, #2
 800a2ce:	440b      	add	r3, r1
 800a2d0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a2d4:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	0159      	lsls	r1, r3, #5
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	440b      	add	r3, r1
 800a2de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800a2e8:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	4613      	mov	r3, r2
 800a2f0:	00db      	lsls	r3, r3, #3
 800a2f2:	1a9b      	subs	r3, r3, r2
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	4403      	add	r3, r0
 800a2f8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a2fc:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800a2fe:	6879      	ldr	r1, [r7, #4]
 800a300:	683a      	ldr	r2, [r7, #0]
 800a302:	4613      	mov	r3, r2
 800a304:	00db      	lsls	r3, r3, #3
 800a306:	1a9b      	subs	r3, r3, r2
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	440b      	add	r3, r1
 800a30c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a310:	6819      	ldr	r1, [r3, #0]
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	683a      	ldr	r2, [r7, #0]
 800a316:	4613      	mov	r3, r2
 800a318:	00db      	lsls	r3, r3, #3
 800a31a:	1a9b      	subs	r3, r3, r2
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	4403      	add	r3, r0
 800a320:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4419      	add	r1, r3
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	683a      	ldr	r2, [r7, #0]
 800a32c:	4613      	mov	r3, r2
 800a32e:	00db      	lsls	r3, r3, #3
 800a330:	1a9b      	subs	r3, r3, r2
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	4403      	add	r3, r0
 800a336:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a33a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	b2db      	uxtb	r3, r3
 800a340:	4619      	mov	r1, r3
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f008 fa80 	bl	8012848 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d144      	bne.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
 800a34e:	6879      	ldr	r1, [r7, #4]
 800a350:	683a      	ldr	r2, [r7, #0]
 800a352:	4613      	mov	r3, r2
 800a354:	00db      	lsls	r3, r3, #3
 800a356:	1a9b      	subs	r3, r3, r2
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	440b      	add	r3, r1
 800a35c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d138      	bne.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6818      	ldr	r0, [r3, #0]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a370:	461a      	mov	r2, r3
 800a372:	2101      	movs	r1, #1
 800a374:	f003 fa68 	bl	800d848 <USB_EP0_OutStart>
 800a378:	e02e      	b.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	4a1a      	ldr	r2, [pc, #104]	; (800a3e8 <PCD_EP_OutXfrComplete_int+0x20c>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d124      	bne.n	800a3cc <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d00a      	beq.n	800a3a2 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	015a      	lsls	r2, r3, #5
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	4413      	add	r3, r2
 800a394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a398:	461a      	mov	r2, r3
 800a39a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a39e:	6093      	str	r3, [r2, #8]
 800a3a0:	e01a      	b.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	f003 0320 	and.w	r3, r3, #32
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d008      	beq.n	800a3be <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	015a      	lsls	r2, r3, #5
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	4413      	add	r3, r2
 800a3b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	2320      	movs	r3, #32
 800a3bc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f008 fa3f 	bl	8012848 <HAL_PCD_DataOutStageCallback>
 800a3ca:	e005      	b.n	800a3d8 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	4619      	mov	r1, r3
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f008 fa38 	bl	8012848 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3718      	adds	r7, #24
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	4f54300a 	.word	0x4f54300a
 800a3e8:	4f54310a 	.word	0x4f54310a

0800a3ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b086      	sub	sp, #24
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	333c      	adds	r3, #60	; 0x3c
 800a404:	3304      	adds	r3, #4
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	015a      	lsls	r2, r3, #5
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	4413      	add	r3, r2
 800a412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	691b      	ldr	r3, [r3, #16]
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d113      	bne.n	800a44a <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	4a1f      	ldr	r2, [pc, #124]	; (800a4a4 <PCD_EP_OutSetupPacket_int+0xb8>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d922      	bls.n	800a470 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a430:	2b00      	cmp	r3, #0
 800a432:	d01d      	beq.n	800a470 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	015a      	lsls	r2, r3, #5
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	4413      	add	r3, r2
 800a43c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a440:	461a      	mov	r2, r3
 800a442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a446:	6093      	str	r3, [r2, #8]
 800a448:	e012      	b.n	800a470 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	4a16      	ldr	r2, [pc, #88]	; (800a4a8 <PCD_EP_OutSetupPacket_int+0xbc>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d10e      	bne.n	800a470 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d009      	beq.n	800a470 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	015a      	lsls	r2, r3, #5
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	4413      	add	r3, r2
 800a464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a468:	461a      	mov	r2, r3
 800a46a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a46e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f008 f9d7 	bl	8012824 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	4a0a      	ldr	r2, [pc, #40]	; (800a4a4 <PCD_EP_OutSetupPacket_int+0xb8>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d90c      	bls.n	800a498 <PCD_EP_OutSetupPacket_int+0xac>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	691b      	ldr	r3, [r3, #16]
 800a482:	2b01      	cmp	r3, #1
 800a484:	d108      	bne.n	800a498 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6818      	ldr	r0, [r3, #0]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a490:	461a      	mov	r2, r3
 800a492:	2101      	movs	r1, #1
 800a494:	f003 f9d8 	bl	800d848 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a498:	2300      	movs	r3, #0
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3718      	adds	r7, #24
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	4f54300a 	.word	0x4f54300a
 800a4a8:	4f54310a 	.word	0x4f54310a

0800a4ac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b085      	sub	sp, #20
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	70fb      	strb	r3, [r7, #3]
 800a4b8:	4613      	mov	r3, r2
 800a4ba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4c2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a4c4:	78fb      	ldrb	r3, [r7, #3]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d107      	bne.n	800a4da <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a4ca:	883b      	ldrh	r3, [r7, #0]
 800a4cc:	0419      	lsls	r1, r3, #16
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	430a      	orrs	r2, r1
 800a4d6:	629a      	str	r2, [r3, #40]	; 0x28
 800a4d8:	e028      	b.n	800a52c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4e0:	0c1b      	lsrs	r3, r3, #16
 800a4e2:	68ba      	ldr	r2, [r7, #8]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]
 800a4ec:	e00d      	b.n	800a50a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	7bfb      	ldrb	r3, [r7, #15]
 800a4f4:	3340      	adds	r3, #64	; 0x40
 800a4f6:	009b      	lsls	r3, r3, #2
 800a4f8:	4413      	add	r3, r2
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	0c1b      	lsrs	r3, r3, #16
 800a4fe:	68ba      	ldr	r2, [r7, #8]
 800a500:	4413      	add	r3, r2
 800a502:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a504:	7bfb      	ldrb	r3, [r7, #15]
 800a506:	3301      	adds	r3, #1
 800a508:	73fb      	strb	r3, [r7, #15]
 800a50a:	7bfa      	ldrb	r2, [r7, #15]
 800a50c:	78fb      	ldrb	r3, [r7, #3]
 800a50e:	3b01      	subs	r3, #1
 800a510:	429a      	cmp	r2, r3
 800a512:	d3ec      	bcc.n	800a4ee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a514:	883b      	ldrh	r3, [r7, #0]
 800a516:	0418      	lsls	r0, r3, #16
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6819      	ldr	r1, [r3, #0]
 800a51c:	78fb      	ldrb	r3, [r7, #3]
 800a51e:	3b01      	subs	r3, #1
 800a520:	68ba      	ldr	r2, [r7, #8]
 800a522:	4302      	orrs	r2, r0
 800a524:	3340      	adds	r3, #64	; 0x40
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	440b      	add	r3, r1
 800a52a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3714      	adds	r7, #20
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr

0800a53a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a53a:	b480      	push	{r7}
 800a53c:	b083      	sub	sp, #12
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	460b      	mov	r3, r1
 800a544:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	887a      	ldrh	r2, [r7, #2]
 800a54c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a54e:	2300      	movs	r3, #0
}
 800a550:	4618      	mov	r0, r3
 800a552:	370c      	adds	r7, #12
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	460b      	mov	r3, r1
 800a566:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b086      	sub	sp, #24
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d101      	bne.n	800a586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e25b      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f003 0301 	and.w	r3, r3, #1
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d075      	beq.n	800a67e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a592:	4ba3      	ldr	r3, [pc, #652]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	f003 030c 	and.w	r3, r3, #12
 800a59a:	2b04      	cmp	r3, #4
 800a59c:	d00c      	beq.n	800a5b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a59e:	4ba0      	ldr	r3, [pc, #640]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a5a6:	2b08      	cmp	r3, #8
 800a5a8:	d112      	bne.n	800a5d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a5aa:	4b9d      	ldr	r3, [pc, #628]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5ac:	685b      	ldr	r3, [r3, #4]
 800a5ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a5b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a5b6:	d10b      	bne.n	800a5d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5b8:	4b99      	ldr	r3, [pc, #612]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d05b      	beq.n	800a67c <HAL_RCC_OscConfig+0x108>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d157      	bne.n	800a67c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	e236      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5d8:	d106      	bne.n	800a5e8 <HAL_RCC_OscConfig+0x74>
 800a5da:	4b91      	ldr	r3, [pc, #580]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a90      	ldr	r2, [pc, #576]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a5e4:	6013      	str	r3, [r2, #0]
 800a5e6:	e01d      	b.n	800a624 <HAL_RCC_OscConfig+0xb0>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a5f0:	d10c      	bne.n	800a60c <HAL_RCC_OscConfig+0x98>
 800a5f2:	4b8b      	ldr	r3, [pc, #556]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a8a      	ldr	r2, [pc, #552]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a5f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a5fc:	6013      	str	r3, [r2, #0]
 800a5fe:	4b88      	ldr	r3, [pc, #544]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a87      	ldr	r2, [pc, #540]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a604:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a608:	6013      	str	r3, [r2, #0]
 800a60a:	e00b      	b.n	800a624 <HAL_RCC_OscConfig+0xb0>
 800a60c:	4b84      	ldr	r3, [pc, #528]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a83      	ldr	r2, [pc, #524]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a612:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a616:	6013      	str	r3, [r2, #0]
 800a618:	4b81      	ldr	r3, [pc, #516]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a80      	ldr	r2, [pc, #512]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a61e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d013      	beq.n	800a654 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a62c:	f7fd ff60 	bl	80084f0 <HAL_GetTick>
 800a630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a632:	e008      	b.n	800a646 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a634:	f7fd ff5c 	bl	80084f0 <HAL_GetTick>
 800a638:	4602      	mov	r2, r0
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	2b64      	cmp	r3, #100	; 0x64
 800a640:	d901      	bls.n	800a646 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a642:	2303      	movs	r3, #3
 800a644:	e1fb      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a646:	4b76      	ldr	r3, [pc, #472]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d0f0      	beq.n	800a634 <HAL_RCC_OscConfig+0xc0>
 800a652:	e014      	b.n	800a67e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a654:	f7fd ff4c 	bl	80084f0 <HAL_GetTick>
 800a658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a65a:	e008      	b.n	800a66e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a65c:	f7fd ff48 	bl	80084f0 <HAL_GetTick>
 800a660:	4602      	mov	r2, r0
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	2b64      	cmp	r3, #100	; 0x64
 800a668:	d901      	bls.n	800a66e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a66a:	2303      	movs	r3, #3
 800a66c:	e1e7      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a66e:	4b6c      	ldr	r3, [pc, #432]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a676:	2b00      	cmp	r3, #0
 800a678:	d1f0      	bne.n	800a65c <HAL_RCC_OscConfig+0xe8>
 800a67a:	e000      	b.n	800a67e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a67c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f003 0302 	and.w	r3, r3, #2
 800a686:	2b00      	cmp	r3, #0
 800a688:	d063      	beq.n	800a752 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a68a:	4b65      	ldr	r3, [pc, #404]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f003 030c 	and.w	r3, r3, #12
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00b      	beq.n	800a6ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a696:	4b62      	ldr	r3, [pc, #392]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a69e:	2b08      	cmp	r3, #8
 800a6a0:	d11c      	bne.n	800a6dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a6a2:	4b5f      	ldr	r3, [pc, #380]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d116      	bne.n	800a6dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6ae:	4b5c      	ldr	r3, [pc, #368]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f003 0302 	and.w	r3, r3, #2
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d005      	beq.n	800a6c6 <HAL_RCC_OscConfig+0x152>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	68db      	ldr	r3, [r3, #12]
 800a6be:	2b01      	cmp	r3, #1
 800a6c0:	d001      	beq.n	800a6c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e1bb      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6c6:	4b56      	ldr	r3, [pc, #344]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	691b      	ldr	r3, [r3, #16]
 800a6d2:	00db      	lsls	r3, r3, #3
 800a6d4:	4952      	ldr	r1, [pc, #328]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6da:	e03a      	b.n	800a752 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d020      	beq.n	800a726 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a6e4:	4b4f      	ldr	r3, [pc, #316]	; (800a824 <HAL_RCC_OscConfig+0x2b0>)
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6ea:	f7fd ff01 	bl	80084f0 <HAL_GetTick>
 800a6ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a6f0:	e008      	b.n	800a704 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a6f2:	f7fd fefd 	bl	80084f0 <HAL_GetTick>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d901      	bls.n	800a704 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a700:	2303      	movs	r3, #3
 800a702:	e19c      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a704:	4b46      	ldr	r3, [pc, #280]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f003 0302 	and.w	r3, r3, #2
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d0f0      	beq.n	800a6f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a710:	4b43      	ldr	r3, [pc, #268]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	00db      	lsls	r3, r3, #3
 800a71e:	4940      	ldr	r1, [pc, #256]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a720:	4313      	orrs	r3, r2
 800a722:	600b      	str	r3, [r1, #0]
 800a724:	e015      	b.n	800a752 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a726:	4b3f      	ldr	r3, [pc, #252]	; (800a824 <HAL_RCC_OscConfig+0x2b0>)
 800a728:	2200      	movs	r2, #0
 800a72a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a72c:	f7fd fee0 	bl	80084f0 <HAL_GetTick>
 800a730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a732:	e008      	b.n	800a746 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a734:	f7fd fedc 	bl	80084f0 <HAL_GetTick>
 800a738:	4602      	mov	r2, r0
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	1ad3      	subs	r3, r2, r3
 800a73e:	2b02      	cmp	r3, #2
 800a740:	d901      	bls.n	800a746 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a742:	2303      	movs	r3, #3
 800a744:	e17b      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a746:	4b36      	ldr	r3, [pc, #216]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f003 0302 	and.w	r3, r3, #2
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1f0      	bne.n	800a734 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f003 0308 	and.w	r3, r3, #8
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d030      	beq.n	800a7c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	695b      	ldr	r3, [r3, #20]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d016      	beq.n	800a794 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a766:	4b30      	ldr	r3, [pc, #192]	; (800a828 <HAL_RCC_OscConfig+0x2b4>)
 800a768:	2201      	movs	r2, #1
 800a76a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a76c:	f7fd fec0 	bl	80084f0 <HAL_GetTick>
 800a770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a772:	e008      	b.n	800a786 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a774:	f7fd febc 	bl	80084f0 <HAL_GetTick>
 800a778:	4602      	mov	r2, r0
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	1ad3      	subs	r3, r2, r3
 800a77e:	2b02      	cmp	r3, #2
 800a780:	d901      	bls.n	800a786 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a782:	2303      	movs	r3, #3
 800a784:	e15b      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a786:	4b26      	ldr	r3, [pc, #152]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a788:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a78a:	f003 0302 	and.w	r3, r3, #2
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d0f0      	beq.n	800a774 <HAL_RCC_OscConfig+0x200>
 800a792:	e015      	b.n	800a7c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a794:	4b24      	ldr	r3, [pc, #144]	; (800a828 <HAL_RCC_OscConfig+0x2b4>)
 800a796:	2200      	movs	r2, #0
 800a798:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a79a:	f7fd fea9 	bl	80084f0 <HAL_GetTick>
 800a79e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7a0:	e008      	b.n	800a7b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a7a2:	f7fd fea5 	bl	80084f0 <HAL_GetTick>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	1ad3      	subs	r3, r2, r3
 800a7ac:	2b02      	cmp	r3, #2
 800a7ae:	d901      	bls.n	800a7b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	e144      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7b4:	4b1a      	ldr	r3, [pc, #104]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a7b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7b8:	f003 0302 	and.w	r3, r3, #2
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d1f0      	bne.n	800a7a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f003 0304 	and.w	r3, r3, #4
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f000 80a0 	beq.w	800a90e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a7d2:	4b13      	ldr	r3, [pc, #76]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a7d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d10f      	bne.n	800a7fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a7de:	2300      	movs	r3, #0
 800a7e0:	60bb      	str	r3, [r7, #8]
 800a7e2:	4b0f      	ldr	r3, [pc, #60]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a7e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7e6:	4a0e      	ldr	r2, [pc, #56]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a7e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7ec:	6413      	str	r3, [r2, #64]	; 0x40
 800a7ee:	4b0c      	ldr	r3, [pc, #48]	; (800a820 <HAL_RCC_OscConfig+0x2ac>)
 800a7f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7f6:	60bb      	str	r3, [r7, #8]
 800a7f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a7fe:	4b0b      	ldr	r3, [pc, #44]	; (800a82c <HAL_RCC_OscConfig+0x2b8>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a806:	2b00      	cmp	r3, #0
 800a808:	d121      	bne.n	800a84e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a80a:	4b08      	ldr	r3, [pc, #32]	; (800a82c <HAL_RCC_OscConfig+0x2b8>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a07      	ldr	r2, [pc, #28]	; (800a82c <HAL_RCC_OscConfig+0x2b8>)
 800a810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a816:	f7fd fe6b 	bl	80084f0 <HAL_GetTick>
 800a81a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a81c:	e011      	b.n	800a842 <HAL_RCC_OscConfig+0x2ce>
 800a81e:	bf00      	nop
 800a820:	40023800 	.word	0x40023800
 800a824:	42470000 	.word	0x42470000
 800a828:	42470e80 	.word	0x42470e80
 800a82c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a830:	f7fd fe5e 	bl	80084f0 <HAL_GetTick>
 800a834:	4602      	mov	r2, r0
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	1ad3      	subs	r3, r2, r3
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	d901      	bls.n	800a842 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a83e:	2303      	movs	r3, #3
 800a840:	e0fd      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a842:	4b81      	ldr	r3, [pc, #516]	; (800aa48 <HAL_RCC_OscConfig+0x4d4>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d0f0      	beq.n	800a830 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	2b01      	cmp	r3, #1
 800a854:	d106      	bne.n	800a864 <HAL_RCC_OscConfig+0x2f0>
 800a856:	4b7d      	ldr	r3, [pc, #500]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a85a:	4a7c      	ldr	r2, [pc, #496]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a85c:	f043 0301 	orr.w	r3, r3, #1
 800a860:	6713      	str	r3, [r2, #112]	; 0x70
 800a862:	e01c      	b.n	800a89e <HAL_RCC_OscConfig+0x32a>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	2b05      	cmp	r3, #5
 800a86a:	d10c      	bne.n	800a886 <HAL_RCC_OscConfig+0x312>
 800a86c:	4b77      	ldr	r3, [pc, #476]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a86e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a870:	4a76      	ldr	r2, [pc, #472]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a872:	f043 0304 	orr.w	r3, r3, #4
 800a876:	6713      	str	r3, [r2, #112]	; 0x70
 800a878:	4b74      	ldr	r3, [pc, #464]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a87a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a87c:	4a73      	ldr	r2, [pc, #460]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a87e:	f043 0301 	orr.w	r3, r3, #1
 800a882:	6713      	str	r3, [r2, #112]	; 0x70
 800a884:	e00b      	b.n	800a89e <HAL_RCC_OscConfig+0x32a>
 800a886:	4b71      	ldr	r3, [pc, #452]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a88a:	4a70      	ldr	r2, [pc, #448]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a88c:	f023 0301 	bic.w	r3, r3, #1
 800a890:	6713      	str	r3, [r2, #112]	; 0x70
 800a892:	4b6e      	ldr	r3, [pc, #440]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a896:	4a6d      	ldr	r2, [pc, #436]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a898:	f023 0304 	bic.w	r3, r3, #4
 800a89c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d015      	beq.n	800a8d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8a6:	f7fd fe23 	bl	80084f0 <HAL_GetTick>
 800a8aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8ac:	e00a      	b.n	800a8c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a8ae:	f7fd fe1f 	bl	80084f0 <HAL_GetTick>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	1ad3      	subs	r3, r2, r3
 800a8b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d901      	bls.n	800a8c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a8c0:	2303      	movs	r3, #3
 800a8c2:	e0bc      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8c4:	4b61      	ldr	r3, [pc, #388]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a8c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8c8:	f003 0302 	and.w	r3, r3, #2
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d0ee      	beq.n	800a8ae <HAL_RCC_OscConfig+0x33a>
 800a8d0:	e014      	b.n	800a8fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a8d2:	f7fd fe0d 	bl	80084f0 <HAL_GetTick>
 800a8d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a8d8:	e00a      	b.n	800a8f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a8da:	f7fd fe09 	bl	80084f0 <HAL_GetTick>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	1ad3      	subs	r3, r2, r3
 800a8e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d901      	bls.n	800a8f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a8ec:	2303      	movs	r3, #3
 800a8ee:	e0a6      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a8f0:	4b56      	ldr	r3, [pc, #344]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a8f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8f4:	f003 0302 	and.w	r3, r3, #2
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d1ee      	bne.n	800a8da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a8fc:	7dfb      	ldrb	r3, [r7, #23]
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d105      	bne.n	800a90e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a902:	4b52      	ldr	r3, [pc, #328]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a906:	4a51      	ldr	r2, [pc, #324]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a908:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a90c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	699b      	ldr	r3, [r3, #24]
 800a912:	2b00      	cmp	r3, #0
 800a914:	f000 8092 	beq.w	800aa3c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a918:	4b4c      	ldr	r3, [pc, #304]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a91a:	689b      	ldr	r3, [r3, #8]
 800a91c:	f003 030c 	and.w	r3, r3, #12
 800a920:	2b08      	cmp	r3, #8
 800a922:	d05c      	beq.n	800a9de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	699b      	ldr	r3, [r3, #24]
 800a928:	2b02      	cmp	r3, #2
 800a92a:	d141      	bne.n	800a9b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a92c:	4b48      	ldr	r3, [pc, #288]	; (800aa50 <HAL_RCC_OscConfig+0x4dc>)
 800a92e:	2200      	movs	r2, #0
 800a930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a932:	f7fd fddd 	bl	80084f0 <HAL_GetTick>
 800a936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a938:	e008      	b.n	800a94c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a93a:	f7fd fdd9 	bl	80084f0 <HAL_GetTick>
 800a93e:	4602      	mov	r2, r0
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	1ad3      	subs	r3, r2, r3
 800a944:	2b02      	cmp	r3, #2
 800a946:	d901      	bls.n	800a94c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a948:	2303      	movs	r3, #3
 800a94a:	e078      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a94c:	4b3f      	ldr	r3, [pc, #252]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1f0      	bne.n	800a93a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	69da      	ldr	r2, [r3, #28]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6a1b      	ldr	r3, [r3, #32]
 800a960:	431a      	orrs	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a966:	019b      	lsls	r3, r3, #6
 800a968:	431a      	orrs	r2, r3
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a96e:	085b      	lsrs	r3, r3, #1
 800a970:	3b01      	subs	r3, #1
 800a972:	041b      	lsls	r3, r3, #16
 800a974:	431a      	orrs	r2, r3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a97a:	061b      	lsls	r3, r3, #24
 800a97c:	4933      	ldr	r1, [pc, #204]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a97e:	4313      	orrs	r3, r2
 800a980:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a982:	4b33      	ldr	r3, [pc, #204]	; (800aa50 <HAL_RCC_OscConfig+0x4dc>)
 800a984:	2201      	movs	r2, #1
 800a986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a988:	f7fd fdb2 	bl	80084f0 <HAL_GetTick>
 800a98c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a98e:	e008      	b.n	800a9a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a990:	f7fd fdae 	bl	80084f0 <HAL_GetTick>
 800a994:	4602      	mov	r2, r0
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	1ad3      	subs	r3, r2, r3
 800a99a:	2b02      	cmp	r3, #2
 800a99c:	d901      	bls.n	800a9a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a99e:	2303      	movs	r3, #3
 800a9a0:	e04d      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9a2:	4b2a      	ldr	r3, [pc, #168]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d0f0      	beq.n	800a990 <HAL_RCC_OscConfig+0x41c>
 800a9ae:	e045      	b.n	800aa3c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9b0:	4b27      	ldr	r3, [pc, #156]	; (800aa50 <HAL_RCC_OscConfig+0x4dc>)
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9b6:	f7fd fd9b 	bl	80084f0 <HAL_GetTick>
 800a9ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9bc:	e008      	b.n	800a9d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9be:	f7fd fd97 	bl	80084f0 <HAL_GetTick>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d901      	bls.n	800a9d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a9cc:	2303      	movs	r3, #3
 800a9ce:	e036      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9d0:	4b1e      	ldr	r3, [pc, #120]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1f0      	bne.n	800a9be <HAL_RCC_OscConfig+0x44a>
 800a9dc:	e02e      	b.n	800aa3c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	699b      	ldr	r3, [r3, #24]
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	d101      	bne.n	800a9ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e029      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800a9ea:	4b18      	ldr	r3, [pc, #96]	; (800aa4c <HAL_RCC_OscConfig+0x4d8>)
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	69db      	ldr	r3, [r3, #28]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d11c      	bne.n	800aa38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	d115      	bne.n	800aa38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800aa12:	4013      	ands	r3, r2
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d10d      	bne.n	800aa38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d106      	bne.n	800aa38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d001      	beq.n	800aa3c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e000      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3718      	adds	r7, #24
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	40007000 	.word	0x40007000
 800aa4c:	40023800 	.word	0x40023800
 800aa50:	42470060 	.word	0x42470060

0800aa54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d101      	bne.n	800aa68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aa64:	2301      	movs	r3, #1
 800aa66:	e0cc      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800aa68:	4b68      	ldr	r3, [pc, #416]	; (800ac0c <HAL_RCC_ClockConfig+0x1b8>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f003 030f 	and.w	r3, r3, #15
 800aa70:	683a      	ldr	r2, [r7, #0]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d90c      	bls.n	800aa90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa76:	4b65      	ldr	r3, [pc, #404]	; (800ac0c <HAL_RCC_ClockConfig+0x1b8>)
 800aa78:	683a      	ldr	r2, [r7, #0]
 800aa7a:	b2d2      	uxtb	r2, r2
 800aa7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa7e:	4b63      	ldr	r3, [pc, #396]	; (800ac0c <HAL_RCC_ClockConfig+0x1b8>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f003 030f 	and.w	r3, r3, #15
 800aa86:	683a      	ldr	r2, [r7, #0]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d001      	beq.n	800aa90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e0b8      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f003 0302 	and.w	r3, r3, #2
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d020      	beq.n	800aade <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f003 0304 	and.w	r3, r3, #4
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d005      	beq.n	800aab4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aaa8:	4b59      	ldr	r3, [pc, #356]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	4a58      	ldr	r2, [pc, #352]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aaae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800aab2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f003 0308 	and.w	r3, r3, #8
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d005      	beq.n	800aacc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800aac0:	4b53      	ldr	r3, [pc, #332]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	4a52      	ldr	r2, [pc, #328]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aac6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800aaca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aacc:	4b50      	ldr	r3, [pc, #320]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aace:	689b      	ldr	r3, [r3, #8]
 800aad0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	494d      	ldr	r1, [pc, #308]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aada:	4313      	orrs	r3, r2
 800aadc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f003 0301 	and.w	r3, r3, #1
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d044      	beq.n	800ab74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	685b      	ldr	r3, [r3, #4]
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d107      	bne.n	800ab02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aaf2:	4b47      	ldr	r3, [pc, #284]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d119      	bne.n	800ab32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800aafe:	2301      	movs	r3, #1
 800ab00:	e07f      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	2b02      	cmp	r3, #2
 800ab08:	d003      	beq.n	800ab12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ab0e:	2b03      	cmp	r3, #3
 800ab10:	d107      	bne.n	800ab22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab12:	4b3f      	ldr	r3, [pc, #252]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d109      	bne.n	800ab32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e06f      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ab22:	4b3b      	ldr	r3, [pc, #236]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f003 0302 	and.w	r3, r3, #2
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d101      	bne.n	800ab32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	e067      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ab32:	4b37      	ldr	r3, [pc, #220]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	f023 0203 	bic.w	r2, r3, #3
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	4934      	ldr	r1, [pc, #208]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800ab40:	4313      	orrs	r3, r2
 800ab42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ab44:	f7fd fcd4 	bl	80084f0 <HAL_GetTick>
 800ab48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab4a:	e00a      	b.n	800ab62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab4c:	f7fd fcd0 	bl	80084f0 <HAL_GetTick>
 800ab50:	4602      	mov	r2, r0
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	1ad3      	subs	r3, r2, r3
 800ab56:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d901      	bls.n	800ab62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ab5e:	2303      	movs	r3, #3
 800ab60:	e04f      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab62:	4b2b      	ldr	r3, [pc, #172]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f003 020c 	and.w	r2, r3, #12
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	009b      	lsls	r3, r3, #2
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d1eb      	bne.n	800ab4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ab74:	4b25      	ldr	r3, [pc, #148]	; (800ac0c <HAL_RCC_ClockConfig+0x1b8>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 030f 	and.w	r3, r3, #15
 800ab7c:	683a      	ldr	r2, [r7, #0]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d20c      	bcs.n	800ab9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab82:	4b22      	ldr	r3, [pc, #136]	; (800ac0c <HAL_RCC_ClockConfig+0x1b8>)
 800ab84:	683a      	ldr	r2, [r7, #0]
 800ab86:	b2d2      	uxtb	r2, r2
 800ab88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab8a:	4b20      	ldr	r3, [pc, #128]	; (800ac0c <HAL_RCC_ClockConfig+0x1b8>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f003 030f 	and.w	r3, r3, #15
 800ab92:	683a      	ldr	r2, [r7, #0]
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d001      	beq.n	800ab9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e032      	b.n	800ac02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f003 0304 	and.w	r3, r3, #4
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d008      	beq.n	800abba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aba8:	4b19      	ldr	r3, [pc, #100]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	4916      	ldr	r1, [pc, #88]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800abb6:	4313      	orrs	r3, r2
 800abb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f003 0308 	and.w	r3, r3, #8
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d009      	beq.n	800abda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800abc6:	4b12      	ldr	r3, [pc, #72]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800abc8:	689b      	ldr	r3, [r3, #8]
 800abca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	00db      	lsls	r3, r3, #3
 800abd4:	490e      	ldr	r1, [pc, #56]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800abd6:	4313      	orrs	r3, r2
 800abd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800abda:	f000 f821 	bl	800ac20 <HAL_RCC_GetSysClockFreq>
 800abde:	4601      	mov	r1, r0
 800abe0:	4b0b      	ldr	r3, [pc, #44]	; (800ac10 <HAL_RCC_ClockConfig+0x1bc>)
 800abe2:	689b      	ldr	r3, [r3, #8]
 800abe4:	091b      	lsrs	r3, r3, #4
 800abe6:	f003 030f 	and.w	r3, r3, #15
 800abea:	4a0a      	ldr	r2, [pc, #40]	; (800ac14 <HAL_RCC_ClockConfig+0x1c0>)
 800abec:	5cd3      	ldrb	r3, [r2, r3]
 800abee:	fa21 f303 	lsr.w	r3, r1, r3
 800abf2:	4a09      	ldr	r2, [pc, #36]	; (800ac18 <HAL_RCC_ClockConfig+0x1c4>)
 800abf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800abf6:	4b09      	ldr	r3, [pc, #36]	; (800ac1c <HAL_RCC_ClockConfig+0x1c8>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4618      	mov	r0, r3
 800abfc:	f7fd f9e0 	bl	8007fc0 <HAL_InitTick>

  return HAL_OK;
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
 800ac0a:	bf00      	nop
 800ac0c:	40023c00 	.word	0x40023c00
 800ac10:	40023800 	.word	0x40023800
 800ac14:	08018fe8 	.word	0x08018fe8
 800ac18:	20000cb4 	.word	0x20000cb4
 800ac1c:	20000cb8 	.word	0x20000cb8

0800ac20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800ac26:	2300      	movs	r3, #0
 800ac28:	607b      	str	r3, [r7, #4]
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	60fb      	str	r3, [r7, #12]
 800ac2e:	2300      	movs	r3, #0
 800ac30:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800ac32:	2300      	movs	r3, #0
 800ac34:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ac36:	4b63      	ldr	r3, [pc, #396]	; (800adc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	f003 030c 	and.w	r3, r3, #12
 800ac3e:	2b04      	cmp	r3, #4
 800ac40:	d007      	beq.n	800ac52 <HAL_RCC_GetSysClockFreq+0x32>
 800ac42:	2b08      	cmp	r3, #8
 800ac44:	d008      	beq.n	800ac58 <HAL_RCC_GetSysClockFreq+0x38>
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	f040 80b4 	bne.w	800adb4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ac4c:	4b5e      	ldr	r3, [pc, #376]	; (800adc8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800ac4e:	60bb      	str	r3, [r7, #8]
       break;
 800ac50:	e0b3      	b.n	800adba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ac52:	4b5e      	ldr	r3, [pc, #376]	; (800adcc <HAL_RCC_GetSysClockFreq+0x1ac>)
 800ac54:	60bb      	str	r3, [r7, #8]
      break;
 800ac56:	e0b0      	b.n	800adba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ac58:	4b5a      	ldr	r3, [pc, #360]	; (800adc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ac60:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ac62:	4b58      	ldr	r3, [pc, #352]	; (800adc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac64:	685b      	ldr	r3, [r3, #4]
 800ac66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d04a      	beq.n	800ad04 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ac6e:	4b55      	ldr	r3, [pc, #340]	; (800adc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	099b      	lsrs	r3, r3, #6
 800ac74:	f04f 0400 	mov.w	r4, #0
 800ac78:	f240 11ff 	movw	r1, #511	; 0x1ff
 800ac7c:	f04f 0200 	mov.w	r2, #0
 800ac80:	ea03 0501 	and.w	r5, r3, r1
 800ac84:	ea04 0602 	and.w	r6, r4, r2
 800ac88:	4629      	mov	r1, r5
 800ac8a:	4632      	mov	r2, r6
 800ac8c:	f04f 0300 	mov.w	r3, #0
 800ac90:	f04f 0400 	mov.w	r4, #0
 800ac94:	0154      	lsls	r4, r2, #5
 800ac96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800ac9a:	014b      	lsls	r3, r1, #5
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	4622      	mov	r2, r4
 800aca0:	1b49      	subs	r1, r1, r5
 800aca2:	eb62 0206 	sbc.w	r2, r2, r6
 800aca6:	f04f 0300 	mov.w	r3, #0
 800acaa:	f04f 0400 	mov.w	r4, #0
 800acae:	0194      	lsls	r4, r2, #6
 800acb0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800acb4:	018b      	lsls	r3, r1, #6
 800acb6:	1a5b      	subs	r3, r3, r1
 800acb8:	eb64 0402 	sbc.w	r4, r4, r2
 800acbc:	f04f 0100 	mov.w	r1, #0
 800acc0:	f04f 0200 	mov.w	r2, #0
 800acc4:	00e2      	lsls	r2, r4, #3
 800acc6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800acca:	00d9      	lsls	r1, r3, #3
 800accc:	460b      	mov	r3, r1
 800acce:	4614      	mov	r4, r2
 800acd0:	195b      	adds	r3, r3, r5
 800acd2:	eb44 0406 	adc.w	r4, r4, r6
 800acd6:	f04f 0100 	mov.w	r1, #0
 800acda:	f04f 0200 	mov.w	r2, #0
 800acde:	0262      	lsls	r2, r4, #9
 800ace0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800ace4:	0259      	lsls	r1, r3, #9
 800ace6:	460b      	mov	r3, r1
 800ace8:	4614      	mov	r4, r2
 800acea:	4618      	mov	r0, r3
 800acec:	4621      	mov	r1, r4
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f04f 0400 	mov.w	r4, #0
 800acf4:	461a      	mov	r2, r3
 800acf6:	4623      	mov	r3, r4
 800acf8:	f7f5 ffd6 	bl	8000ca8 <__aeabi_uldivmod>
 800acfc:	4603      	mov	r3, r0
 800acfe:	460c      	mov	r4, r1
 800ad00:	60fb      	str	r3, [r7, #12]
 800ad02:	e049      	b.n	800ad98 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ad04:	4b2f      	ldr	r3, [pc, #188]	; (800adc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	099b      	lsrs	r3, r3, #6
 800ad0a:	f04f 0400 	mov.w	r4, #0
 800ad0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 800ad12:	f04f 0200 	mov.w	r2, #0
 800ad16:	ea03 0501 	and.w	r5, r3, r1
 800ad1a:	ea04 0602 	and.w	r6, r4, r2
 800ad1e:	4629      	mov	r1, r5
 800ad20:	4632      	mov	r2, r6
 800ad22:	f04f 0300 	mov.w	r3, #0
 800ad26:	f04f 0400 	mov.w	r4, #0
 800ad2a:	0154      	lsls	r4, r2, #5
 800ad2c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800ad30:	014b      	lsls	r3, r1, #5
 800ad32:	4619      	mov	r1, r3
 800ad34:	4622      	mov	r2, r4
 800ad36:	1b49      	subs	r1, r1, r5
 800ad38:	eb62 0206 	sbc.w	r2, r2, r6
 800ad3c:	f04f 0300 	mov.w	r3, #0
 800ad40:	f04f 0400 	mov.w	r4, #0
 800ad44:	0194      	lsls	r4, r2, #6
 800ad46:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800ad4a:	018b      	lsls	r3, r1, #6
 800ad4c:	1a5b      	subs	r3, r3, r1
 800ad4e:	eb64 0402 	sbc.w	r4, r4, r2
 800ad52:	f04f 0100 	mov.w	r1, #0
 800ad56:	f04f 0200 	mov.w	r2, #0
 800ad5a:	00e2      	lsls	r2, r4, #3
 800ad5c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800ad60:	00d9      	lsls	r1, r3, #3
 800ad62:	460b      	mov	r3, r1
 800ad64:	4614      	mov	r4, r2
 800ad66:	195b      	adds	r3, r3, r5
 800ad68:	eb44 0406 	adc.w	r4, r4, r6
 800ad6c:	f04f 0100 	mov.w	r1, #0
 800ad70:	f04f 0200 	mov.w	r2, #0
 800ad74:	02a2      	lsls	r2, r4, #10
 800ad76:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800ad7a:	0299      	lsls	r1, r3, #10
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	4614      	mov	r4, r2
 800ad80:	4618      	mov	r0, r3
 800ad82:	4621      	mov	r1, r4
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f04f 0400 	mov.w	r4, #0
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	4623      	mov	r3, r4
 800ad8e:	f7f5 ff8b 	bl	8000ca8 <__aeabi_uldivmod>
 800ad92:	4603      	mov	r3, r0
 800ad94:	460c      	mov	r4, r1
 800ad96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800ad98:	4b0a      	ldr	r3, [pc, #40]	; (800adc4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	0c1b      	lsrs	r3, r3, #16
 800ad9e:	f003 0303 	and.w	r3, r3, #3
 800ada2:	3301      	adds	r3, #1
 800ada4:	005b      	lsls	r3, r3, #1
 800ada6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb0:	60bb      	str	r3, [r7, #8]
      break;
 800adb2:	e002      	b.n	800adba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800adb4:	4b04      	ldr	r3, [pc, #16]	; (800adc8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800adb6:	60bb      	str	r3, [r7, #8]
      break;
 800adb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800adba:	68bb      	ldr	r3, [r7, #8]
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3714      	adds	r7, #20
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adc4:	40023800 	.word	0x40023800
 800adc8:	00f42400 	.word	0x00f42400
 800adcc:	007a1200 	.word	0x007a1200

0800add0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800add0:	b480      	push	{r7}
 800add2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800add4:	4b03      	ldr	r3, [pc, #12]	; (800ade4 <HAL_RCC_GetHCLKFreq+0x14>)
 800add6:	681b      	ldr	r3, [r3, #0]
}
 800add8:	4618      	mov	r0, r3
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	20000cb4 	.word	0x20000cb4

0800ade8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800adec:	f7ff fff0 	bl	800add0 <HAL_RCC_GetHCLKFreq>
 800adf0:	4601      	mov	r1, r0
 800adf2:	4b05      	ldr	r3, [pc, #20]	; (800ae08 <HAL_RCC_GetPCLK1Freq+0x20>)
 800adf4:	689b      	ldr	r3, [r3, #8]
 800adf6:	0a9b      	lsrs	r3, r3, #10
 800adf8:	f003 0307 	and.w	r3, r3, #7
 800adfc:	4a03      	ldr	r2, [pc, #12]	; (800ae0c <HAL_RCC_GetPCLK1Freq+0x24>)
 800adfe:	5cd3      	ldrb	r3, [r2, r3]
 800ae00:	fa21 f303 	lsr.w	r3, r1, r3
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	40023800 	.word	0x40023800
 800ae0c:	08018ff8 	.word	0x08018ff8

0800ae10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800ae14:	f7ff ffdc 	bl	800add0 <HAL_RCC_GetHCLKFreq>
 800ae18:	4601      	mov	r1, r0
 800ae1a:	4b05      	ldr	r3, [pc, #20]	; (800ae30 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	0b5b      	lsrs	r3, r3, #13
 800ae20:	f003 0307 	and.w	r3, r3, #7
 800ae24:	4a03      	ldr	r2, [pc, #12]	; (800ae34 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ae26:	5cd3      	ldrb	r3, [r2, r3]
 800ae28:	fa21 f303 	lsr.w	r3, r1, r3
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	40023800 	.word	0x40023800
 800ae34:	08018ff8 	.word	0x08018ff8

0800ae38 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	220f      	movs	r2, #15
 800ae46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ae48:	4b12      	ldr	r3, [pc, #72]	; (800ae94 <HAL_RCC_GetClockConfig+0x5c>)
 800ae4a:	689b      	ldr	r3, [r3, #8]
 800ae4c:	f003 0203 	and.w	r2, r3, #3
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800ae54:	4b0f      	ldr	r3, [pc, #60]	; (800ae94 <HAL_RCC_GetClockConfig+0x5c>)
 800ae56:	689b      	ldr	r3, [r3, #8]
 800ae58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800ae60:	4b0c      	ldr	r3, [pc, #48]	; (800ae94 <HAL_RCC_GetClockConfig+0x5c>)
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800ae6c:	4b09      	ldr	r3, [pc, #36]	; (800ae94 <HAL_RCC_GetClockConfig+0x5c>)
 800ae6e:	689b      	ldr	r3, [r3, #8]
 800ae70:	08db      	lsrs	r3, r3, #3
 800ae72:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ae7a:	4b07      	ldr	r3, [pc, #28]	; (800ae98 <HAL_RCC_GetClockConfig+0x60>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f003 020f 	and.w	r2, r3, #15
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	601a      	str	r2, [r3, #0]
}
 800ae86:	bf00      	nop
 800ae88:	370c      	adds	r7, #12
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	40023800 	.word	0x40023800
 800ae98:	40023c00 	.word	0x40023c00

0800ae9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d101      	bne.n	800aeae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e01d      	b.n	800aeea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aeb4:	b2db      	uxtb	r3, r3
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d106      	bne.n	800aec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f7fd f9b8 	bl	8008238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2202      	movs	r2, #2
 800aecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681a      	ldr	r2, [r3, #0]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	3304      	adds	r3, #4
 800aed8:	4619      	mov	r1, r3
 800aeda:	4610      	mov	r0, r2
 800aedc:	f000 f95e 	bl	800b19c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2201      	movs	r2, #1
 800aee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aee8:	2300      	movs	r3, #0
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3708      	adds	r7, #8
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b085      	sub	sp, #20
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	68da      	ldr	r2, [r3, #12]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f042 0201 	orr.w	r2, r2, #1
 800af08:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	f003 0307 	and.w	r3, r3, #7
 800af14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2b06      	cmp	r3, #6
 800af1a:	d007      	beq.n	800af2c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f042 0201 	orr.w	r2, r2, #1
 800af2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3714      	adds	r7, #20
 800af32:	46bd      	mov	sp, r7
 800af34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af38:	4770      	bx	lr

0800af3a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b082      	sub	sp, #8
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	691b      	ldr	r3, [r3, #16]
 800af48:	f003 0302 	and.w	r3, r3, #2
 800af4c:	2b02      	cmp	r3, #2
 800af4e:	d122      	bne.n	800af96 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	f003 0302 	and.w	r3, r3, #2
 800af5a:	2b02      	cmp	r3, #2
 800af5c:	d11b      	bne.n	800af96 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f06f 0202 	mvn.w	r2, #2
 800af66:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2201      	movs	r2, #1
 800af6c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	699b      	ldr	r3, [r3, #24]
 800af74:	f003 0303 	and.w	r3, r3, #3
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d003      	beq.n	800af84 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 f8ee 	bl	800b15e <HAL_TIM_IC_CaptureCallback>
 800af82:	e005      	b.n	800af90 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f8e0 	bl	800b14a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 f8f1 	bl	800b172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	691b      	ldr	r3, [r3, #16]
 800af9c:	f003 0304 	and.w	r3, r3, #4
 800afa0:	2b04      	cmp	r3, #4
 800afa2:	d122      	bne.n	800afea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	f003 0304 	and.w	r3, r3, #4
 800afae:	2b04      	cmp	r3, #4
 800afb0:	d11b      	bne.n	800afea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f06f 0204 	mvn.w	r2, #4
 800afba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2202      	movs	r2, #2
 800afc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	699b      	ldr	r3, [r3, #24]
 800afc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d003      	beq.n	800afd8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f000 f8c4 	bl	800b15e <HAL_TIM_IC_CaptureCallback>
 800afd6:	e005      	b.n	800afe4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f000 f8b6 	bl	800b14a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 f8c7 	bl	800b172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2200      	movs	r2, #0
 800afe8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	691b      	ldr	r3, [r3, #16]
 800aff0:	f003 0308 	and.w	r3, r3, #8
 800aff4:	2b08      	cmp	r3, #8
 800aff6:	d122      	bne.n	800b03e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	68db      	ldr	r3, [r3, #12]
 800affe:	f003 0308 	and.w	r3, r3, #8
 800b002:	2b08      	cmp	r3, #8
 800b004:	d11b      	bne.n	800b03e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f06f 0208 	mvn.w	r2, #8
 800b00e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2204      	movs	r2, #4
 800b014:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	69db      	ldr	r3, [r3, #28]
 800b01c:	f003 0303 	and.w	r3, r3, #3
 800b020:	2b00      	cmp	r3, #0
 800b022:	d003      	beq.n	800b02c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 f89a 	bl	800b15e <HAL_TIM_IC_CaptureCallback>
 800b02a:	e005      	b.n	800b038 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 f88c 	bl	800b14a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 f89d 	bl	800b172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2200      	movs	r2, #0
 800b03c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	691b      	ldr	r3, [r3, #16]
 800b044:	f003 0310 	and.w	r3, r3, #16
 800b048:	2b10      	cmp	r3, #16
 800b04a:	d122      	bne.n	800b092 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	f003 0310 	and.w	r3, r3, #16
 800b056:	2b10      	cmp	r3, #16
 800b058:	d11b      	bne.n	800b092 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f06f 0210 	mvn.w	r2, #16
 800b062:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2208      	movs	r2, #8
 800b068:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	69db      	ldr	r3, [r3, #28]
 800b070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b074:	2b00      	cmp	r3, #0
 800b076:	d003      	beq.n	800b080 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f000 f870 	bl	800b15e <HAL_TIM_IC_CaptureCallback>
 800b07e:	e005      	b.n	800b08c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f000 f862 	bl	800b14a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f873 	bl	800b172 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2200      	movs	r2, #0
 800b090:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	691b      	ldr	r3, [r3, #16]
 800b098:	f003 0301 	and.w	r3, r3, #1
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d10e      	bne.n	800b0be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	68db      	ldr	r3, [r3, #12]
 800b0a6:	f003 0301 	and.w	r3, r3, #1
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d107      	bne.n	800b0be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f06f 0201 	mvn.w	r2, #1
 800b0b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f7f8 f987 	bl	80033cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	691b      	ldr	r3, [r3, #16]
 800b0c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0c8:	2b80      	cmp	r3, #128	; 0x80
 800b0ca:	d10e      	bne.n	800b0ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68db      	ldr	r3, [r3, #12]
 800b0d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0d6:	2b80      	cmp	r3, #128	; 0x80
 800b0d8:	d107      	bne.n	800b0ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b0e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f000 f97f 	bl	800b3e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	691b      	ldr	r3, [r3, #16]
 800b0f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f4:	2b40      	cmp	r3, #64	; 0x40
 800b0f6:	d10e      	bne.n	800b116 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b102:	2b40      	cmp	r3, #64	; 0x40
 800b104:	d107      	bne.n	800b116 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b10e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 f838 	bl	800b186 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	f003 0320 	and.w	r3, r3, #32
 800b120:	2b20      	cmp	r3, #32
 800b122:	d10e      	bne.n	800b142 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	68db      	ldr	r3, [r3, #12]
 800b12a:	f003 0320 	and.w	r3, r3, #32
 800b12e:	2b20      	cmp	r3, #32
 800b130:	d107      	bne.n	800b142 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f06f 0220 	mvn.w	r2, #32
 800b13a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 f949 	bl	800b3d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b142:	bf00      	nop
 800b144:	3708      	adds	r7, #8
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}

0800b14a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b14a:	b480      	push	{r7}
 800b14c:	b083      	sub	sp, #12
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b152:	bf00      	nop
 800b154:	370c      	adds	r7, #12
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr

0800b15e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b15e:	b480      	push	{r7}
 800b160:	b083      	sub	sp, #12
 800b162:	af00      	add	r7, sp, #0
 800b164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b166:	bf00      	nop
 800b168:	370c      	adds	r7, #12
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr

0800b172 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b172:	b480      	push	{r7}
 800b174:	b083      	sub	sp, #12
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b17a:	bf00      	nop
 800b17c:	370c      	adds	r7, #12
 800b17e:	46bd      	mov	sp, r7
 800b180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b184:	4770      	bx	lr

0800b186 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b186:	b480      	push	{r7}
 800b188:	b083      	sub	sp, #12
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b18e:	bf00      	nop
 800b190:	370c      	adds	r7, #12
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr
	...

0800b19c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b19c:	b480      	push	{r7}
 800b19e:	b085      	sub	sp, #20
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
 800b1a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	4a40      	ldr	r2, [pc, #256]	; (800b2b0 <TIM_Base_SetConfig+0x114>)
 800b1b0:	4293      	cmp	r3, r2
 800b1b2:	d013      	beq.n	800b1dc <TIM_Base_SetConfig+0x40>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1ba:	d00f      	beq.n	800b1dc <TIM_Base_SetConfig+0x40>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	4a3d      	ldr	r2, [pc, #244]	; (800b2b4 <TIM_Base_SetConfig+0x118>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d00b      	beq.n	800b1dc <TIM_Base_SetConfig+0x40>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	4a3c      	ldr	r2, [pc, #240]	; (800b2b8 <TIM_Base_SetConfig+0x11c>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d007      	beq.n	800b1dc <TIM_Base_SetConfig+0x40>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	4a3b      	ldr	r2, [pc, #236]	; (800b2bc <TIM_Base_SetConfig+0x120>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d003      	beq.n	800b1dc <TIM_Base_SetConfig+0x40>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	4a3a      	ldr	r2, [pc, #232]	; (800b2c0 <TIM_Base_SetConfig+0x124>)
 800b1d8:	4293      	cmp	r3, r2
 800b1da:	d108      	bne.n	800b1ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	68fa      	ldr	r2, [r7, #12]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a2f      	ldr	r2, [pc, #188]	; (800b2b0 <TIM_Base_SetConfig+0x114>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d02b      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1fc:	d027      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a2c      	ldr	r2, [pc, #176]	; (800b2b4 <TIM_Base_SetConfig+0x118>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d023      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4a2b      	ldr	r2, [pc, #172]	; (800b2b8 <TIM_Base_SetConfig+0x11c>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d01f      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	4a2a      	ldr	r2, [pc, #168]	; (800b2bc <TIM_Base_SetConfig+0x120>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d01b      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	4a29      	ldr	r2, [pc, #164]	; (800b2c0 <TIM_Base_SetConfig+0x124>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d017      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	4a28      	ldr	r2, [pc, #160]	; (800b2c4 <TIM_Base_SetConfig+0x128>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d013      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4a27      	ldr	r2, [pc, #156]	; (800b2c8 <TIM_Base_SetConfig+0x12c>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d00f      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a26      	ldr	r2, [pc, #152]	; (800b2cc <TIM_Base_SetConfig+0x130>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d00b      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	4a25      	ldr	r2, [pc, #148]	; (800b2d0 <TIM_Base_SetConfig+0x134>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d007      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	4a24      	ldr	r2, [pc, #144]	; (800b2d4 <TIM_Base_SetConfig+0x138>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d003      	beq.n	800b24e <TIM_Base_SetConfig+0xb2>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	4a23      	ldr	r2, [pc, #140]	; (800b2d8 <TIM_Base_SetConfig+0x13c>)
 800b24a:	4293      	cmp	r3, r2
 800b24c:	d108      	bne.n	800b260 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	695b      	ldr	r3, [r3, #20]
 800b26a:	4313      	orrs	r3, r2
 800b26c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	68fa      	ldr	r2, [r7, #12]
 800b272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	689a      	ldr	r2, [r3, #8]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a0a      	ldr	r2, [pc, #40]	; (800b2b0 <TIM_Base_SetConfig+0x114>)
 800b288:	4293      	cmp	r3, r2
 800b28a:	d003      	beq.n	800b294 <TIM_Base_SetConfig+0xf8>
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	4a0c      	ldr	r2, [pc, #48]	; (800b2c0 <TIM_Base_SetConfig+0x124>)
 800b290:	4293      	cmp	r3, r2
 800b292:	d103      	bne.n	800b29c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	691a      	ldr	r2, [r3, #16]
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2201      	movs	r2, #1
 800b2a0:	615a      	str	r2, [r3, #20]
}
 800b2a2:	bf00      	nop
 800b2a4:	3714      	adds	r7, #20
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr
 800b2ae:	bf00      	nop
 800b2b0:	40010000 	.word	0x40010000
 800b2b4:	40000400 	.word	0x40000400
 800b2b8:	40000800 	.word	0x40000800
 800b2bc:	40000c00 	.word	0x40000c00
 800b2c0:	40010400 	.word	0x40010400
 800b2c4:	40014000 	.word	0x40014000
 800b2c8:	40014400 	.word	0x40014400
 800b2cc:	40014800 	.word	0x40014800
 800b2d0:	40001800 	.word	0x40001800
 800b2d4:	40001c00 	.word	0x40001c00
 800b2d8:	40002000 	.word	0x40002000

0800b2dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d101      	bne.n	800b2f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b2f0:	2302      	movs	r3, #2
 800b2f2:	e05a      	b.n	800b3aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2202      	movs	r2, #2
 800b300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	689b      	ldr	r3, [r3, #8]
 800b312:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b31a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	68fa      	ldr	r2, [r7, #12]
 800b322:	4313      	orrs	r3, r2
 800b324:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	68fa      	ldr	r2, [r7, #12]
 800b32c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	4a21      	ldr	r2, [pc, #132]	; (800b3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d022      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b340:	d01d      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4a1d      	ldr	r2, [pc, #116]	; (800b3bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d018      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a1b      	ldr	r2, [pc, #108]	; (800b3c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d013      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a1a      	ldr	r2, [pc, #104]	; (800b3c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d00e      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a18      	ldr	r2, [pc, #96]	; (800b3c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d009      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a17      	ldr	r2, [pc, #92]	; (800b3cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b370:	4293      	cmp	r3, r2
 800b372:	d004      	beq.n	800b37e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	4a15      	ldr	r2, [pc, #84]	; (800b3d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d10c      	bne.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b384:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	685b      	ldr	r3, [r3, #4]
 800b38a:	68ba      	ldr	r2, [r7, #8]
 800b38c:	4313      	orrs	r3, r2
 800b38e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	68ba      	ldr	r2, [r7, #8]
 800b396:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2201      	movs	r2, #1
 800b39c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b3a8:	2300      	movs	r3, #0
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3714      	adds	r7, #20
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr
 800b3b6:	bf00      	nop
 800b3b8:	40010000 	.word	0x40010000
 800b3bc:	40000400 	.word	0x40000400
 800b3c0:	40000800 	.word	0x40000800
 800b3c4:	40000c00 	.word	0x40000c00
 800b3c8:	40010400 	.word	0x40010400
 800b3cc:	40014000 	.word	0x40014000
 800b3d0:	40001800 	.word	0x40001800

0800b3d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b3dc:	bf00      	nop
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr

0800b3e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b3f0:	bf00      	nop
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fa:	4770      	bx	lr

0800b3fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b082      	sub	sp, #8
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d101      	bne.n	800b40e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b40a:	2301      	movs	r3, #1
 800b40c:	e03f      	b.n	800b48e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b414:	b2db      	uxtb	r3, r3
 800b416:	2b00      	cmp	r3, #0
 800b418:	d106      	bne.n	800b428 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2200      	movs	r2, #0
 800b41e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f7fc ff5a 	bl	80082dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2224      	movs	r2, #36	; 0x24
 800b42c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68da      	ldr	r2, [r3, #12]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b43e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 fb6b 	bl	800bb1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	691a      	ldr	r2, [r3, #16]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b454:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	695a      	ldr	r2, [r3, #20]
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b464:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	68da      	ldr	r2, [r3, #12]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b474:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2220      	movs	r2, #32
 800b480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2220      	movs	r2, #32
 800b488:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b48c:	2300      	movs	r3, #0
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3708      	adds	r7, #8
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
	...

0800b498 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	4613      	mov	r3, r2
 800b4a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	2b20      	cmp	r3, #32
 800b4b0:	d153      	bne.n	800b55a <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d002      	beq.n	800b4be <HAL_UART_Transmit_DMA+0x26>
 800b4b8:	88fb      	ldrh	r3, [r7, #6]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d101      	bne.n	800b4c2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e04c      	b.n	800b55c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b4c8:	2b01      	cmp	r3, #1
 800b4ca:	d101      	bne.n	800b4d0 <HAL_UART_Transmit_DMA+0x38>
 800b4cc:	2302      	movs	r3, #2
 800b4ce:	e045      	b.n	800b55c <HAL_UART_Transmit_DMA+0xc4>
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	88fa      	ldrh	r2, [r7, #6]
 800b4e2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	88fa      	ldrh	r2, [r7, #6]
 800b4e8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2221      	movs	r2, #33	; 0x21
 800b4f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4fc:	4a19      	ldr	r2, [pc, #100]	; (800b564 <HAL_UART_Transmit_DMA+0xcc>)
 800b4fe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b504:	4a18      	ldr	r2, [pc, #96]	; (800b568 <HAL_UART_Transmit_DMA+0xd0>)
 800b506:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b50c:	4a17      	ldr	r2, [pc, #92]	; (800b56c <HAL_UART_Transmit_DMA+0xd4>)
 800b50e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b514:	2200      	movs	r2, #0
 800b516:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800b518:	f107 0308 	add.w	r3, r7, #8
 800b51c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b522:	697b      	ldr	r3, [r7, #20]
 800b524:	6819      	ldr	r1, [r3, #0]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	3304      	adds	r3, #4
 800b52c:	461a      	mov	r2, r3
 800b52e:	88fb      	ldrh	r3, [r7, #6]
 800b530:	f7fd f99c 	bl	800886c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b53c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2200      	movs	r2, #0
 800b542:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	695a      	ldr	r2, [r3, #20]
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b554:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b556:	2300      	movs	r3, #0
 800b558:	e000      	b.n	800b55c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800b55a:	2302      	movs	r3, #2
  }
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3718      	adds	r7, #24
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}
 800b564:	0800b7ad 	.word	0x0800b7ad
 800b568:	0800b7ff 	.word	0x0800b7ff
 800b56c:	0800b81b 	.word	0x0800b81b

0800b570 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b088      	sub	sp, #32
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	695b      	ldr	r3, [r3, #20]
 800b58e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b590:	2300      	movs	r3, #0
 800b592:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b594:	2300      	movs	r3, #0
 800b596:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b598:	69fb      	ldr	r3, [r7, #28]
 800b59a:	f003 030f 	and.w	r3, r3, #15
 800b59e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b5a0:	693b      	ldr	r3, [r7, #16]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d10d      	bne.n	800b5c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b5a6:	69fb      	ldr	r3, [r7, #28]
 800b5a8:	f003 0320 	and.w	r3, r3, #32
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d008      	beq.n	800b5c2 <HAL_UART_IRQHandler+0x52>
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	f003 0320 	and.w	r3, r3, #32
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d003      	beq.n	800b5c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f000 fa2d 	bl	800ba1a <UART_Receive_IT>
      return;
 800b5c0:	e0d1      	b.n	800b766 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	f000 80b0 	beq.w	800b72a <HAL_UART_IRQHandler+0x1ba>
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	f003 0301 	and.w	r3, r3, #1
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d105      	bne.n	800b5e0 <HAL_UART_IRQHandler+0x70>
 800b5d4:	69bb      	ldr	r3, [r7, #24]
 800b5d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	f000 80a5 	beq.w	800b72a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b5e0:	69fb      	ldr	r3, [r7, #28]
 800b5e2:	f003 0301 	and.w	r3, r3, #1
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00a      	beq.n	800b600 <HAL_UART_IRQHandler+0x90>
 800b5ea:	69bb      	ldr	r3, [r7, #24]
 800b5ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d005      	beq.n	800b600 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5f8:	f043 0201 	orr.w	r2, r3, #1
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b600:	69fb      	ldr	r3, [r7, #28]
 800b602:	f003 0304 	and.w	r3, r3, #4
 800b606:	2b00      	cmp	r3, #0
 800b608:	d00a      	beq.n	800b620 <HAL_UART_IRQHandler+0xb0>
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	f003 0301 	and.w	r3, r3, #1
 800b610:	2b00      	cmp	r3, #0
 800b612:	d005      	beq.n	800b620 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b618:	f043 0202 	orr.w	r2, r3, #2
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b620:	69fb      	ldr	r3, [r7, #28]
 800b622:	f003 0302 	and.w	r3, r3, #2
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00a      	beq.n	800b640 <HAL_UART_IRQHandler+0xd0>
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	f003 0301 	and.w	r3, r3, #1
 800b630:	2b00      	cmp	r3, #0
 800b632:	d005      	beq.n	800b640 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b638:	f043 0204 	orr.w	r2, r3, #4
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b640:	69fb      	ldr	r3, [r7, #28]
 800b642:	f003 0308 	and.w	r3, r3, #8
 800b646:	2b00      	cmp	r3, #0
 800b648:	d00f      	beq.n	800b66a <HAL_UART_IRQHandler+0xfa>
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	f003 0320 	and.w	r3, r3, #32
 800b650:	2b00      	cmp	r3, #0
 800b652:	d104      	bne.n	800b65e <HAL_UART_IRQHandler+0xee>
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	f003 0301 	and.w	r3, r3, #1
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d005      	beq.n	800b66a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b662:	f043 0208 	orr.w	r2, r3, #8
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d078      	beq.n	800b764 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b672:	69fb      	ldr	r3, [r7, #28]
 800b674:	f003 0320 	and.w	r3, r3, #32
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d007      	beq.n	800b68c <HAL_UART_IRQHandler+0x11c>
 800b67c:	69bb      	ldr	r3, [r7, #24]
 800b67e:	f003 0320 	and.w	r3, r3, #32
 800b682:	2b00      	cmp	r3, #0
 800b684:	d002      	beq.n	800b68c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f9c7 	bl	800ba1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	695b      	ldr	r3, [r3, #20]
 800b692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b696:	2b40      	cmp	r3, #64	; 0x40
 800b698:	bf0c      	ite	eq
 800b69a:	2301      	moveq	r3, #1
 800b69c:	2300      	movne	r3, #0
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6a6:	f003 0308 	and.w	r3, r3, #8
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d102      	bne.n	800b6b4 <HAL_UART_IRQHandler+0x144>
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d031      	beq.n	800b718 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 f910 	bl	800b8da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	695b      	ldr	r3, [r3, #20]
 800b6c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6c4:	2b40      	cmp	r3, #64	; 0x40
 800b6c6:	d123      	bne.n	800b710 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	695a      	ldr	r2, [r3, #20]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6d6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d013      	beq.n	800b708 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6e4:	4a21      	ldr	r2, [pc, #132]	; (800b76c <HAL_UART_IRQHandler+0x1fc>)
 800b6e6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	f7fd f915 	bl	800891c <HAL_DMA_Abort_IT>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d016      	beq.n	800b726 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b702:	4610      	mov	r0, r2
 800b704:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b706:	e00e      	b.n	800b726 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 f845 	bl	800b798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b70e:	e00a      	b.n	800b726 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	f000 f841 	bl	800b798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b716:	e006      	b.n	800b726 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 f83d 	bl	800b798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2200      	movs	r2, #0
 800b722:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b724:	e01e      	b.n	800b764 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b726:	bf00      	nop
    return;
 800b728:	e01c      	b.n	800b764 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b72a:	69fb      	ldr	r3, [r7, #28]
 800b72c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b730:	2b00      	cmp	r3, #0
 800b732:	d008      	beq.n	800b746 <HAL_UART_IRQHandler+0x1d6>
 800b734:	69bb      	ldr	r3, [r7, #24]
 800b736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d003      	beq.n	800b746 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f000 f8fd 	bl	800b93e <UART_Transmit_IT>
    return;
 800b744:	e00f      	b.n	800b766 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b746:	69fb      	ldr	r3, [r7, #28]
 800b748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d00a      	beq.n	800b766 <HAL_UART_IRQHandler+0x1f6>
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b756:	2b00      	cmp	r3, #0
 800b758:	d005      	beq.n	800b766 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 f945 	bl	800b9ea <UART_EndTransmit_IT>
    return;
 800b760:	bf00      	nop
 800b762:	e000      	b.n	800b766 <HAL_UART_IRQHandler+0x1f6>
    return;
 800b764:	bf00      	nop
  }
}
 800b766:	3720      	adds	r7, #32
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}
 800b76c:	0800b917 	.word	0x0800b917

0800b770 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b778:	bf00      	nop
 800b77a:	370c      	adds	r7, #12
 800b77c:	46bd      	mov	sp, r7
 800b77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b782:	4770      	bx	lr

0800b784 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b784:	b480      	push	{r7}
 800b786:	b083      	sub	sp, #12
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b78c:	bf00      	nop
 800b78e:	370c      	adds	r7, #12
 800b790:	46bd      	mov	sp, r7
 800b792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b796:	4770      	bx	lr

0800b798 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b798:	b480      	push	{r7}
 800b79a:	b083      	sub	sp, #12
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b7a0:	bf00      	nop
 800b7a2:	370c      	adds	r7, #12
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7aa:	4770      	bx	lr

0800b7ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b084      	sub	sp, #16
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7b8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d113      	bne.n	800b7f0 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	695a      	ldr	r2, [r3, #20]
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b7dc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68da      	ldr	r2, [r3, #12]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7ec:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b7ee:	e002      	b.n	800b7f6 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800b7f0:	68f8      	ldr	r0, [r7, #12]
 800b7f2:	f7fc fdf5 	bl	80083e0 <HAL_UART_TxCpltCallback>
}
 800b7f6:	bf00      	nop
 800b7f8:	3710      	adds	r7, #16
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}

0800b7fe <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b7fe:	b580      	push	{r7, lr}
 800b800:	b084      	sub	sp, #16
 800b802:	af00      	add	r7, sp, #0
 800b804:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b80a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f7ff ffaf 	bl	800b770 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b812:	bf00      	nop
 800b814:	3710      	adds	r7, #16
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}

0800b81a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b81a:	b580      	push	{r7, lr}
 800b81c:	b084      	sub	sp, #16
 800b81e:	af00      	add	r7, sp, #0
 800b820:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b822:	2300      	movs	r3, #0
 800b824:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	695b      	ldr	r3, [r3, #20]
 800b832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b836:	2b80      	cmp	r3, #128	; 0x80
 800b838:	bf0c      	ite	eq
 800b83a:	2301      	moveq	r3, #1
 800b83c:	2300      	movne	r3, #0
 800b83e:	b2db      	uxtb	r3, r3
 800b840:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b848:	b2db      	uxtb	r3, r3
 800b84a:	2b21      	cmp	r3, #33	; 0x21
 800b84c:	d108      	bne.n	800b860 <UART_DMAError+0x46>
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d005      	beq.n	800b860 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	2200      	movs	r2, #0
 800b858:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b85a:	68b8      	ldr	r0, [r7, #8]
 800b85c:	f000 f827 	bl	800b8ae <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	695b      	ldr	r3, [r3, #20]
 800b866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b86a:	2b40      	cmp	r3, #64	; 0x40
 800b86c:	bf0c      	ite	eq
 800b86e:	2301      	moveq	r3, #1
 800b870:	2300      	movne	r3, #0
 800b872:	b2db      	uxtb	r3, r3
 800b874:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	2b22      	cmp	r3, #34	; 0x22
 800b880:	d108      	bne.n	800b894 <UART_DMAError+0x7a>
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d005      	beq.n	800b894 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	2200      	movs	r2, #0
 800b88c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b88e:	68b8      	ldr	r0, [r7, #8]
 800b890:	f000 f823 	bl	800b8da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b898:	f043 0210 	orr.w	r2, r3, #16
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b8a0:	68b8      	ldr	r0, [r7, #8]
 800b8a2:	f7ff ff79 	bl	800b798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8a6:	bf00      	nop
 800b8a8:	3710      	adds	r7, #16
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b8ae:	b480      	push	{r7}
 800b8b0:	b083      	sub	sp, #12
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	68da      	ldr	r2, [r3, #12]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b8c4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2220      	movs	r2, #32
 800b8ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b8ce:	bf00      	nop
 800b8d0:	370c      	adds	r7, #12
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d8:	4770      	bx	lr

0800b8da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b8da:	b480      	push	{r7}
 800b8dc:	b083      	sub	sp, #12
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	68da      	ldr	r2, [r3, #12]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b8f0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	695a      	ldr	r2, [r3, #20]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f022 0201 	bic.w	r2, r2, #1
 800b900:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2220      	movs	r2, #32
 800b906:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b90a:	bf00      	nop
 800b90c:	370c      	adds	r7, #12
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr

0800b916 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b916:	b580      	push	{r7, lr}
 800b918:	b084      	sub	sp, #16
 800b91a:	af00      	add	r7, sp, #0
 800b91c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b922:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	2200      	movs	r2, #0
 800b928:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2200      	movs	r2, #0
 800b92e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b930:	68f8      	ldr	r0, [r7, #12]
 800b932:	f7ff ff31 	bl	800b798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b936:	bf00      	nop
 800b938:	3710      	adds	r7, #16
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}

0800b93e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b93e:	b480      	push	{r7}
 800b940:	b085      	sub	sp, #20
 800b942:	af00      	add	r7, sp, #0
 800b944:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b94c:	b2db      	uxtb	r3, r3
 800b94e:	2b21      	cmp	r3, #33	; 0x21
 800b950:	d144      	bne.n	800b9dc <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b95a:	d11a      	bne.n	800b992 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6a1b      	ldr	r3, [r3, #32]
 800b960:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	881b      	ldrh	r3, [r3, #0]
 800b966:	461a      	mov	r2, r3
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b970:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	691b      	ldr	r3, [r3, #16]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d105      	bne.n	800b986 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6a1b      	ldr	r3, [r3, #32]
 800b97e:	1c9a      	adds	r2, r3, #2
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	621a      	str	r2, [r3, #32]
 800b984:	e00e      	b.n	800b9a4 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	6a1b      	ldr	r3, [r3, #32]
 800b98a:	1c5a      	adds	r2, r3, #1
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	621a      	str	r2, [r3, #32]
 800b990:	e008      	b.n	800b9a4 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6a1b      	ldr	r3, [r3, #32]
 800b996:	1c59      	adds	r1, r3, #1
 800b998:	687a      	ldr	r2, [r7, #4]
 800b99a:	6211      	str	r1, [r2, #32]
 800b99c:	781a      	ldrb	r2, [r3, #0]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b9a8:	b29b      	uxth	r3, r3
 800b9aa:	3b01      	subs	r3, #1
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d10f      	bne.n	800b9d8 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	68da      	ldr	r2, [r3, #12]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	68da      	ldr	r2, [r3, #12]
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	e000      	b.n	800b9de <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b9dc:	2302      	movs	r3, #2
  }
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3714      	adds	r7, #20
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr

0800b9ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b9ea:	b580      	push	{r7, lr}
 800b9ec:	b082      	sub	sp, #8
 800b9ee:	af00      	add	r7, sp, #0
 800b9f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	68da      	ldr	r2, [r3, #12]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2220      	movs	r2, #32
 800ba06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ba0a:	6878      	ldr	r0, [r7, #4]
 800ba0c:	f7fc fce8 	bl	80083e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ba10:	2300      	movs	r3, #0
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	3708      	adds	r7, #8
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}

0800ba1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ba1a:	b580      	push	{r7, lr}
 800ba1c:	b084      	sub	sp, #16
 800ba1e:	af00      	add	r7, sp, #0
 800ba20:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	2b22      	cmp	r3, #34	; 0x22
 800ba2c:	d171      	bne.n	800bb12 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	689b      	ldr	r3, [r3, #8]
 800ba32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba36:	d123      	bne.n	800ba80 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba3c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	691b      	ldr	r3, [r3, #16]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d10e      	bne.n	800ba64 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	685b      	ldr	r3, [r3, #4]
 800ba4c:	b29b      	uxth	r3, r3
 800ba4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba52:	b29a      	uxth	r2, r3
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba5c:	1c9a      	adds	r2, r3, #2
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	629a      	str	r2, [r3, #40]	; 0x28
 800ba62:	e029      	b.n	800bab8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	685b      	ldr	r3, [r3, #4]
 800ba6a:	b29b      	uxth	r3, r3
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	b29a      	uxth	r2, r3
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba78:	1c5a      	adds	r2, r3, #1
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	629a      	str	r2, [r3, #40]	; 0x28
 800ba7e:	e01b      	b.n	800bab8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	691b      	ldr	r3, [r3, #16]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d10a      	bne.n	800ba9e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	6858      	ldr	r0, [r3, #4]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba92:	1c59      	adds	r1, r3, #1
 800ba94:	687a      	ldr	r2, [r7, #4]
 800ba96:	6291      	str	r1, [r2, #40]	; 0x28
 800ba98:	b2c2      	uxtb	r2, r0
 800ba9a:	701a      	strb	r2, [r3, #0]
 800ba9c:	e00c      	b.n	800bab8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	b2da      	uxtb	r2, r3
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baaa:	1c58      	adds	r0, r3, #1
 800baac:	6879      	ldr	r1, [r7, #4]
 800baae:	6288      	str	r0, [r1, #40]	; 0x28
 800bab0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bab4:	b2d2      	uxtb	r2, r2
 800bab6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800babc:	b29b      	uxth	r3, r3
 800babe:	3b01      	subs	r3, #1
 800bac0:	b29b      	uxth	r3, r3
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	4619      	mov	r1, r3
 800bac6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d120      	bne.n	800bb0e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	68da      	ldr	r2, [r3, #12]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f022 0220 	bic.w	r2, r2, #32
 800bada:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	68da      	ldr	r2, [r3, #12]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800baea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	695a      	ldr	r2, [r3, #20]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f022 0201 	bic.w	r2, r2, #1
 800bafa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2220      	movs	r2, #32
 800bb00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f7ff fe3d 	bl	800b784 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	e002      	b.n	800bb14 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	e000      	b.n	800bb14 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800bb12:	2302      	movs	r3, #2
  }
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3710      	adds	r7, #16
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb20:	b085      	sub	sp, #20
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	691b      	ldr	r3, [r3, #16]
 800bb2c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	68da      	ldr	r2, [r3, #12]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	689a      	ldr	r2, [r3, #8]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	691b      	ldr	r3, [r3, #16]
 800bb44:	431a      	orrs	r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	695b      	ldr	r3, [r3, #20]
 800bb4a:	431a      	orrs	r2, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	69db      	ldr	r3, [r3, #28]
 800bb50:	4313      	orrs	r3, r2
 800bb52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800bb5e:	f023 030c 	bic.w	r3, r3, #12
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	6812      	ldr	r2, [r2, #0]
 800bb66:	68f9      	ldr	r1, [r7, #12]
 800bb68:	430b      	orrs	r3, r1
 800bb6a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	695b      	ldr	r3, [r3, #20]
 800bb72:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	699a      	ldr	r2, [r3, #24]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	430a      	orrs	r2, r1
 800bb80:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	69db      	ldr	r3, [r3, #28]
 800bb86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb8a:	f040 818b 	bne.w	800bea4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	4ac1      	ldr	r2, [pc, #772]	; (800be98 <UART_SetConfig+0x37c>)
 800bb94:	4293      	cmp	r3, r2
 800bb96:	d005      	beq.n	800bba4 <UART_SetConfig+0x88>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4abf      	ldr	r2, [pc, #764]	; (800be9c <UART_SetConfig+0x380>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	f040 80bd 	bne.w	800bd1e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bba4:	f7ff f934 	bl	800ae10 <HAL_RCC_GetPCLK2Freq>
 800bba8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	461d      	mov	r5, r3
 800bbae:	f04f 0600 	mov.w	r6, #0
 800bbb2:	46a8      	mov	r8, r5
 800bbb4:	46b1      	mov	r9, r6
 800bbb6:	eb18 0308 	adds.w	r3, r8, r8
 800bbba:	eb49 0409 	adc.w	r4, r9, r9
 800bbbe:	4698      	mov	r8, r3
 800bbc0:	46a1      	mov	r9, r4
 800bbc2:	eb18 0805 	adds.w	r8, r8, r5
 800bbc6:	eb49 0906 	adc.w	r9, r9, r6
 800bbca:	f04f 0100 	mov.w	r1, #0
 800bbce:	f04f 0200 	mov.w	r2, #0
 800bbd2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bbd6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bbda:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bbde:	4688      	mov	r8, r1
 800bbe0:	4691      	mov	r9, r2
 800bbe2:	eb18 0005 	adds.w	r0, r8, r5
 800bbe6:	eb49 0106 	adc.w	r1, r9, r6
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	461d      	mov	r5, r3
 800bbf0:	f04f 0600 	mov.w	r6, #0
 800bbf4:	196b      	adds	r3, r5, r5
 800bbf6:	eb46 0406 	adc.w	r4, r6, r6
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	4623      	mov	r3, r4
 800bbfe:	f7f5 f853 	bl	8000ca8 <__aeabi_uldivmod>
 800bc02:	4603      	mov	r3, r0
 800bc04:	460c      	mov	r4, r1
 800bc06:	461a      	mov	r2, r3
 800bc08:	4ba5      	ldr	r3, [pc, #660]	; (800bea0 <UART_SetConfig+0x384>)
 800bc0a:	fba3 2302 	umull	r2, r3, r3, r2
 800bc0e:	095b      	lsrs	r3, r3, #5
 800bc10:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	461d      	mov	r5, r3
 800bc18:	f04f 0600 	mov.w	r6, #0
 800bc1c:	46a9      	mov	r9, r5
 800bc1e:	46b2      	mov	sl, r6
 800bc20:	eb19 0309 	adds.w	r3, r9, r9
 800bc24:	eb4a 040a 	adc.w	r4, sl, sl
 800bc28:	4699      	mov	r9, r3
 800bc2a:	46a2      	mov	sl, r4
 800bc2c:	eb19 0905 	adds.w	r9, r9, r5
 800bc30:	eb4a 0a06 	adc.w	sl, sl, r6
 800bc34:	f04f 0100 	mov.w	r1, #0
 800bc38:	f04f 0200 	mov.w	r2, #0
 800bc3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bc40:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bc44:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bc48:	4689      	mov	r9, r1
 800bc4a:	4692      	mov	sl, r2
 800bc4c:	eb19 0005 	adds.w	r0, r9, r5
 800bc50:	eb4a 0106 	adc.w	r1, sl, r6
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	461d      	mov	r5, r3
 800bc5a:	f04f 0600 	mov.w	r6, #0
 800bc5e:	196b      	adds	r3, r5, r5
 800bc60:	eb46 0406 	adc.w	r4, r6, r6
 800bc64:	461a      	mov	r2, r3
 800bc66:	4623      	mov	r3, r4
 800bc68:	f7f5 f81e 	bl	8000ca8 <__aeabi_uldivmod>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	460c      	mov	r4, r1
 800bc70:	461a      	mov	r2, r3
 800bc72:	4b8b      	ldr	r3, [pc, #556]	; (800bea0 <UART_SetConfig+0x384>)
 800bc74:	fba3 1302 	umull	r1, r3, r3, r2
 800bc78:	095b      	lsrs	r3, r3, #5
 800bc7a:	2164      	movs	r1, #100	; 0x64
 800bc7c:	fb01 f303 	mul.w	r3, r1, r3
 800bc80:	1ad3      	subs	r3, r2, r3
 800bc82:	00db      	lsls	r3, r3, #3
 800bc84:	3332      	adds	r3, #50	; 0x32
 800bc86:	4a86      	ldr	r2, [pc, #536]	; (800bea0 <UART_SetConfig+0x384>)
 800bc88:	fba2 2303 	umull	r2, r3, r2, r3
 800bc8c:	095b      	lsrs	r3, r3, #5
 800bc8e:	005b      	lsls	r3, r3, #1
 800bc90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bc94:	4498      	add	r8, r3
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	461d      	mov	r5, r3
 800bc9a:	f04f 0600 	mov.w	r6, #0
 800bc9e:	46a9      	mov	r9, r5
 800bca0:	46b2      	mov	sl, r6
 800bca2:	eb19 0309 	adds.w	r3, r9, r9
 800bca6:	eb4a 040a 	adc.w	r4, sl, sl
 800bcaa:	4699      	mov	r9, r3
 800bcac:	46a2      	mov	sl, r4
 800bcae:	eb19 0905 	adds.w	r9, r9, r5
 800bcb2:	eb4a 0a06 	adc.w	sl, sl, r6
 800bcb6:	f04f 0100 	mov.w	r1, #0
 800bcba:	f04f 0200 	mov.w	r2, #0
 800bcbe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bcc2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bcc6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bcca:	4689      	mov	r9, r1
 800bccc:	4692      	mov	sl, r2
 800bcce:	eb19 0005 	adds.w	r0, r9, r5
 800bcd2:	eb4a 0106 	adc.w	r1, sl, r6
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	685b      	ldr	r3, [r3, #4]
 800bcda:	461d      	mov	r5, r3
 800bcdc:	f04f 0600 	mov.w	r6, #0
 800bce0:	196b      	adds	r3, r5, r5
 800bce2:	eb46 0406 	adc.w	r4, r6, r6
 800bce6:	461a      	mov	r2, r3
 800bce8:	4623      	mov	r3, r4
 800bcea:	f7f4 ffdd 	bl	8000ca8 <__aeabi_uldivmod>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	460c      	mov	r4, r1
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	4b6a      	ldr	r3, [pc, #424]	; (800bea0 <UART_SetConfig+0x384>)
 800bcf6:	fba3 1302 	umull	r1, r3, r3, r2
 800bcfa:	095b      	lsrs	r3, r3, #5
 800bcfc:	2164      	movs	r1, #100	; 0x64
 800bcfe:	fb01 f303 	mul.w	r3, r1, r3
 800bd02:	1ad3      	subs	r3, r2, r3
 800bd04:	00db      	lsls	r3, r3, #3
 800bd06:	3332      	adds	r3, #50	; 0x32
 800bd08:	4a65      	ldr	r2, [pc, #404]	; (800bea0 <UART_SetConfig+0x384>)
 800bd0a:	fba2 2303 	umull	r2, r3, r2, r3
 800bd0e:	095b      	lsrs	r3, r3, #5
 800bd10:	f003 0207 	and.w	r2, r3, #7
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4442      	add	r2, r8
 800bd1a:	609a      	str	r2, [r3, #8]
 800bd1c:	e26f      	b.n	800c1fe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bd1e:	f7ff f863 	bl	800ade8 <HAL_RCC_GetPCLK1Freq>
 800bd22:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	461d      	mov	r5, r3
 800bd28:	f04f 0600 	mov.w	r6, #0
 800bd2c:	46a8      	mov	r8, r5
 800bd2e:	46b1      	mov	r9, r6
 800bd30:	eb18 0308 	adds.w	r3, r8, r8
 800bd34:	eb49 0409 	adc.w	r4, r9, r9
 800bd38:	4698      	mov	r8, r3
 800bd3a:	46a1      	mov	r9, r4
 800bd3c:	eb18 0805 	adds.w	r8, r8, r5
 800bd40:	eb49 0906 	adc.w	r9, r9, r6
 800bd44:	f04f 0100 	mov.w	r1, #0
 800bd48:	f04f 0200 	mov.w	r2, #0
 800bd4c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bd50:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bd54:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bd58:	4688      	mov	r8, r1
 800bd5a:	4691      	mov	r9, r2
 800bd5c:	eb18 0005 	adds.w	r0, r8, r5
 800bd60:	eb49 0106 	adc.w	r1, r9, r6
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	461d      	mov	r5, r3
 800bd6a:	f04f 0600 	mov.w	r6, #0
 800bd6e:	196b      	adds	r3, r5, r5
 800bd70:	eb46 0406 	adc.w	r4, r6, r6
 800bd74:	461a      	mov	r2, r3
 800bd76:	4623      	mov	r3, r4
 800bd78:	f7f4 ff96 	bl	8000ca8 <__aeabi_uldivmod>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	460c      	mov	r4, r1
 800bd80:	461a      	mov	r2, r3
 800bd82:	4b47      	ldr	r3, [pc, #284]	; (800bea0 <UART_SetConfig+0x384>)
 800bd84:	fba3 2302 	umull	r2, r3, r3, r2
 800bd88:	095b      	lsrs	r3, r3, #5
 800bd8a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	461d      	mov	r5, r3
 800bd92:	f04f 0600 	mov.w	r6, #0
 800bd96:	46a9      	mov	r9, r5
 800bd98:	46b2      	mov	sl, r6
 800bd9a:	eb19 0309 	adds.w	r3, r9, r9
 800bd9e:	eb4a 040a 	adc.w	r4, sl, sl
 800bda2:	4699      	mov	r9, r3
 800bda4:	46a2      	mov	sl, r4
 800bda6:	eb19 0905 	adds.w	r9, r9, r5
 800bdaa:	eb4a 0a06 	adc.w	sl, sl, r6
 800bdae:	f04f 0100 	mov.w	r1, #0
 800bdb2:	f04f 0200 	mov.w	r2, #0
 800bdb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bdba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bdbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bdc2:	4689      	mov	r9, r1
 800bdc4:	4692      	mov	sl, r2
 800bdc6:	eb19 0005 	adds.w	r0, r9, r5
 800bdca:	eb4a 0106 	adc.w	r1, sl, r6
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	685b      	ldr	r3, [r3, #4]
 800bdd2:	461d      	mov	r5, r3
 800bdd4:	f04f 0600 	mov.w	r6, #0
 800bdd8:	196b      	adds	r3, r5, r5
 800bdda:	eb46 0406 	adc.w	r4, r6, r6
 800bdde:	461a      	mov	r2, r3
 800bde0:	4623      	mov	r3, r4
 800bde2:	f7f4 ff61 	bl	8000ca8 <__aeabi_uldivmod>
 800bde6:	4603      	mov	r3, r0
 800bde8:	460c      	mov	r4, r1
 800bdea:	461a      	mov	r2, r3
 800bdec:	4b2c      	ldr	r3, [pc, #176]	; (800bea0 <UART_SetConfig+0x384>)
 800bdee:	fba3 1302 	umull	r1, r3, r3, r2
 800bdf2:	095b      	lsrs	r3, r3, #5
 800bdf4:	2164      	movs	r1, #100	; 0x64
 800bdf6:	fb01 f303 	mul.w	r3, r1, r3
 800bdfa:	1ad3      	subs	r3, r2, r3
 800bdfc:	00db      	lsls	r3, r3, #3
 800bdfe:	3332      	adds	r3, #50	; 0x32
 800be00:	4a27      	ldr	r2, [pc, #156]	; (800bea0 <UART_SetConfig+0x384>)
 800be02:	fba2 2303 	umull	r2, r3, r2, r3
 800be06:	095b      	lsrs	r3, r3, #5
 800be08:	005b      	lsls	r3, r3, #1
 800be0a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800be0e:	4498      	add	r8, r3
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	461d      	mov	r5, r3
 800be14:	f04f 0600 	mov.w	r6, #0
 800be18:	46a9      	mov	r9, r5
 800be1a:	46b2      	mov	sl, r6
 800be1c:	eb19 0309 	adds.w	r3, r9, r9
 800be20:	eb4a 040a 	adc.w	r4, sl, sl
 800be24:	4699      	mov	r9, r3
 800be26:	46a2      	mov	sl, r4
 800be28:	eb19 0905 	adds.w	r9, r9, r5
 800be2c:	eb4a 0a06 	adc.w	sl, sl, r6
 800be30:	f04f 0100 	mov.w	r1, #0
 800be34:	f04f 0200 	mov.w	r2, #0
 800be38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800be3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800be40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800be44:	4689      	mov	r9, r1
 800be46:	4692      	mov	sl, r2
 800be48:	eb19 0005 	adds.w	r0, r9, r5
 800be4c:	eb4a 0106 	adc.w	r1, sl, r6
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	461d      	mov	r5, r3
 800be56:	f04f 0600 	mov.w	r6, #0
 800be5a:	196b      	adds	r3, r5, r5
 800be5c:	eb46 0406 	adc.w	r4, r6, r6
 800be60:	461a      	mov	r2, r3
 800be62:	4623      	mov	r3, r4
 800be64:	f7f4 ff20 	bl	8000ca8 <__aeabi_uldivmod>
 800be68:	4603      	mov	r3, r0
 800be6a:	460c      	mov	r4, r1
 800be6c:	461a      	mov	r2, r3
 800be6e:	4b0c      	ldr	r3, [pc, #48]	; (800bea0 <UART_SetConfig+0x384>)
 800be70:	fba3 1302 	umull	r1, r3, r3, r2
 800be74:	095b      	lsrs	r3, r3, #5
 800be76:	2164      	movs	r1, #100	; 0x64
 800be78:	fb01 f303 	mul.w	r3, r1, r3
 800be7c:	1ad3      	subs	r3, r2, r3
 800be7e:	00db      	lsls	r3, r3, #3
 800be80:	3332      	adds	r3, #50	; 0x32
 800be82:	4a07      	ldr	r2, [pc, #28]	; (800bea0 <UART_SetConfig+0x384>)
 800be84:	fba2 2303 	umull	r2, r3, r2, r3
 800be88:	095b      	lsrs	r3, r3, #5
 800be8a:	f003 0207 	and.w	r2, r3, #7
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	4442      	add	r2, r8
 800be94:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800be96:	e1b2      	b.n	800c1fe <UART_SetConfig+0x6e2>
 800be98:	40011000 	.word	0x40011000
 800be9c:	40011400 	.word	0x40011400
 800bea0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	4ad7      	ldr	r2, [pc, #860]	; (800c208 <UART_SetConfig+0x6ec>)
 800beaa:	4293      	cmp	r3, r2
 800beac:	d005      	beq.n	800beba <UART_SetConfig+0x39e>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	4ad6      	ldr	r2, [pc, #856]	; (800c20c <UART_SetConfig+0x6f0>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	f040 80d1 	bne.w	800c05c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800beba:	f7fe ffa9 	bl	800ae10 <HAL_RCC_GetPCLK2Freq>
 800bebe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	469a      	mov	sl, r3
 800bec4:	f04f 0b00 	mov.w	fp, #0
 800bec8:	46d0      	mov	r8, sl
 800beca:	46d9      	mov	r9, fp
 800becc:	eb18 0308 	adds.w	r3, r8, r8
 800bed0:	eb49 0409 	adc.w	r4, r9, r9
 800bed4:	4698      	mov	r8, r3
 800bed6:	46a1      	mov	r9, r4
 800bed8:	eb18 080a 	adds.w	r8, r8, sl
 800bedc:	eb49 090b 	adc.w	r9, r9, fp
 800bee0:	f04f 0100 	mov.w	r1, #0
 800bee4:	f04f 0200 	mov.w	r2, #0
 800bee8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800beec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bef0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bef4:	4688      	mov	r8, r1
 800bef6:	4691      	mov	r9, r2
 800bef8:	eb1a 0508 	adds.w	r5, sl, r8
 800befc:	eb4b 0609 	adc.w	r6, fp, r9
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	4619      	mov	r1, r3
 800bf06:	f04f 0200 	mov.w	r2, #0
 800bf0a:	f04f 0300 	mov.w	r3, #0
 800bf0e:	f04f 0400 	mov.w	r4, #0
 800bf12:	0094      	lsls	r4, r2, #2
 800bf14:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bf18:	008b      	lsls	r3, r1, #2
 800bf1a:	461a      	mov	r2, r3
 800bf1c:	4623      	mov	r3, r4
 800bf1e:	4628      	mov	r0, r5
 800bf20:	4631      	mov	r1, r6
 800bf22:	f7f4 fec1 	bl	8000ca8 <__aeabi_uldivmod>
 800bf26:	4603      	mov	r3, r0
 800bf28:	460c      	mov	r4, r1
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	4bb8      	ldr	r3, [pc, #736]	; (800c210 <UART_SetConfig+0x6f4>)
 800bf2e:	fba3 2302 	umull	r2, r3, r3, r2
 800bf32:	095b      	lsrs	r3, r3, #5
 800bf34:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	469b      	mov	fp, r3
 800bf3c:	f04f 0c00 	mov.w	ip, #0
 800bf40:	46d9      	mov	r9, fp
 800bf42:	46e2      	mov	sl, ip
 800bf44:	eb19 0309 	adds.w	r3, r9, r9
 800bf48:	eb4a 040a 	adc.w	r4, sl, sl
 800bf4c:	4699      	mov	r9, r3
 800bf4e:	46a2      	mov	sl, r4
 800bf50:	eb19 090b 	adds.w	r9, r9, fp
 800bf54:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bf58:	f04f 0100 	mov.w	r1, #0
 800bf5c:	f04f 0200 	mov.w	r2, #0
 800bf60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bf64:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bf68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bf6c:	4689      	mov	r9, r1
 800bf6e:	4692      	mov	sl, r2
 800bf70:	eb1b 0509 	adds.w	r5, fp, r9
 800bf74:	eb4c 060a 	adc.w	r6, ip, sl
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	685b      	ldr	r3, [r3, #4]
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	f04f 0200 	mov.w	r2, #0
 800bf82:	f04f 0300 	mov.w	r3, #0
 800bf86:	f04f 0400 	mov.w	r4, #0
 800bf8a:	0094      	lsls	r4, r2, #2
 800bf8c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bf90:	008b      	lsls	r3, r1, #2
 800bf92:	461a      	mov	r2, r3
 800bf94:	4623      	mov	r3, r4
 800bf96:	4628      	mov	r0, r5
 800bf98:	4631      	mov	r1, r6
 800bf9a:	f7f4 fe85 	bl	8000ca8 <__aeabi_uldivmod>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	460c      	mov	r4, r1
 800bfa2:	461a      	mov	r2, r3
 800bfa4:	4b9a      	ldr	r3, [pc, #616]	; (800c210 <UART_SetConfig+0x6f4>)
 800bfa6:	fba3 1302 	umull	r1, r3, r3, r2
 800bfaa:	095b      	lsrs	r3, r3, #5
 800bfac:	2164      	movs	r1, #100	; 0x64
 800bfae:	fb01 f303 	mul.w	r3, r1, r3
 800bfb2:	1ad3      	subs	r3, r2, r3
 800bfb4:	011b      	lsls	r3, r3, #4
 800bfb6:	3332      	adds	r3, #50	; 0x32
 800bfb8:	4a95      	ldr	r2, [pc, #596]	; (800c210 <UART_SetConfig+0x6f4>)
 800bfba:	fba2 2303 	umull	r2, r3, r2, r3
 800bfbe:	095b      	lsrs	r3, r3, #5
 800bfc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bfc4:	4498      	add	r8, r3
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	469b      	mov	fp, r3
 800bfca:	f04f 0c00 	mov.w	ip, #0
 800bfce:	46d9      	mov	r9, fp
 800bfd0:	46e2      	mov	sl, ip
 800bfd2:	eb19 0309 	adds.w	r3, r9, r9
 800bfd6:	eb4a 040a 	adc.w	r4, sl, sl
 800bfda:	4699      	mov	r9, r3
 800bfdc:	46a2      	mov	sl, r4
 800bfde:	eb19 090b 	adds.w	r9, r9, fp
 800bfe2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bfe6:	f04f 0100 	mov.w	r1, #0
 800bfea:	f04f 0200 	mov.w	r2, #0
 800bfee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bff2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bff6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bffa:	4689      	mov	r9, r1
 800bffc:	4692      	mov	sl, r2
 800bffe:	eb1b 0509 	adds.w	r5, fp, r9
 800c002:	eb4c 060a 	adc.w	r6, ip, sl
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	4619      	mov	r1, r3
 800c00c:	f04f 0200 	mov.w	r2, #0
 800c010:	f04f 0300 	mov.w	r3, #0
 800c014:	f04f 0400 	mov.w	r4, #0
 800c018:	0094      	lsls	r4, r2, #2
 800c01a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c01e:	008b      	lsls	r3, r1, #2
 800c020:	461a      	mov	r2, r3
 800c022:	4623      	mov	r3, r4
 800c024:	4628      	mov	r0, r5
 800c026:	4631      	mov	r1, r6
 800c028:	f7f4 fe3e 	bl	8000ca8 <__aeabi_uldivmod>
 800c02c:	4603      	mov	r3, r0
 800c02e:	460c      	mov	r4, r1
 800c030:	461a      	mov	r2, r3
 800c032:	4b77      	ldr	r3, [pc, #476]	; (800c210 <UART_SetConfig+0x6f4>)
 800c034:	fba3 1302 	umull	r1, r3, r3, r2
 800c038:	095b      	lsrs	r3, r3, #5
 800c03a:	2164      	movs	r1, #100	; 0x64
 800c03c:	fb01 f303 	mul.w	r3, r1, r3
 800c040:	1ad3      	subs	r3, r2, r3
 800c042:	011b      	lsls	r3, r3, #4
 800c044:	3332      	adds	r3, #50	; 0x32
 800c046:	4a72      	ldr	r2, [pc, #456]	; (800c210 <UART_SetConfig+0x6f4>)
 800c048:	fba2 2303 	umull	r2, r3, r2, r3
 800c04c:	095b      	lsrs	r3, r3, #5
 800c04e:	f003 020f 	and.w	r2, r3, #15
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4442      	add	r2, r8
 800c058:	609a      	str	r2, [r3, #8]
 800c05a:	e0d0      	b.n	800c1fe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800c05c:	f7fe fec4 	bl	800ade8 <HAL_RCC_GetPCLK1Freq>
 800c060:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	469a      	mov	sl, r3
 800c066:	f04f 0b00 	mov.w	fp, #0
 800c06a:	46d0      	mov	r8, sl
 800c06c:	46d9      	mov	r9, fp
 800c06e:	eb18 0308 	adds.w	r3, r8, r8
 800c072:	eb49 0409 	adc.w	r4, r9, r9
 800c076:	4698      	mov	r8, r3
 800c078:	46a1      	mov	r9, r4
 800c07a:	eb18 080a 	adds.w	r8, r8, sl
 800c07e:	eb49 090b 	adc.w	r9, r9, fp
 800c082:	f04f 0100 	mov.w	r1, #0
 800c086:	f04f 0200 	mov.w	r2, #0
 800c08a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c08e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c092:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c096:	4688      	mov	r8, r1
 800c098:	4691      	mov	r9, r2
 800c09a:	eb1a 0508 	adds.w	r5, sl, r8
 800c09e:	eb4b 0609 	adc.w	r6, fp, r9
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	685b      	ldr	r3, [r3, #4]
 800c0a6:	4619      	mov	r1, r3
 800c0a8:	f04f 0200 	mov.w	r2, #0
 800c0ac:	f04f 0300 	mov.w	r3, #0
 800c0b0:	f04f 0400 	mov.w	r4, #0
 800c0b4:	0094      	lsls	r4, r2, #2
 800c0b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c0ba:	008b      	lsls	r3, r1, #2
 800c0bc:	461a      	mov	r2, r3
 800c0be:	4623      	mov	r3, r4
 800c0c0:	4628      	mov	r0, r5
 800c0c2:	4631      	mov	r1, r6
 800c0c4:	f7f4 fdf0 	bl	8000ca8 <__aeabi_uldivmod>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	460c      	mov	r4, r1
 800c0cc:	461a      	mov	r2, r3
 800c0ce:	4b50      	ldr	r3, [pc, #320]	; (800c210 <UART_SetConfig+0x6f4>)
 800c0d0:	fba3 2302 	umull	r2, r3, r3, r2
 800c0d4:	095b      	lsrs	r3, r3, #5
 800c0d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	469b      	mov	fp, r3
 800c0de:	f04f 0c00 	mov.w	ip, #0
 800c0e2:	46d9      	mov	r9, fp
 800c0e4:	46e2      	mov	sl, ip
 800c0e6:	eb19 0309 	adds.w	r3, r9, r9
 800c0ea:	eb4a 040a 	adc.w	r4, sl, sl
 800c0ee:	4699      	mov	r9, r3
 800c0f0:	46a2      	mov	sl, r4
 800c0f2:	eb19 090b 	adds.w	r9, r9, fp
 800c0f6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c0fa:	f04f 0100 	mov.w	r1, #0
 800c0fe:	f04f 0200 	mov.w	r2, #0
 800c102:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c106:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c10a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c10e:	4689      	mov	r9, r1
 800c110:	4692      	mov	sl, r2
 800c112:	eb1b 0509 	adds.w	r5, fp, r9
 800c116:	eb4c 060a 	adc.w	r6, ip, sl
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	4619      	mov	r1, r3
 800c120:	f04f 0200 	mov.w	r2, #0
 800c124:	f04f 0300 	mov.w	r3, #0
 800c128:	f04f 0400 	mov.w	r4, #0
 800c12c:	0094      	lsls	r4, r2, #2
 800c12e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c132:	008b      	lsls	r3, r1, #2
 800c134:	461a      	mov	r2, r3
 800c136:	4623      	mov	r3, r4
 800c138:	4628      	mov	r0, r5
 800c13a:	4631      	mov	r1, r6
 800c13c:	f7f4 fdb4 	bl	8000ca8 <__aeabi_uldivmod>
 800c140:	4603      	mov	r3, r0
 800c142:	460c      	mov	r4, r1
 800c144:	461a      	mov	r2, r3
 800c146:	4b32      	ldr	r3, [pc, #200]	; (800c210 <UART_SetConfig+0x6f4>)
 800c148:	fba3 1302 	umull	r1, r3, r3, r2
 800c14c:	095b      	lsrs	r3, r3, #5
 800c14e:	2164      	movs	r1, #100	; 0x64
 800c150:	fb01 f303 	mul.w	r3, r1, r3
 800c154:	1ad3      	subs	r3, r2, r3
 800c156:	011b      	lsls	r3, r3, #4
 800c158:	3332      	adds	r3, #50	; 0x32
 800c15a:	4a2d      	ldr	r2, [pc, #180]	; (800c210 <UART_SetConfig+0x6f4>)
 800c15c:	fba2 2303 	umull	r2, r3, r2, r3
 800c160:	095b      	lsrs	r3, r3, #5
 800c162:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c166:	4498      	add	r8, r3
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	469b      	mov	fp, r3
 800c16c:	f04f 0c00 	mov.w	ip, #0
 800c170:	46d9      	mov	r9, fp
 800c172:	46e2      	mov	sl, ip
 800c174:	eb19 0309 	adds.w	r3, r9, r9
 800c178:	eb4a 040a 	adc.w	r4, sl, sl
 800c17c:	4699      	mov	r9, r3
 800c17e:	46a2      	mov	sl, r4
 800c180:	eb19 090b 	adds.w	r9, r9, fp
 800c184:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c188:	f04f 0100 	mov.w	r1, #0
 800c18c:	f04f 0200 	mov.w	r2, #0
 800c190:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c194:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c198:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c19c:	4689      	mov	r9, r1
 800c19e:	4692      	mov	sl, r2
 800c1a0:	eb1b 0509 	adds.w	r5, fp, r9
 800c1a4:	eb4c 060a 	adc.w	r6, ip, sl
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	f04f 0200 	mov.w	r2, #0
 800c1b2:	f04f 0300 	mov.w	r3, #0
 800c1b6:	f04f 0400 	mov.w	r4, #0
 800c1ba:	0094      	lsls	r4, r2, #2
 800c1bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c1c0:	008b      	lsls	r3, r1, #2
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	4623      	mov	r3, r4
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	4631      	mov	r1, r6
 800c1ca:	f7f4 fd6d 	bl	8000ca8 <__aeabi_uldivmod>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	460c      	mov	r4, r1
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	4b0e      	ldr	r3, [pc, #56]	; (800c210 <UART_SetConfig+0x6f4>)
 800c1d6:	fba3 1302 	umull	r1, r3, r3, r2
 800c1da:	095b      	lsrs	r3, r3, #5
 800c1dc:	2164      	movs	r1, #100	; 0x64
 800c1de:	fb01 f303 	mul.w	r3, r1, r3
 800c1e2:	1ad3      	subs	r3, r2, r3
 800c1e4:	011b      	lsls	r3, r3, #4
 800c1e6:	3332      	adds	r3, #50	; 0x32
 800c1e8:	4a09      	ldr	r2, [pc, #36]	; (800c210 <UART_SetConfig+0x6f4>)
 800c1ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c1ee:	095b      	lsrs	r3, r3, #5
 800c1f0:	f003 020f 	and.w	r2, r3, #15
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4442      	add	r2, r8
 800c1fa:	609a      	str	r2, [r3, #8]
}
 800c1fc:	e7ff      	b.n	800c1fe <UART_SetConfig+0x6e2>
 800c1fe:	bf00      	nop
 800c200:	3714      	adds	r7, #20
 800c202:	46bd      	mov	sp, r7
 800c204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c208:	40011000 	.word	0x40011000
 800c20c:	40011400 	.word	0x40011400
 800c210:	51eb851f 	.word	0x51eb851f

0800c214 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800c214:	b480      	push	{r7}
 800c216:	b085      	sub	sp, #20
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800c21e:	2300      	movs	r3, #0
 800c220:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c22c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800c22e:	68fa      	ldr	r2, [r7, #12]
 800c230:	4b20      	ldr	r3, [pc, #128]	; (800c2b4 <FSMC_NORSRAM_Init+0xa0>)
 800c232:	4013      	ands	r3, r2
 800c234:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800c23e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800c244:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800c24a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800c250:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800c256:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800c25c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800c262:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800c268:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800c26e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800c274:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800c27a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800c280:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800c282:	68fa      	ldr	r2, [r7, #12]
 800c284:	4313      	orrs	r3, r2
 800c286:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	2b08      	cmp	r3, #8
 800c28e:	d103      	bne.n	800c298 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c296:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	681a      	ldr	r2, [r3, #0]
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	68f9      	ldr	r1, [r7, #12]
 800c2a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800c2a4:	2300      	movs	r3, #0
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3714      	adds	r7, #20
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b0:	4770      	bx	lr
 800c2b2:	bf00      	nop
 800c2b4:	fff00080 	.word	0xfff00080

0800c2b8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b087      	sub	sp, #28
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2d2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800c2da:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	685b      	ldr	r3, [r3, #4]
 800c2e4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800c2e6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800c2ee:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800c2f6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	691b      	ldr	r3, [r3, #16]
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800c300:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	695b      	ldr	r3, [r3, #20]
 800c306:	3b02      	subs	r3, #2
 800c308:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800c30a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800c310:	4313      	orrs	r3, r2
 800c312:	697a      	ldr	r2, [r7, #20]
 800c314:	4313      	orrs	r3, r2
 800c316:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	1c5a      	adds	r2, r3, #1
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	6979      	ldr	r1, [r7, #20]
 800c320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800c324:	2300      	movs	r3, #0
}
 800c326:	4618      	mov	r0, r3
 800c328:	371c      	adds	r7, #28
 800c32a:	46bd      	mov	sp, r7
 800c32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c330:	4770      	bx	lr
	...

0800c334 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800c334:	b480      	push	{r7}
 800c336:	b087      	sub	sp, #28
 800c338:	af00      	add	r7, sp, #0
 800c33a:	60f8      	str	r0, [r7, #12]
 800c33c:	60b9      	str	r1, [r7, #8]
 800c33e:	607a      	str	r2, [r7, #4]
 800c340:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800c342:	2300      	movs	r3, #0
 800c344:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c34c:	d122      	bne.n	800c394 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	687a      	ldr	r2, [r7, #4]
 800c352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c356:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800c358:	697a      	ldr	r2, [r7, #20]
 800c35a:	4b15      	ldr	r3, [pc, #84]	; (800c3b0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800c35c:	4013      	ands	r3, r2
 800c35e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	685b      	ldr	r3, [r3, #4]
 800c368:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800c36a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	689b      	ldr	r3, [r3, #8]
 800c370:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800c372:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	68db      	ldr	r3, [r3, #12]
 800c378:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800c37a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800c380:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800c382:	697a      	ldr	r2, [r7, #20]
 800c384:	4313      	orrs	r3, r2
 800c386:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	687a      	ldr	r2, [r7, #4]
 800c38c:	6979      	ldr	r1, [r7, #20]
 800c38e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c392:	e005      	b.n	800c3a0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	687a      	ldr	r2, [r7, #4]
 800c398:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800c39c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800c3a0:	2300      	movs	r3, #0
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	371c      	adds	r7, #28
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr
 800c3ae:	bf00      	nop
 800c3b0:	cff00000 	.word	0xcff00000

0800c3b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c3b4:	b084      	sub	sp, #16
 800c3b6:	b580      	push	{r7, lr}
 800c3b8:	b084      	sub	sp, #16
 800c3ba:	af00      	add	r7, sp, #0
 800c3bc:	6078      	str	r0, [r7, #4]
 800c3be:	f107 001c 	add.w	r0, r7, #28
 800c3c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d122      	bne.n	800c412 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	68db      	ldr	r3, [r3, #12]
 800c3dc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c3e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3e4:	687a      	ldr	r2, [r7, #4]
 800c3e6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c3f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3f6:	2b01      	cmp	r3, #1
 800c3f8:	d105      	bne.n	800c406 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	68db      	ldr	r3, [r3, #12]
 800c3fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f001 fa7c 	bl	800d904 <USB_CoreReset>
 800c40c:	4603      	mov	r3, r0
 800c40e:	73fb      	strb	r3, [r7, #15]
 800c410:	e01a      	b.n	800c448 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	68db      	ldr	r3, [r3, #12]
 800c416:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	f001 fa70 	bl	800d904 <USB_CoreReset>
 800c424:	4603      	mov	r3, r0
 800c426:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d106      	bne.n	800c43c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c432:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	639a      	str	r2, [r3, #56]	; 0x38
 800c43a:	e005      	b.n	800c448 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c440:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d10b      	bne.n	800c466 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	689b      	ldr	r3, [r3, #8]
 800c452:	f043 0206 	orr.w	r2, r3, #6
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	689b      	ldr	r3, [r3, #8]
 800c45e:	f043 0220 	orr.w	r2, r3, #32
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c466:	7bfb      	ldrb	r3, [r7, #15]
}
 800c468:	4618      	mov	r0, r3
 800c46a:	3710      	adds	r7, #16
 800c46c:	46bd      	mov	sp, r7
 800c46e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c472:	b004      	add	sp, #16
 800c474:	4770      	bx	lr
	...

0800c478 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c478:	b480      	push	{r7}
 800c47a:	b087      	sub	sp, #28
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	60b9      	str	r1, [r7, #8]
 800c482:	4613      	mov	r3, r2
 800c484:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c486:	79fb      	ldrb	r3, [r7, #7]
 800c488:	2b02      	cmp	r3, #2
 800c48a:	d165      	bne.n	800c558 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	4a41      	ldr	r2, [pc, #260]	; (800c594 <USB_SetTurnaroundTime+0x11c>)
 800c490:	4293      	cmp	r3, r2
 800c492:	d906      	bls.n	800c4a2 <USB_SetTurnaroundTime+0x2a>
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	4a40      	ldr	r2, [pc, #256]	; (800c598 <USB_SetTurnaroundTime+0x120>)
 800c498:	4293      	cmp	r3, r2
 800c49a:	d802      	bhi.n	800c4a2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c49c:	230f      	movs	r3, #15
 800c49e:	617b      	str	r3, [r7, #20]
 800c4a0:	e062      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	4a3c      	ldr	r2, [pc, #240]	; (800c598 <USB_SetTurnaroundTime+0x120>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d906      	bls.n	800c4b8 <USB_SetTurnaroundTime+0x40>
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	4a3b      	ldr	r2, [pc, #236]	; (800c59c <USB_SetTurnaroundTime+0x124>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d802      	bhi.n	800c4b8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c4b2:	230e      	movs	r3, #14
 800c4b4:	617b      	str	r3, [r7, #20]
 800c4b6:	e057      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	4a38      	ldr	r2, [pc, #224]	; (800c59c <USB_SetTurnaroundTime+0x124>)
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	d906      	bls.n	800c4ce <USB_SetTurnaroundTime+0x56>
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	4a37      	ldr	r2, [pc, #220]	; (800c5a0 <USB_SetTurnaroundTime+0x128>)
 800c4c4:	4293      	cmp	r3, r2
 800c4c6:	d802      	bhi.n	800c4ce <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c4c8:	230d      	movs	r3, #13
 800c4ca:	617b      	str	r3, [r7, #20]
 800c4cc:	e04c      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	4a33      	ldr	r2, [pc, #204]	; (800c5a0 <USB_SetTurnaroundTime+0x128>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d906      	bls.n	800c4e4 <USB_SetTurnaroundTime+0x6c>
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	4a32      	ldr	r2, [pc, #200]	; (800c5a4 <USB_SetTurnaroundTime+0x12c>)
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d802      	bhi.n	800c4e4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c4de:	230c      	movs	r3, #12
 800c4e0:	617b      	str	r3, [r7, #20]
 800c4e2:	e041      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	4a2f      	ldr	r2, [pc, #188]	; (800c5a4 <USB_SetTurnaroundTime+0x12c>)
 800c4e8:	4293      	cmp	r3, r2
 800c4ea:	d906      	bls.n	800c4fa <USB_SetTurnaroundTime+0x82>
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	4a2e      	ldr	r2, [pc, #184]	; (800c5a8 <USB_SetTurnaroundTime+0x130>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d802      	bhi.n	800c4fa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c4f4:	230b      	movs	r3, #11
 800c4f6:	617b      	str	r3, [r7, #20]
 800c4f8:	e036      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	4a2a      	ldr	r2, [pc, #168]	; (800c5a8 <USB_SetTurnaroundTime+0x130>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d906      	bls.n	800c510 <USB_SetTurnaroundTime+0x98>
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	4a29      	ldr	r2, [pc, #164]	; (800c5ac <USB_SetTurnaroundTime+0x134>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d802      	bhi.n	800c510 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c50a:	230a      	movs	r3, #10
 800c50c:	617b      	str	r3, [r7, #20]
 800c50e:	e02b      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	4a26      	ldr	r2, [pc, #152]	; (800c5ac <USB_SetTurnaroundTime+0x134>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d906      	bls.n	800c526 <USB_SetTurnaroundTime+0xae>
 800c518:	68bb      	ldr	r3, [r7, #8]
 800c51a:	4a25      	ldr	r2, [pc, #148]	; (800c5b0 <USB_SetTurnaroundTime+0x138>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d802      	bhi.n	800c526 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c520:	2309      	movs	r3, #9
 800c522:	617b      	str	r3, [r7, #20]
 800c524:	e020      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	4a21      	ldr	r2, [pc, #132]	; (800c5b0 <USB_SetTurnaroundTime+0x138>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d906      	bls.n	800c53c <USB_SetTurnaroundTime+0xc4>
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	4a20      	ldr	r2, [pc, #128]	; (800c5b4 <USB_SetTurnaroundTime+0x13c>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d802      	bhi.n	800c53c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c536:	2308      	movs	r3, #8
 800c538:	617b      	str	r3, [r7, #20]
 800c53a:	e015      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	4a1d      	ldr	r2, [pc, #116]	; (800c5b4 <USB_SetTurnaroundTime+0x13c>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d906      	bls.n	800c552 <USB_SetTurnaroundTime+0xda>
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	4a1c      	ldr	r2, [pc, #112]	; (800c5b8 <USB_SetTurnaroundTime+0x140>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	d802      	bhi.n	800c552 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c54c:	2307      	movs	r3, #7
 800c54e:	617b      	str	r3, [r7, #20]
 800c550:	e00a      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c552:	2306      	movs	r3, #6
 800c554:	617b      	str	r3, [r7, #20]
 800c556:	e007      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c558:	79fb      	ldrb	r3, [r7, #7]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d102      	bne.n	800c564 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c55e:	2309      	movs	r3, #9
 800c560:	617b      	str	r3, [r7, #20]
 800c562:	e001      	b.n	800c568 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c564:	2309      	movs	r3, #9
 800c566:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	68db      	ldr	r3, [r3, #12]
 800c56c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	68da      	ldr	r2, [r3, #12]
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	029b      	lsls	r3, r3, #10
 800c57c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c580:	431a      	orrs	r2, r3
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c586:	2300      	movs	r3, #0
}
 800c588:	4618      	mov	r0, r3
 800c58a:	371c      	adds	r7, #28
 800c58c:	46bd      	mov	sp, r7
 800c58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c592:	4770      	bx	lr
 800c594:	00d8acbf 	.word	0x00d8acbf
 800c598:	00e4e1bf 	.word	0x00e4e1bf
 800c59c:	00f423ff 	.word	0x00f423ff
 800c5a0:	0106737f 	.word	0x0106737f
 800c5a4:	011a499f 	.word	0x011a499f
 800c5a8:	01312cff 	.word	0x01312cff
 800c5ac:	014ca43f 	.word	0x014ca43f
 800c5b0:	016e35ff 	.word	0x016e35ff
 800c5b4:	01a6ab1f 	.word	0x01a6ab1f
 800c5b8:	01e847ff 	.word	0x01e847ff

0800c5bc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	689b      	ldr	r3, [r3, #8]
 800c5c8:	f043 0201 	orr.w	r2, r3, #1
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c5d0:	2300      	movs	r3, #0
}
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	370c      	adds	r7, #12
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr

0800c5de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c5de:	b480      	push	{r7}
 800c5e0:	b083      	sub	sp, #12
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	689b      	ldr	r3, [r3, #8]
 800c5ea:	f023 0201 	bic.w	r2, r3, #1
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c5f2:	2300      	movs	r3, #0
}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	370c      	adds	r7, #12
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b082      	sub	sp, #8
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	460b      	mov	r3, r1
 800c60a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	68db      	ldr	r3, [r3, #12]
 800c610:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c618:	78fb      	ldrb	r3, [r7, #3]
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	d106      	bne.n	800c62c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	68db      	ldr	r3, [r3, #12]
 800c622:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	60da      	str	r2, [r3, #12]
 800c62a:	e00b      	b.n	800c644 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c62c:	78fb      	ldrb	r3, [r7, #3]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d106      	bne.n	800c640 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	60da      	str	r2, [r3, #12]
 800c63e:	e001      	b.n	800c644 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c640:	2301      	movs	r3, #1
 800c642:	e003      	b.n	800c64c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c644:	2032      	movs	r0, #50	; 0x32
 800c646:	f7fb ff5f 	bl	8008508 <HAL_Delay>

  return HAL_OK;
 800c64a:	2300      	movs	r3, #0
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3708      	adds	r7, #8
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}

0800c654 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c654:	b084      	sub	sp, #16
 800c656:	b580      	push	{r7, lr}
 800c658:	b086      	sub	sp, #24
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	6078      	str	r0, [r7, #4]
 800c65e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c662:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c666:	2300      	movs	r3, #0
 800c668:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c66e:	2300      	movs	r3, #0
 800c670:	613b      	str	r3, [r7, #16]
 800c672:	e009      	b.n	800c688 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	693b      	ldr	r3, [r7, #16]
 800c678:	3340      	adds	r3, #64	; 0x40
 800c67a:	009b      	lsls	r3, r3, #2
 800c67c:	4413      	add	r3, r2
 800c67e:	2200      	movs	r2, #0
 800c680:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c682:	693b      	ldr	r3, [r7, #16]
 800c684:	3301      	adds	r3, #1
 800c686:	613b      	str	r3, [r7, #16]
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	2b0e      	cmp	r3, #14
 800c68c:	d9f2      	bls.n	800c674 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c68e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c690:	2b00      	cmp	r3, #0
 800c692:	d112      	bne.n	800c6ba <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c698:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6a4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6b0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	639a      	str	r2, [r3, #56]	; 0x38
 800c6b8:	e00b      	b.n	800c6d2 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c6d8:	461a      	mov	r2, r3
 800c6da:	2300      	movs	r3, #0
 800c6dc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6e4:	4619      	mov	r1, r3
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	680b      	ldr	r3, [r1, #0]
 800c6f0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c6f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6f4:	2b01      	cmp	r3, #1
 800c6f6:	d10c      	bne.n	800c712 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c6f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d104      	bne.n	800c708 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c6fe:	2100      	movs	r1, #0
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 f961 	bl	800c9c8 <USB_SetDevSpeed>
 800c706:	e008      	b.n	800c71a <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c708:	2101      	movs	r1, #1
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f000 f95c 	bl	800c9c8 <USB_SetDevSpeed>
 800c710:	e003      	b.n	800c71a <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c712:	2103      	movs	r1, #3
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f000 f957 	bl	800c9c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c71a:	2110      	movs	r1, #16
 800c71c:	6878      	ldr	r0, [r7, #4]
 800c71e:	f000 f90b 	bl	800c938 <USB_FlushTxFifo>
 800c722:	4603      	mov	r3, r0
 800c724:	2b00      	cmp	r3, #0
 800c726:	d001      	beq.n	800c72c <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800c728:	2301      	movs	r3, #1
 800c72a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f000 f929 	bl	800c984 <USB_FlushRxFifo>
 800c732:	4603      	mov	r3, r0
 800c734:	2b00      	cmp	r3, #0
 800c736:	d001      	beq.n	800c73c <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800c738:	2301      	movs	r3, #1
 800c73a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c742:	461a      	mov	r2, r3
 800c744:	2300      	movs	r3, #0
 800c746:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c74e:	461a      	mov	r2, r3
 800c750:	2300      	movs	r3, #0
 800c752:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c75a:	461a      	mov	r2, r3
 800c75c:	2300      	movs	r3, #0
 800c75e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c760:	2300      	movs	r3, #0
 800c762:	613b      	str	r3, [r7, #16]
 800c764:	e043      	b.n	800c7ee <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c766:	693b      	ldr	r3, [r7, #16]
 800c768:	015a      	lsls	r2, r3, #5
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	4413      	add	r3, r2
 800c76e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c778:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c77c:	d118      	bne.n	800c7b0 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10a      	bne.n	800c79a <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	015a      	lsls	r2, r3, #5
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	4413      	add	r3, r2
 800c78c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c790:	461a      	mov	r2, r3
 800c792:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c796:	6013      	str	r3, [r2, #0]
 800c798:	e013      	b.n	800c7c2 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c79a:	693b      	ldr	r3, [r7, #16]
 800c79c:	015a      	lsls	r2, r3, #5
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	4413      	add	r3, r2
 800c7a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c7ac:	6013      	str	r3, [r2, #0]
 800c7ae:	e008      	b.n	800c7c2 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c7b0:	693b      	ldr	r3, [r7, #16]
 800c7b2:	015a      	lsls	r2, r3, #5
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	4413      	add	r3, r2
 800c7b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7bc:	461a      	mov	r2, r3
 800c7be:	2300      	movs	r3, #0
 800c7c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	015a      	lsls	r2, r3, #5
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	015a      	lsls	r2, r3, #5
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	4413      	add	r3, r2
 800c7dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7e0:	461a      	mov	r2, r3
 800c7e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c7e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	3301      	adds	r3, #1
 800c7ec:	613b      	str	r3, [r7, #16]
 800c7ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7f0:	693a      	ldr	r2, [r7, #16]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d3b7      	bcc.n	800c766 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	613b      	str	r3, [r7, #16]
 800c7fa:	e043      	b.n	800c884 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	015a      	lsls	r2, r3, #5
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	4413      	add	r3, r2
 800c804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c80e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c812:	d118      	bne.n	800c846 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d10a      	bne.n	800c830 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	015a      	lsls	r2, r3, #5
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	4413      	add	r3, r2
 800c822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c826:	461a      	mov	r2, r3
 800c828:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c82c:	6013      	str	r3, [r2, #0]
 800c82e:	e013      	b.n	800c858 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	015a      	lsls	r2, r3, #5
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	4413      	add	r3, r2
 800c838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c83c:	461a      	mov	r2, r3
 800c83e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c842:	6013      	str	r3, [r2, #0]
 800c844:	e008      	b.n	800c858 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	015a      	lsls	r2, r3, #5
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	4413      	add	r3, r2
 800c84e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c852:	461a      	mov	r2, r3
 800c854:	2300      	movs	r3, #0
 800c856:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c858:	693b      	ldr	r3, [r7, #16]
 800c85a:	015a      	lsls	r2, r3, #5
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	4413      	add	r3, r2
 800c860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c864:	461a      	mov	r2, r3
 800c866:	2300      	movs	r3, #0
 800c868:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c86a:	693b      	ldr	r3, [r7, #16]
 800c86c:	015a      	lsls	r2, r3, #5
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	4413      	add	r3, r2
 800c872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c876:	461a      	mov	r2, r3
 800c878:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c87c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	3301      	adds	r3, #1
 800c882:	613b      	str	r3, [r7, #16]
 800c884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c886:	693a      	ldr	r2, [r7, #16]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d3b7      	bcc.n	800c7fc <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c892:	691b      	ldr	r3, [r3, #16]
 800c894:	68fa      	ldr	r2, [r7, #12]
 800c896:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c89a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c89e:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800c8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d111      	bne.n	800c8ca <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	4b20      	ldr	r3, [pc, #128]	; (800c930 <USB_DevInit+0x2dc>)
 800c8b0:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8ba:	68fa      	ldr	r2, [r7, #12]
 800c8bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c8c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8c4:	f043 0303 	orr.w	r3, r3, #3
 800c8c8:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c8d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c8d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d105      	bne.n	800c8ea <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	699b      	ldr	r3, [r3, #24]
 800c8e2:	f043 0210 	orr.w	r2, r3, #16
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	699a      	ldr	r2, [r3, #24]
 800c8ee:	4b11      	ldr	r3, [pc, #68]	; (800c934 <USB_DevInit+0x2e0>)
 800c8f0:	4313      	orrs	r3, r2
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d005      	beq.n	800c908 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	699b      	ldr	r3, [r3, #24]
 800c900:	f043 0208 	orr.w	r2, r3, #8
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c90a:	2b01      	cmp	r3, #1
 800c90c:	d107      	bne.n	800c91e <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	699b      	ldr	r3, [r3, #24]
 800c912:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c916:	f043 0304 	orr.w	r3, r3, #4
 800c91a:	687a      	ldr	r2, [r7, #4]
 800c91c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c91e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c920:	4618      	mov	r0, r3
 800c922:	3718      	adds	r7, #24
 800c924:	46bd      	mov	sp, r7
 800c926:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c92a:	b004      	add	sp, #16
 800c92c:	4770      	bx	lr
 800c92e:	bf00      	nop
 800c930:	00800100 	.word	0x00800100
 800c934:	803c3800 	.word	0x803c3800

0800c938 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c938:	b480      	push	{r7}
 800c93a:	b085      	sub	sp, #20
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c942:	2300      	movs	r3, #0
 800c944:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	019b      	lsls	r3, r3, #6
 800c94a:	f043 0220 	orr.w	r2, r3, #32
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	3301      	adds	r3, #1
 800c956:	60fb      	str	r3, [r7, #12]
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	4a09      	ldr	r2, [pc, #36]	; (800c980 <USB_FlushTxFifo+0x48>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d901      	bls.n	800c964 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c960:	2303      	movs	r3, #3
 800c962:	e006      	b.n	800c972 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	691b      	ldr	r3, [r3, #16]
 800c968:	f003 0320 	and.w	r3, r3, #32
 800c96c:	2b20      	cmp	r3, #32
 800c96e:	d0f0      	beq.n	800c952 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c970:	2300      	movs	r3, #0
}
 800c972:	4618      	mov	r0, r3
 800c974:	3714      	adds	r7, #20
 800c976:	46bd      	mov	sp, r7
 800c978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97c:	4770      	bx	lr
 800c97e:	bf00      	nop
 800c980:	00030d40 	.word	0x00030d40

0800c984 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c984:	b480      	push	{r7}
 800c986:	b085      	sub	sp, #20
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c98c:	2300      	movs	r3, #0
 800c98e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2210      	movs	r2, #16
 800c994:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	3301      	adds	r3, #1
 800c99a:	60fb      	str	r3, [r7, #12]
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	4a09      	ldr	r2, [pc, #36]	; (800c9c4 <USB_FlushRxFifo+0x40>)
 800c9a0:	4293      	cmp	r3, r2
 800c9a2:	d901      	bls.n	800c9a8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c9a4:	2303      	movs	r3, #3
 800c9a6:	e006      	b.n	800c9b6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	691b      	ldr	r3, [r3, #16]
 800c9ac:	f003 0310 	and.w	r3, r3, #16
 800c9b0:	2b10      	cmp	r3, #16
 800c9b2:	d0f0      	beq.n	800c996 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c9b4:	2300      	movs	r3, #0
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3714      	adds	r7, #20
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c0:	4770      	bx	lr
 800c9c2:	bf00      	nop
 800c9c4:	00030d40 	.word	0x00030d40

0800c9c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9de:	681a      	ldr	r2, [r3, #0]
 800c9e0:	78fb      	ldrb	r3, [r7, #3]
 800c9e2:	68f9      	ldr	r1, [r7, #12]
 800c9e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c9ec:	2300      	movs	r3, #0
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3714      	adds	r7, #20
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c9fa:	b480      	push	{r7}
 800c9fc:	b087      	sub	sp, #28
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca0c:	689b      	ldr	r3, [r3, #8]
 800ca0e:	f003 0306 	and.w	r3, r3, #6
 800ca12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d102      	bne.n	800ca20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	75fb      	strb	r3, [r7, #23]
 800ca1e:	e00a      	b.n	800ca36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	2b02      	cmp	r3, #2
 800ca24:	d002      	beq.n	800ca2c <USB_GetDevSpeed+0x32>
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2b06      	cmp	r3, #6
 800ca2a:	d102      	bne.n	800ca32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	75fb      	strb	r3, [r7, #23]
 800ca30:	e001      	b.n	800ca36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ca32:	230f      	movs	r3, #15
 800ca34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ca36:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	371c      	adds	r7, #28
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr

0800ca44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b085      	sub	sp, #20
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
 800ca4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	781b      	ldrb	r3, [r3, #0]
 800ca56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	785b      	ldrb	r3, [r3, #1]
 800ca5c:	2b01      	cmp	r3, #1
 800ca5e:	d13a      	bne.n	800cad6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca66:	69da      	ldr	r2, [r3, #28]
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	781b      	ldrb	r3, [r3, #0]
 800ca6c:	f003 030f 	and.w	r3, r3, #15
 800ca70:	2101      	movs	r1, #1
 800ca72:	fa01 f303 	lsl.w	r3, r1, r3
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	68f9      	ldr	r1, [r7, #12]
 800ca7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	015a      	lsls	r2, r3, #5
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	4413      	add	r3, r2
 800ca8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d155      	bne.n	800cb44 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ca98:	68bb      	ldr	r3, [r7, #8]
 800ca9a:	015a      	lsls	r2, r3, #5
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	4413      	add	r3, r2
 800caa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800caa4:	681a      	ldr	r2, [r3, #0]
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	689b      	ldr	r3, [r3, #8]
 800caaa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	78db      	ldrb	r3, [r3, #3]
 800cab2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cab4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	059b      	lsls	r3, r3, #22
 800caba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cabc:	4313      	orrs	r3, r2
 800cabe:	68ba      	ldr	r2, [r7, #8]
 800cac0:	0151      	lsls	r1, r2, #5
 800cac2:	68fa      	ldr	r2, [r7, #12]
 800cac4:	440a      	add	r2, r1
 800cac6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800caca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cace:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cad2:	6013      	str	r3, [r2, #0]
 800cad4:	e036      	b.n	800cb44 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cadc:	69da      	ldr	r2, [r3, #28]
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	f003 030f 	and.w	r3, r3, #15
 800cae6:	2101      	movs	r1, #1
 800cae8:	fa01 f303 	lsl.w	r3, r1, r3
 800caec:	041b      	lsls	r3, r3, #16
 800caee:	68f9      	ldr	r1, [r7, #12]
 800caf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800caf4:	4313      	orrs	r3, r2
 800caf6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	015a      	lsls	r2, r3, #5
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	4413      	add	r3, r2
 800cb00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d11a      	bne.n	800cb44 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	015a      	lsls	r2, r3, #5
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	4413      	add	r3, r2
 800cb16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb1a:	681a      	ldr	r2, [r3, #0]
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	689b      	ldr	r3, [r3, #8]
 800cb20:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	78db      	ldrb	r3, [r3, #3]
 800cb28:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cb2a:	430b      	orrs	r3, r1
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	68ba      	ldr	r2, [r7, #8]
 800cb30:	0151      	lsls	r1, r2, #5
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	440a      	add	r2, r1
 800cb36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb42:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cb44:	2300      	movs	r3, #0
}
 800cb46:	4618      	mov	r0, r3
 800cb48:	3714      	adds	r7, #20
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
	...

0800cb54 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cb54:	b480      	push	{r7}
 800cb56:	b085      	sub	sp, #20
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
 800cb5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	781b      	ldrb	r3, [r3, #0]
 800cb66:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	785b      	ldrb	r3, [r3, #1]
 800cb6c:	2b01      	cmp	r3, #1
 800cb6e:	d135      	bne.n	800cbdc <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	f003 030f 	and.w	r3, r3, #15
 800cb80:	2101      	movs	r1, #1
 800cb82:	fa01 f303 	lsl.w	r3, r1, r3
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	43db      	mvns	r3, r3
 800cb8a:	68f9      	ldr	r1, [r7, #12]
 800cb8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb90:	4013      	ands	r3, r2
 800cb92:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb9a:	69da      	ldr	r2, [r3, #28]
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	781b      	ldrb	r3, [r3, #0]
 800cba0:	f003 030f 	and.w	r3, r3, #15
 800cba4:	2101      	movs	r1, #1
 800cba6:	fa01 f303 	lsl.w	r3, r1, r3
 800cbaa:	b29b      	uxth	r3, r3
 800cbac:	43db      	mvns	r3, r3
 800cbae:	68f9      	ldr	r1, [r7, #12]
 800cbb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cbb4:	4013      	ands	r3, r2
 800cbb6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	015a      	lsls	r2, r3, #5
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	4413      	add	r3, r2
 800cbc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbc4:	681a      	ldr	r2, [r3, #0]
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	0159      	lsls	r1, r3, #5
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	440b      	add	r3, r1
 800cbce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	4b1f      	ldr	r3, [pc, #124]	; (800cc54 <USB_DeactivateEndpoint+0x100>)
 800cbd6:	4013      	ands	r3, r2
 800cbd8:	600b      	str	r3, [r1, #0]
 800cbda:	e034      	b.n	800cc46 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbe2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	781b      	ldrb	r3, [r3, #0]
 800cbe8:	f003 030f 	and.w	r3, r3, #15
 800cbec:	2101      	movs	r1, #1
 800cbee:	fa01 f303 	lsl.w	r3, r1, r3
 800cbf2:	041b      	lsls	r3, r3, #16
 800cbf4:	43db      	mvns	r3, r3
 800cbf6:	68f9      	ldr	r1, [r7, #12]
 800cbf8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cbfc:	4013      	ands	r3, r2
 800cbfe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc06:	69da      	ldr	r2, [r3, #28]
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	f003 030f 	and.w	r3, r3, #15
 800cc10:	2101      	movs	r1, #1
 800cc12:	fa01 f303 	lsl.w	r3, r1, r3
 800cc16:	041b      	lsls	r3, r3, #16
 800cc18:	43db      	mvns	r3, r3
 800cc1a:	68f9      	ldr	r1, [r7, #12]
 800cc1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc20:	4013      	ands	r3, r2
 800cc22:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cc24:	68bb      	ldr	r3, [r7, #8]
 800cc26:	015a      	lsls	r2, r3, #5
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	4413      	add	r3, r2
 800cc2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	0159      	lsls	r1, r3, #5
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	440b      	add	r3, r1
 800cc3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc3e:	4619      	mov	r1, r3
 800cc40:	4b05      	ldr	r3, [pc, #20]	; (800cc58 <USB_DeactivateEndpoint+0x104>)
 800cc42:	4013      	ands	r3, r2
 800cc44:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cc46:	2300      	movs	r3, #0
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3714      	adds	r7, #20
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc52:	4770      	bx	lr
 800cc54:	ec337800 	.word	0xec337800
 800cc58:	eff37800 	.word	0xeff37800

0800cc5c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b08a      	sub	sp, #40	; 0x28
 800cc60:	af02      	add	r7, sp, #8
 800cc62:	60f8      	str	r0, [r7, #12]
 800cc64:	60b9      	str	r1, [r7, #8]
 800cc66:	4613      	mov	r3, r2
 800cc68:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	785b      	ldrb	r3, [r3, #1]
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	f040 815c 	bne.w	800cf36 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	695b      	ldr	r3, [r3, #20]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d132      	bne.n	800ccec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cc86:	69bb      	ldr	r3, [r7, #24]
 800cc88:	015a      	lsls	r2, r3, #5
 800cc8a:	69fb      	ldr	r3, [r7, #28]
 800cc8c:	4413      	add	r3, r2
 800cc8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc92:	691b      	ldr	r3, [r3, #16]
 800cc94:	69ba      	ldr	r2, [r7, #24]
 800cc96:	0151      	lsls	r1, r2, #5
 800cc98:	69fa      	ldr	r2, [r7, #28]
 800cc9a:	440a      	add	r2, r1
 800cc9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cca0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cca4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cca8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ccaa:	69bb      	ldr	r3, [r7, #24]
 800ccac:	015a      	lsls	r2, r3, #5
 800ccae:	69fb      	ldr	r3, [r7, #28]
 800ccb0:	4413      	add	r3, r2
 800ccb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccb6:	691b      	ldr	r3, [r3, #16]
 800ccb8:	69ba      	ldr	r2, [r7, #24]
 800ccba:	0151      	lsls	r1, r2, #5
 800ccbc:	69fa      	ldr	r2, [r7, #28]
 800ccbe:	440a      	add	r2, r1
 800ccc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccc4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ccc8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ccca:	69bb      	ldr	r3, [r7, #24]
 800cccc:	015a      	lsls	r2, r3, #5
 800ccce:	69fb      	ldr	r3, [r7, #28]
 800ccd0:	4413      	add	r3, r2
 800ccd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccd6:	691b      	ldr	r3, [r3, #16]
 800ccd8:	69ba      	ldr	r2, [r7, #24]
 800ccda:	0151      	lsls	r1, r2, #5
 800ccdc:	69fa      	ldr	r2, [r7, #28]
 800ccde:	440a      	add	r2, r1
 800cce0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cce4:	0cdb      	lsrs	r3, r3, #19
 800cce6:	04db      	lsls	r3, r3, #19
 800cce8:	6113      	str	r3, [r2, #16]
 800ccea:	e074      	b.n	800cdd6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ccec:	69bb      	ldr	r3, [r7, #24]
 800ccee:	015a      	lsls	r2, r3, #5
 800ccf0:	69fb      	ldr	r3, [r7, #28]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccf8:	691b      	ldr	r3, [r3, #16]
 800ccfa:	69ba      	ldr	r2, [r7, #24]
 800ccfc:	0151      	lsls	r1, r2, #5
 800ccfe:	69fa      	ldr	r2, [r7, #28]
 800cd00:	440a      	add	r2, r1
 800cd02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd06:	0cdb      	lsrs	r3, r3, #19
 800cd08:	04db      	lsls	r3, r3, #19
 800cd0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cd0c:	69bb      	ldr	r3, [r7, #24]
 800cd0e:	015a      	lsls	r2, r3, #5
 800cd10:	69fb      	ldr	r3, [r7, #28]
 800cd12:	4413      	add	r3, r2
 800cd14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd18:	691b      	ldr	r3, [r3, #16]
 800cd1a:	69ba      	ldr	r2, [r7, #24]
 800cd1c:	0151      	lsls	r1, r2, #5
 800cd1e:	69fa      	ldr	r2, [r7, #28]
 800cd20:	440a      	add	r2, r1
 800cd22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd26:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cd2a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cd2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800cd30:	69bb      	ldr	r3, [r7, #24]
 800cd32:	015a      	lsls	r2, r3, #5
 800cd34:	69fb      	ldr	r3, [r7, #28]
 800cd36:	4413      	add	r3, r2
 800cd38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd3c:	691a      	ldr	r2, [r3, #16]
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	6959      	ldr	r1, [r3, #20]
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	689b      	ldr	r3, [r3, #8]
 800cd46:	440b      	add	r3, r1
 800cd48:	1e59      	subs	r1, r3, #1
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	689b      	ldr	r3, [r3, #8]
 800cd4e:	fbb1 f3f3 	udiv	r3, r1, r3
 800cd52:	04d9      	lsls	r1, r3, #19
 800cd54:	4b9d      	ldr	r3, [pc, #628]	; (800cfcc <USB_EPStartXfer+0x370>)
 800cd56:	400b      	ands	r3, r1
 800cd58:	69b9      	ldr	r1, [r7, #24]
 800cd5a:	0148      	lsls	r0, r1, #5
 800cd5c:	69f9      	ldr	r1, [r7, #28]
 800cd5e:	4401      	add	r1, r0
 800cd60:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cd64:	4313      	orrs	r3, r2
 800cd66:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cd68:	69bb      	ldr	r3, [r7, #24]
 800cd6a:	015a      	lsls	r2, r3, #5
 800cd6c:	69fb      	ldr	r3, [r7, #28]
 800cd6e:	4413      	add	r3, r2
 800cd70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd74:	691a      	ldr	r2, [r3, #16]
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	695b      	ldr	r3, [r3, #20]
 800cd7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd7e:	69b9      	ldr	r1, [r7, #24]
 800cd80:	0148      	lsls	r0, r1, #5
 800cd82:	69f9      	ldr	r1, [r7, #28]
 800cd84:	4401      	add	r1, r0
 800cd86:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	78db      	ldrb	r3, [r3, #3]
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	d11f      	bne.n	800cdd6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cd96:	69bb      	ldr	r3, [r7, #24]
 800cd98:	015a      	lsls	r2, r3, #5
 800cd9a:	69fb      	ldr	r3, [r7, #28]
 800cd9c:	4413      	add	r3, r2
 800cd9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cda2:	691b      	ldr	r3, [r3, #16]
 800cda4:	69ba      	ldr	r2, [r7, #24]
 800cda6:	0151      	lsls	r1, r2, #5
 800cda8:	69fa      	ldr	r2, [r7, #28]
 800cdaa:	440a      	add	r2, r1
 800cdac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdb0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800cdb4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	015a      	lsls	r2, r3, #5
 800cdba:	69fb      	ldr	r3, [r7, #28]
 800cdbc:	4413      	add	r3, r2
 800cdbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdc2:	691b      	ldr	r3, [r3, #16]
 800cdc4:	69ba      	ldr	r2, [r7, #24]
 800cdc6:	0151      	lsls	r1, r2, #5
 800cdc8:	69fa      	ldr	r2, [r7, #28]
 800cdca:	440a      	add	r2, r1
 800cdcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdd0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cdd4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800cdd6:	79fb      	ldrb	r3, [r7, #7]
 800cdd8:	2b01      	cmp	r3, #1
 800cdda:	d14b      	bne.n	800ce74 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	691b      	ldr	r3, [r3, #16]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d009      	beq.n	800cdf8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cde4:	69bb      	ldr	r3, [r7, #24]
 800cde6:	015a      	lsls	r2, r3, #5
 800cde8:	69fb      	ldr	r3, [r7, #28]
 800cdea:	4413      	add	r3, r2
 800cdec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdf0:	461a      	mov	r2, r3
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	691b      	ldr	r3, [r3, #16]
 800cdf6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cdf8:	68bb      	ldr	r3, [r7, #8]
 800cdfa:	78db      	ldrb	r3, [r3, #3]
 800cdfc:	2b01      	cmp	r3, #1
 800cdfe:	d128      	bne.n	800ce52 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ce00:	69fb      	ldr	r3, [r7, #28]
 800ce02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce06:	689b      	ldr	r3, [r3, #8]
 800ce08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d110      	bne.n	800ce32 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ce10:	69bb      	ldr	r3, [r7, #24]
 800ce12:	015a      	lsls	r2, r3, #5
 800ce14:	69fb      	ldr	r3, [r7, #28]
 800ce16:	4413      	add	r3, r2
 800ce18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	69ba      	ldr	r2, [r7, #24]
 800ce20:	0151      	lsls	r1, r2, #5
 800ce22:	69fa      	ldr	r2, [r7, #28]
 800ce24:	440a      	add	r2, r1
 800ce26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ce2e:	6013      	str	r3, [r2, #0]
 800ce30:	e00f      	b.n	800ce52 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ce32:	69bb      	ldr	r3, [r7, #24]
 800ce34:	015a      	lsls	r2, r3, #5
 800ce36:	69fb      	ldr	r3, [r7, #28]
 800ce38:	4413      	add	r3, r2
 800ce3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	69ba      	ldr	r2, [r7, #24]
 800ce42:	0151      	lsls	r1, r2, #5
 800ce44:	69fa      	ldr	r2, [r7, #28]
 800ce46:	440a      	add	r2, r1
 800ce48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ce50:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ce52:	69bb      	ldr	r3, [r7, #24]
 800ce54:	015a      	lsls	r2, r3, #5
 800ce56:	69fb      	ldr	r3, [r7, #28]
 800ce58:	4413      	add	r3, r2
 800ce5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	69ba      	ldr	r2, [r7, #24]
 800ce62:	0151      	lsls	r1, r2, #5
 800ce64:	69fa      	ldr	r2, [r7, #28]
 800ce66:	440a      	add	r2, r1
 800ce68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce6c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ce70:	6013      	str	r3, [r2, #0]
 800ce72:	e12f      	b.n	800d0d4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ce74:	69bb      	ldr	r3, [r7, #24]
 800ce76:	015a      	lsls	r2, r3, #5
 800ce78:	69fb      	ldr	r3, [r7, #28]
 800ce7a:	4413      	add	r3, r2
 800ce7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	69ba      	ldr	r2, [r7, #24]
 800ce84:	0151      	lsls	r1, r2, #5
 800ce86:	69fa      	ldr	r2, [r7, #28]
 800ce88:	440a      	add	r2, r1
 800ce8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce8e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ce92:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	78db      	ldrb	r3, [r3, #3]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d015      	beq.n	800cec8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	695b      	ldr	r3, [r3, #20]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f000 8117 	beq.w	800d0d4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cea6:	69fb      	ldr	r3, [r7, #28]
 800cea8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ceac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	781b      	ldrb	r3, [r3, #0]
 800ceb2:	f003 030f 	and.w	r3, r3, #15
 800ceb6:	2101      	movs	r1, #1
 800ceb8:	fa01 f303 	lsl.w	r3, r1, r3
 800cebc:	69f9      	ldr	r1, [r7, #28]
 800cebe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cec2:	4313      	orrs	r3, r2
 800cec4:	634b      	str	r3, [r1, #52]	; 0x34
 800cec6:	e105      	b.n	800d0d4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cec8:	69fb      	ldr	r3, [r7, #28]
 800ceca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d110      	bne.n	800cefa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ced8:	69bb      	ldr	r3, [r7, #24]
 800ceda:	015a      	lsls	r2, r3, #5
 800cedc:	69fb      	ldr	r3, [r7, #28]
 800cede:	4413      	add	r3, r2
 800cee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	69ba      	ldr	r2, [r7, #24]
 800cee8:	0151      	lsls	r1, r2, #5
 800ceea:	69fa      	ldr	r2, [r7, #28]
 800ceec:	440a      	add	r2, r1
 800ceee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cef2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cef6:	6013      	str	r3, [r2, #0]
 800cef8:	e00f      	b.n	800cf1a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cefa:	69bb      	ldr	r3, [r7, #24]
 800cefc:	015a      	lsls	r2, r3, #5
 800cefe:	69fb      	ldr	r3, [r7, #28]
 800cf00:	4413      	add	r3, r2
 800cf02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	69ba      	ldr	r2, [r7, #24]
 800cf0a:	0151      	lsls	r1, r2, #5
 800cf0c:	69fa      	ldr	r2, [r7, #28]
 800cf0e:	440a      	add	r2, r1
 800cf10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf18:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	68d9      	ldr	r1, [r3, #12]
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	781a      	ldrb	r2, [r3, #0]
 800cf22:	68bb      	ldr	r3, [r7, #8]
 800cf24:	695b      	ldr	r3, [r3, #20]
 800cf26:	b298      	uxth	r0, r3
 800cf28:	79fb      	ldrb	r3, [r7, #7]
 800cf2a:	9300      	str	r3, [sp, #0]
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f000 fa2b 	bl	800d38a <USB_WritePacket>
 800cf34:	e0ce      	b.n	800d0d4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cf36:	69bb      	ldr	r3, [r7, #24]
 800cf38:	015a      	lsls	r2, r3, #5
 800cf3a:	69fb      	ldr	r3, [r7, #28]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf42:	691b      	ldr	r3, [r3, #16]
 800cf44:	69ba      	ldr	r2, [r7, #24]
 800cf46:	0151      	lsls	r1, r2, #5
 800cf48:	69fa      	ldr	r2, [r7, #28]
 800cf4a:	440a      	add	r2, r1
 800cf4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf50:	0cdb      	lsrs	r3, r3, #19
 800cf52:	04db      	lsls	r3, r3, #19
 800cf54:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cf56:	69bb      	ldr	r3, [r7, #24]
 800cf58:	015a      	lsls	r2, r3, #5
 800cf5a:	69fb      	ldr	r3, [r7, #28]
 800cf5c:	4413      	add	r3, r2
 800cf5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf62:	691b      	ldr	r3, [r3, #16]
 800cf64:	69ba      	ldr	r2, [r7, #24]
 800cf66:	0151      	lsls	r1, r2, #5
 800cf68:	69fa      	ldr	r2, [r7, #28]
 800cf6a:	440a      	add	r2, r1
 800cf6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf70:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cf74:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cf78:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	695b      	ldr	r3, [r3, #20]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d126      	bne.n	800cfd0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800cf82:	69bb      	ldr	r3, [r7, #24]
 800cf84:	015a      	lsls	r2, r3, #5
 800cf86:	69fb      	ldr	r3, [r7, #28]
 800cf88:	4413      	add	r3, r2
 800cf8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf8e:	691a      	ldr	r2, [r3, #16]
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	689b      	ldr	r3, [r3, #8]
 800cf94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf98:	69b9      	ldr	r1, [r7, #24]
 800cf9a:	0148      	lsls	r0, r1, #5
 800cf9c:	69f9      	ldr	r1, [r7, #28]
 800cf9e:	4401      	add	r1, r0
 800cfa0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cfa4:	4313      	orrs	r3, r2
 800cfa6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cfa8:	69bb      	ldr	r3, [r7, #24]
 800cfaa:	015a      	lsls	r2, r3, #5
 800cfac:	69fb      	ldr	r3, [r7, #28]
 800cfae:	4413      	add	r3, r2
 800cfb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfb4:	691b      	ldr	r3, [r3, #16]
 800cfb6:	69ba      	ldr	r2, [r7, #24]
 800cfb8:	0151      	lsls	r1, r2, #5
 800cfba:	69fa      	ldr	r2, [r7, #28]
 800cfbc:	440a      	add	r2, r1
 800cfbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cfc6:	6113      	str	r3, [r2, #16]
 800cfc8:	e036      	b.n	800d038 <USB_EPStartXfer+0x3dc>
 800cfca:	bf00      	nop
 800cfcc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cfd0:	68bb      	ldr	r3, [r7, #8]
 800cfd2:	695a      	ldr	r2, [r3, #20]
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	689b      	ldr	r3, [r3, #8]
 800cfd8:	4413      	add	r3, r2
 800cfda:	1e5a      	subs	r2, r3, #1
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	689b      	ldr	r3, [r3, #8]
 800cfe0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfe4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	015a      	lsls	r2, r3, #5
 800cfea:	69fb      	ldr	r3, [r7, #28]
 800cfec:	4413      	add	r3, r2
 800cfee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cff2:	691a      	ldr	r2, [r3, #16]
 800cff4:	8afb      	ldrh	r3, [r7, #22]
 800cff6:	04d9      	lsls	r1, r3, #19
 800cff8:	4b39      	ldr	r3, [pc, #228]	; (800d0e0 <USB_EPStartXfer+0x484>)
 800cffa:	400b      	ands	r3, r1
 800cffc:	69b9      	ldr	r1, [r7, #24]
 800cffe:	0148      	lsls	r0, r1, #5
 800d000:	69f9      	ldr	r1, [r7, #28]
 800d002:	4401      	add	r1, r0
 800d004:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d008:	4313      	orrs	r3, r2
 800d00a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d00c:	69bb      	ldr	r3, [r7, #24]
 800d00e:	015a      	lsls	r2, r3, #5
 800d010:	69fb      	ldr	r3, [r7, #28]
 800d012:	4413      	add	r3, r2
 800d014:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d018:	691a      	ldr	r2, [r3, #16]
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	689b      	ldr	r3, [r3, #8]
 800d01e:	8af9      	ldrh	r1, [r7, #22]
 800d020:	fb01 f303 	mul.w	r3, r1, r3
 800d024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d028:	69b9      	ldr	r1, [r7, #24]
 800d02a:	0148      	lsls	r0, r1, #5
 800d02c:	69f9      	ldr	r1, [r7, #28]
 800d02e:	4401      	add	r1, r0
 800d030:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d034:	4313      	orrs	r3, r2
 800d036:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d038:	79fb      	ldrb	r3, [r7, #7]
 800d03a:	2b01      	cmp	r3, #1
 800d03c:	d10d      	bne.n	800d05a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	68db      	ldr	r3, [r3, #12]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d009      	beq.n	800d05a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	68d9      	ldr	r1, [r3, #12]
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	015a      	lsls	r2, r3, #5
 800d04e:	69fb      	ldr	r3, [r7, #28]
 800d050:	4413      	add	r3, r2
 800d052:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d056:	460a      	mov	r2, r1
 800d058:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	78db      	ldrb	r3, [r3, #3]
 800d05e:	2b01      	cmp	r3, #1
 800d060:	d128      	bne.n	800d0b4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d062:	69fb      	ldr	r3, [r7, #28]
 800d064:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d068:	689b      	ldr	r3, [r3, #8]
 800d06a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d110      	bne.n	800d094 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d072:	69bb      	ldr	r3, [r7, #24]
 800d074:	015a      	lsls	r2, r3, #5
 800d076:	69fb      	ldr	r3, [r7, #28]
 800d078:	4413      	add	r3, r2
 800d07a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	69ba      	ldr	r2, [r7, #24]
 800d082:	0151      	lsls	r1, r2, #5
 800d084:	69fa      	ldr	r2, [r7, #28]
 800d086:	440a      	add	r2, r1
 800d088:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d08c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d090:	6013      	str	r3, [r2, #0]
 800d092:	e00f      	b.n	800d0b4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d094:	69bb      	ldr	r3, [r7, #24]
 800d096:	015a      	lsls	r2, r3, #5
 800d098:	69fb      	ldr	r3, [r7, #28]
 800d09a:	4413      	add	r3, r2
 800d09c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	69ba      	ldr	r2, [r7, #24]
 800d0a4:	0151      	lsls	r1, r2, #5
 800d0a6:	69fa      	ldr	r2, [r7, #28]
 800d0a8:	440a      	add	r2, r1
 800d0aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d0b2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d0b4:	69bb      	ldr	r3, [r7, #24]
 800d0b6:	015a      	lsls	r2, r3, #5
 800d0b8:	69fb      	ldr	r3, [r7, #28]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	69ba      	ldr	r2, [r7, #24]
 800d0c4:	0151      	lsls	r1, r2, #5
 800d0c6:	69fa      	ldr	r2, [r7, #28]
 800d0c8:	440a      	add	r2, r1
 800d0ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d0d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d0d4:	2300      	movs	r3, #0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3720      	adds	r7, #32
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
 800d0de:	bf00      	nop
 800d0e0:	1ff80000 	.word	0x1ff80000

0800d0e4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b087      	sub	sp, #28
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	4613      	mov	r3, r2
 800d0f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	781b      	ldrb	r3, [r3, #0]
 800d0fa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	785b      	ldrb	r3, [r3, #1]
 800d100:	2b01      	cmp	r3, #1
 800d102:	f040 80cd 	bne.w	800d2a0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	695b      	ldr	r3, [r3, #20]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d132      	bne.n	800d174 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	015a      	lsls	r2, r3, #5
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	4413      	add	r3, r2
 800d116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d11a:	691b      	ldr	r3, [r3, #16]
 800d11c:	693a      	ldr	r2, [r7, #16]
 800d11e:	0151      	lsls	r1, r2, #5
 800d120:	697a      	ldr	r2, [r7, #20]
 800d122:	440a      	add	r2, r1
 800d124:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d128:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d12c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d130:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d132:	693b      	ldr	r3, [r7, #16]
 800d134:	015a      	lsls	r2, r3, #5
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	4413      	add	r3, r2
 800d13a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d13e:	691b      	ldr	r3, [r3, #16]
 800d140:	693a      	ldr	r2, [r7, #16]
 800d142:	0151      	lsls	r1, r2, #5
 800d144:	697a      	ldr	r2, [r7, #20]
 800d146:	440a      	add	r2, r1
 800d148:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d14c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d150:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	015a      	lsls	r2, r3, #5
 800d156:	697b      	ldr	r3, [r7, #20]
 800d158:	4413      	add	r3, r2
 800d15a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d15e:	691b      	ldr	r3, [r3, #16]
 800d160:	693a      	ldr	r2, [r7, #16]
 800d162:	0151      	lsls	r1, r2, #5
 800d164:	697a      	ldr	r2, [r7, #20]
 800d166:	440a      	add	r2, r1
 800d168:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d16c:	0cdb      	lsrs	r3, r3, #19
 800d16e:	04db      	lsls	r3, r3, #19
 800d170:	6113      	str	r3, [r2, #16]
 800d172:	e04e      	b.n	800d212 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	015a      	lsls	r2, r3, #5
 800d178:	697b      	ldr	r3, [r7, #20]
 800d17a:	4413      	add	r3, r2
 800d17c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d180:	691b      	ldr	r3, [r3, #16]
 800d182:	693a      	ldr	r2, [r7, #16]
 800d184:	0151      	lsls	r1, r2, #5
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	440a      	add	r2, r1
 800d18a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d18e:	0cdb      	lsrs	r3, r3, #19
 800d190:	04db      	lsls	r3, r3, #19
 800d192:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	015a      	lsls	r2, r3, #5
 800d198:	697b      	ldr	r3, [r7, #20]
 800d19a:	4413      	add	r3, r2
 800d19c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1a0:	691b      	ldr	r3, [r3, #16]
 800d1a2:	693a      	ldr	r2, [r7, #16]
 800d1a4:	0151      	lsls	r1, r2, #5
 800d1a6:	697a      	ldr	r2, [r7, #20]
 800d1a8:	440a      	add	r2, r1
 800d1aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d1b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d1b6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	695a      	ldr	r2, [r3, #20]
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	689b      	ldr	r3, [r3, #8]
 800d1c0:	429a      	cmp	r2, r3
 800d1c2:	d903      	bls.n	800d1cc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	689a      	ldr	r2, [r3, #8]
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d1cc:	693b      	ldr	r3, [r7, #16]
 800d1ce:	015a      	lsls	r2, r3, #5
 800d1d0:	697b      	ldr	r3, [r7, #20]
 800d1d2:	4413      	add	r3, r2
 800d1d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1d8:	691b      	ldr	r3, [r3, #16]
 800d1da:	693a      	ldr	r2, [r7, #16]
 800d1dc:	0151      	lsls	r1, r2, #5
 800d1de:	697a      	ldr	r2, [r7, #20]
 800d1e0:	440a      	add	r2, r1
 800d1e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d1ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	015a      	lsls	r2, r3, #5
 800d1f0:	697b      	ldr	r3, [r7, #20]
 800d1f2:	4413      	add	r3, r2
 800d1f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1f8:	691a      	ldr	r2, [r3, #16]
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	695b      	ldr	r3, [r3, #20]
 800d1fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d202:	6939      	ldr	r1, [r7, #16]
 800d204:	0148      	lsls	r0, r1, #5
 800d206:	6979      	ldr	r1, [r7, #20]
 800d208:	4401      	add	r1, r0
 800d20a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d20e:	4313      	orrs	r3, r2
 800d210:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d212:	79fb      	ldrb	r3, [r7, #7]
 800d214:	2b01      	cmp	r3, #1
 800d216:	d11e      	bne.n	800d256 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	691b      	ldr	r3, [r3, #16]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d009      	beq.n	800d234 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	015a      	lsls	r2, r3, #5
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	4413      	add	r3, r2
 800d228:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d22c:	461a      	mov	r2, r3
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	691b      	ldr	r3, [r3, #16]
 800d232:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	015a      	lsls	r2, r3, #5
 800d238:	697b      	ldr	r3, [r7, #20]
 800d23a:	4413      	add	r3, r2
 800d23c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	693a      	ldr	r2, [r7, #16]
 800d244:	0151      	lsls	r1, r2, #5
 800d246:	697a      	ldr	r2, [r7, #20]
 800d248:	440a      	add	r2, r1
 800d24a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d24e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d252:	6013      	str	r3, [r2, #0]
 800d254:	e092      	b.n	800d37c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d256:	693b      	ldr	r3, [r7, #16]
 800d258:	015a      	lsls	r2, r3, #5
 800d25a:	697b      	ldr	r3, [r7, #20]
 800d25c:	4413      	add	r3, r2
 800d25e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	693a      	ldr	r2, [r7, #16]
 800d266:	0151      	lsls	r1, r2, #5
 800d268:	697a      	ldr	r2, [r7, #20]
 800d26a:	440a      	add	r2, r1
 800d26c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d270:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d274:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	695b      	ldr	r3, [r3, #20]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d07e      	beq.n	800d37c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d284:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	781b      	ldrb	r3, [r3, #0]
 800d28a:	f003 030f 	and.w	r3, r3, #15
 800d28e:	2101      	movs	r1, #1
 800d290:	fa01 f303 	lsl.w	r3, r1, r3
 800d294:	6979      	ldr	r1, [r7, #20]
 800d296:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d29a:	4313      	orrs	r3, r2
 800d29c:	634b      	str	r3, [r1, #52]	; 0x34
 800d29e:	e06d      	b.n	800d37c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	015a      	lsls	r2, r3, #5
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	4413      	add	r3, r2
 800d2a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2ac:	691b      	ldr	r3, [r3, #16]
 800d2ae:	693a      	ldr	r2, [r7, #16]
 800d2b0:	0151      	lsls	r1, r2, #5
 800d2b2:	697a      	ldr	r2, [r7, #20]
 800d2b4:	440a      	add	r2, r1
 800d2b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2ba:	0cdb      	lsrs	r3, r3, #19
 800d2bc:	04db      	lsls	r3, r3, #19
 800d2be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	015a      	lsls	r2, r3, #5
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	4413      	add	r3, r2
 800d2c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2cc:	691b      	ldr	r3, [r3, #16]
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	0151      	lsls	r1, r2, #5
 800d2d2:	697a      	ldr	r2, [r7, #20]
 800d2d4:	440a      	add	r2, r1
 800d2d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2da:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d2de:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d2e2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	695b      	ldr	r3, [r3, #20]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d003      	beq.n	800d2f4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	689a      	ldr	r2, [r3, #8]
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	015a      	lsls	r2, r3, #5
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	4413      	add	r3, r2
 800d2fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d300:	691b      	ldr	r3, [r3, #16]
 800d302:	693a      	ldr	r2, [r7, #16]
 800d304:	0151      	lsls	r1, r2, #5
 800d306:	697a      	ldr	r2, [r7, #20]
 800d308:	440a      	add	r2, r1
 800d30a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d30e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d312:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	015a      	lsls	r2, r3, #5
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	4413      	add	r3, r2
 800d31c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d320:	691a      	ldr	r2, [r3, #16]
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	689b      	ldr	r3, [r3, #8]
 800d326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d32a:	6939      	ldr	r1, [r7, #16]
 800d32c:	0148      	lsls	r0, r1, #5
 800d32e:	6979      	ldr	r1, [r7, #20]
 800d330:	4401      	add	r1, r0
 800d332:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d336:	4313      	orrs	r3, r2
 800d338:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800d33a:	79fb      	ldrb	r3, [r7, #7]
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d10d      	bne.n	800d35c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	68db      	ldr	r3, [r3, #12]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d009      	beq.n	800d35c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d348:	68bb      	ldr	r3, [r7, #8]
 800d34a:	68d9      	ldr	r1, [r3, #12]
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	015a      	lsls	r2, r3, #5
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	4413      	add	r3, r2
 800d354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d358:	460a      	mov	r2, r1
 800d35a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	015a      	lsls	r2, r3, #5
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	4413      	add	r3, r2
 800d364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	693a      	ldr	r2, [r7, #16]
 800d36c:	0151      	lsls	r1, r2, #5
 800d36e:	697a      	ldr	r2, [r7, #20]
 800d370:	440a      	add	r2, r1
 800d372:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d376:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d37a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d37c:	2300      	movs	r3, #0
}
 800d37e:	4618      	mov	r0, r3
 800d380:	371c      	adds	r7, #28
 800d382:	46bd      	mov	sp, r7
 800d384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d388:	4770      	bx	lr

0800d38a <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d38a:	b480      	push	{r7}
 800d38c:	b089      	sub	sp, #36	; 0x24
 800d38e:	af00      	add	r7, sp, #0
 800d390:	60f8      	str	r0, [r7, #12]
 800d392:	60b9      	str	r1, [r7, #8]
 800d394:	4611      	mov	r1, r2
 800d396:	461a      	mov	r2, r3
 800d398:	460b      	mov	r3, r1
 800d39a:	71fb      	strb	r3, [r7, #7]
 800d39c:	4613      	mov	r3, r2
 800d39e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800d3a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d11a      	bne.n	800d3e6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d3b0:	88bb      	ldrh	r3, [r7, #4]
 800d3b2:	3303      	adds	r3, #3
 800d3b4:	089b      	lsrs	r3, r3, #2
 800d3b6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	61bb      	str	r3, [r7, #24]
 800d3bc:	e00f      	b.n	800d3de <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d3be:	79fb      	ldrb	r3, [r7, #7]
 800d3c0:	031a      	lsls	r2, r3, #12
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	4413      	add	r3, r2
 800d3c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	69fb      	ldr	r3, [r7, #28]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d3d2:	69fb      	ldr	r3, [r7, #28]
 800d3d4:	3304      	adds	r3, #4
 800d3d6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d3d8:	69bb      	ldr	r3, [r7, #24]
 800d3da:	3301      	adds	r3, #1
 800d3dc:	61bb      	str	r3, [r7, #24]
 800d3de:	69ba      	ldr	r2, [r7, #24]
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	429a      	cmp	r2, r3
 800d3e4:	d3eb      	bcc.n	800d3be <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d3e6:	2300      	movs	r3, #0
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3724      	adds	r7, #36	; 0x24
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f2:	4770      	bx	lr

0800d3f4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b089      	sub	sp, #36	; 0x24
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	60f8      	str	r0, [r7, #12]
 800d3fc:	60b9      	str	r1, [r7, #8]
 800d3fe:	4613      	mov	r3, r2
 800d400:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d40a:	88fb      	ldrh	r3, [r7, #6]
 800d40c:	3303      	adds	r3, #3
 800d40e:	089b      	lsrs	r3, r3, #2
 800d410:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d412:	2300      	movs	r3, #0
 800d414:	61bb      	str	r3, [r7, #24]
 800d416:	e00b      	b.n	800d430 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d41e:	681a      	ldr	r2, [r3, #0]
 800d420:	69fb      	ldr	r3, [r7, #28]
 800d422:	601a      	str	r2, [r3, #0]
    pDest++;
 800d424:	69fb      	ldr	r3, [r7, #28]
 800d426:	3304      	adds	r3, #4
 800d428:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d42a:	69bb      	ldr	r3, [r7, #24]
 800d42c:	3301      	adds	r3, #1
 800d42e:	61bb      	str	r3, [r7, #24]
 800d430:	69ba      	ldr	r2, [r7, #24]
 800d432:	693b      	ldr	r3, [r7, #16]
 800d434:	429a      	cmp	r2, r3
 800d436:	d3ef      	bcc.n	800d418 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d438:	69fb      	ldr	r3, [r7, #28]
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3724      	adds	r7, #36	; 0x24
 800d43e:	46bd      	mov	sp, r7
 800d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d444:	4770      	bx	lr

0800d446 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d446:	b480      	push	{r7}
 800d448:	b085      	sub	sp, #20
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	6078      	str	r0, [r7, #4]
 800d44e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	781b      	ldrb	r3, [r3, #0]
 800d458:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	785b      	ldrb	r3, [r3, #1]
 800d45e:	2b01      	cmp	r3, #1
 800d460:	d12c      	bne.n	800d4bc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	015a      	lsls	r2, r3, #5
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	4413      	add	r3, r2
 800d46a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	2b00      	cmp	r3, #0
 800d472:	db12      	blt.n	800d49a <USB_EPSetStall+0x54>
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d00f      	beq.n	800d49a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	015a      	lsls	r2, r3, #5
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	4413      	add	r3, r2
 800d482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	68ba      	ldr	r2, [r7, #8]
 800d48a:	0151      	lsls	r1, r2, #5
 800d48c:	68fa      	ldr	r2, [r7, #12]
 800d48e:	440a      	add	r2, r1
 800d490:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d494:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d498:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	015a      	lsls	r2, r3, #5
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	4413      	add	r3, r2
 800d4a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	68ba      	ldr	r2, [r7, #8]
 800d4aa:	0151      	lsls	r1, r2, #5
 800d4ac:	68fa      	ldr	r2, [r7, #12]
 800d4ae:	440a      	add	r2, r1
 800d4b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d4b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d4b8:	6013      	str	r3, [r2, #0]
 800d4ba:	e02b      	b.n	800d514 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	015a      	lsls	r2, r3, #5
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	db12      	blt.n	800d4f4 <USB_EPSetStall+0xae>
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d00f      	beq.n	800d4f4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	015a      	lsls	r2, r3, #5
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	4413      	add	r3, r2
 800d4dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	68ba      	ldr	r2, [r7, #8]
 800d4e4:	0151      	lsls	r1, r2, #5
 800d4e6:	68fa      	ldr	r2, [r7, #12]
 800d4e8:	440a      	add	r2, r1
 800d4ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d4f2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	015a      	lsls	r2, r3, #5
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	4413      	add	r3, r2
 800d4fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	68ba      	ldr	r2, [r7, #8]
 800d504:	0151      	lsls	r1, r2, #5
 800d506:	68fa      	ldr	r2, [r7, #12]
 800d508:	440a      	add	r2, r1
 800d50a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d50e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d512:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d514:	2300      	movs	r3, #0
}
 800d516:	4618      	mov	r0, r3
 800d518:	3714      	adds	r7, #20
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr

0800d522 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d522:	b480      	push	{r7}
 800d524:	b085      	sub	sp, #20
 800d526:	af00      	add	r7, sp, #0
 800d528:	6078      	str	r0, [r7, #4]
 800d52a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	781b      	ldrb	r3, [r3, #0]
 800d534:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	785b      	ldrb	r3, [r3, #1]
 800d53a:	2b01      	cmp	r3, #1
 800d53c:	d128      	bne.n	800d590 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	015a      	lsls	r2, r3, #5
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	4413      	add	r3, r2
 800d546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	68ba      	ldr	r2, [r7, #8]
 800d54e:	0151      	lsls	r1, r2, #5
 800d550:	68fa      	ldr	r2, [r7, #12]
 800d552:	440a      	add	r2, r1
 800d554:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d558:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d55c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	78db      	ldrb	r3, [r3, #3]
 800d562:	2b03      	cmp	r3, #3
 800d564:	d003      	beq.n	800d56e <USB_EPClearStall+0x4c>
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	78db      	ldrb	r3, [r3, #3]
 800d56a:	2b02      	cmp	r3, #2
 800d56c:	d138      	bne.n	800d5e0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	015a      	lsls	r2, r3, #5
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	4413      	add	r3, r2
 800d576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	68ba      	ldr	r2, [r7, #8]
 800d57e:	0151      	lsls	r1, r2, #5
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	440a      	add	r2, r1
 800d584:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d58c:	6013      	str	r3, [r2, #0]
 800d58e:	e027      	b.n	800d5e0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	015a      	lsls	r2, r3, #5
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	4413      	add	r3, r2
 800d598:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	68ba      	ldr	r2, [r7, #8]
 800d5a0:	0151      	lsls	r1, r2, #5
 800d5a2:	68fa      	ldr	r2, [r7, #12]
 800d5a4:	440a      	add	r2, r1
 800d5a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d5aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d5ae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	78db      	ldrb	r3, [r3, #3]
 800d5b4:	2b03      	cmp	r3, #3
 800d5b6:	d003      	beq.n	800d5c0 <USB_EPClearStall+0x9e>
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	78db      	ldrb	r3, [r3, #3]
 800d5bc:	2b02      	cmp	r3, #2
 800d5be:	d10f      	bne.n	800d5e0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	015a      	lsls	r2, r3, #5
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	4413      	add	r3, r2
 800d5c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	68ba      	ldr	r2, [r7, #8]
 800d5d0:	0151      	lsls	r1, r2, #5
 800d5d2:	68fa      	ldr	r2, [r7, #12]
 800d5d4:	440a      	add	r2, r1
 800d5d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d5da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5de:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d5e0:	2300      	movs	r3, #0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3714      	adds	r7, #20
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ec:	4770      	bx	lr

0800d5ee <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d5ee:	b480      	push	{r7}
 800d5f0:	b085      	sub	sp, #20
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	6078      	str	r0, [r7, #4]
 800d5f6:	460b      	mov	r3, r1
 800d5f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	68fa      	ldr	r2, [r7, #12]
 800d608:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d60c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d610:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d618:	681a      	ldr	r2, [r3, #0]
 800d61a:	78fb      	ldrb	r3, [r7, #3]
 800d61c:	011b      	lsls	r3, r3, #4
 800d61e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d622:	68f9      	ldr	r1, [r7, #12]
 800d624:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d628:	4313      	orrs	r3, r2
 800d62a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d62c:	2300      	movs	r3, #0
}
 800d62e:	4618      	mov	r0, r3
 800d630:	3714      	adds	r7, #20
 800d632:	46bd      	mov	sp, r7
 800d634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d638:	4770      	bx	lr

0800d63a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d63a:	b580      	push	{r7, lr}
 800d63c:	b084      	sub	sp, #16
 800d63e:	af00      	add	r7, sp, #0
 800d640:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d64c:	685b      	ldr	r3, [r3, #4]
 800d64e:	68fa      	ldr	r2, [r7, #12]
 800d650:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d654:	f023 0302 	bic.w	r3, r3, #2
 800d658:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d65a:	2003      	movs	r0, #3
 800d65c:	f7fa ff54 	bl	8008508 <HAL_Delay>

  return HAL_OK;
 800d660:	2300      	movs	r3, #0
}
 800d662:	4618      	mov	r0, r3
 800d664:	3710      	adds	r7, #16
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}

0800d66a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d66a:	b580      	push	{r7, lr}
 800d66c:	b084      	sub	sp, #16
 800d66e:	af00      	add	r7, sp, #0
 800d670:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	68fa      	ldr	r2, [r7, #12]
 800d680:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d684:	f043 0302 	orr.w	r3, r3, #2
 800d688:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d68a:	2003      	movs	r0, #3
 800d68c:	f7fa ff3c 	bl	8008508 <HAL_Delay>

  return HAL_OK;
 800d690:	2300      	movs	r3, #0
}
 800d692:	4618      	mov	r0, r3
 800d694:	3710      	adds	r7, #16
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}

0800d69a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d69a:	b480      	push	{r7}
 800d69c:	b085      	sub	sp, #20
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	695b      	ldr	r3, [r3, #20]
 800d6a6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	699b      	ldr	r3, [r3, #24]
 800d6ac:	68fa      	ldr	r2, [r7, #12]
 800d6ae:	4013      	ands	r3, r2
 800d6b0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3714      	adds	r7, #20
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr

0800d6c0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b085      	sub	sp, #20
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d6d2:	699b      	ldr	r3, [r3, #24]
 800d6d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d6dc:	69db      	ldr	r3, [r3, #28]
 800d6de:	68ba      	ldr	r2, [r7, #8]
 800d6e0:	4013      	ands	r3, r2
 800d6e2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	0c1b      	lsrs	r3, r3, #16
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3714      	adds	r7, #20
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr

0800d6f4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	b085      	sub	sp, #20
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d706:	699b      	ldr	r3, [r3, #24]
 800d708:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d710:	69db      	ldr	r3, [r3, #28]
 800d712:	68ba      	ldr	r2, [r7, #8]
 800d714:	4013      	ands	r3, r2
 800d716:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	b29b      	uxth	r3, r3
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3714      	adds	r7, #20
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr

0800d728 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d728:	b480      	push	{r7}
 800d72a:	b085      	sub	sp, #20
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
 800d730:	460b      	mov	r3, r1
 800d732:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d738:	78fb      	ldrb	r3, [r7, #3]
 800d73a:	015a      	lsls	r2, r3, #5
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	4413      	add	r3, r2
 800d740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d744:	689b      	ldr	r3, [r3, #8]
 800d746:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d74e:	695b      	ldr	r3, [r3, #20]
 800d750:	68ba      	ldr	r2, [r7, #8]
 800d752:	4013      	ands	r3, r2
 800d754:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d756:	68bb      	ldr	r3, [r7, #8]
}
 800d758:	4618      	mov	r0, r3
 800d75a:	3714      	adds	r7, #20
 800d75c:	46bd      	mov	sp, r7
 800d75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d762:	4770      	bx	lr

0800d764 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d764:	b480      	push	{r7}
 800d766:	b087      	sub	sp, #28
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
 800d76c:	460b      	mov	r3, r1
 800d76e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d77a:	691b      	ldr	r3, [r3, #16]
 800d77c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d77e:	697b      	ldr	r3, [r7, #20]
 800d780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d786:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d788:	78fb      	ldrb	r3, [r7, #3]
 800d78a:	f003 030f 	and.w	r3, r3, #15
 800d78e:	68fa      	ldr	r2, [r7, #12]
 800d790:	fa22 f303 	lsr.w	r3, r2, r3
 800d794:	01db      	lsls	r3, r3, #7
 800d796:	b2db      	uxtb	r3, r3
 800d798:	693a      	ldr	r2, [r7, #16]
 800d79a:	4313      	orrs	r3, r2
 800d79c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d79e:	78fb      	ldrb	r3, [r7, #3]
 800d7a0:	015a      	lsls	r2, r3, #5
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	4413      	add	r3, r2
 800d7a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7aa:	689b      	ldr	r3, [r3, #8]
 800d7ac:	693a      	ldr	r2, [r7, #16]
 800d7ae:	4013      	ands	r3, r2
 800d7b0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d7b2:	68bb      	ldr	r3, [r7, #8]
}
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	371c      	adds	r7, #28
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7be:	4770      	bx	lr

0800d7c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d7c0:	b480      	push	{r7}
 800d7c2:	b083      	sub	sp, #12
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	695b      	ldr	r3, [r3, #20]
 800d7cc:	f003 0301 	and.w	r3, r3, #1
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	370c      	adds	r7, #12
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7da:	4770      	bx	lr

0800d7dc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	68fa      	ldr	r2, [r7, #12]
 800d7f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d7f6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d7fa:	f023 0307 	bic.w	r3, r3, #7
 800d7fe:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d806:	689b      	ldr	r3, [r3, #8]
 800d808:	f003 0306 	and.w	r3, r3, #6
 800d80c:	2b04      	cmp	r3, #4
 800d80e:	d109      	bne.n	800d824 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d81e:	f043 0303 	orr.w	r3, r3, #3
 800d822:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	68fa      	ldr	r2, [r7, #12]
 800d82e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d832:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d836:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d838:	2300      	movs	r3, #0
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	3714      	adds	r7, #20
 800d83e:	46bd      	mov	sp, r7
 800d840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d844:	4770      	bx	lr
	...

0800d848 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d848:	b480      	push	{r7}
 800d84a:	b087      	sub	sp, #28
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	60f8      	str	r0, [r7, #12]
 800d850:	460b      	mov	r3, r1
 800d852:	607a      	str	r2, [r7, #4]
 800d854:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	333c      	adds	r3, #60	; 0x3c
 800d85e:	3304      	adds	r3, #4
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d864:	693b      	ldr	r3, [r7, #16]
 800d866:	4a26      	ldr	r2, [pc, #152]	; (800d900 <USB_EP0_OutStart+0xb8>)
 800d868:	4293      	cmp	r3, r2
 800d86a:	d90a      	bls.n	800d882 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d878:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d87c:	d101      	bne.n	800d882 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d87e:	2300      	movs	r3, #0
 800d880:	e037      	b.n	800d8f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d888:	461a      	mov	r2, r3
 800d88a:	2300      	movs	r3, #0
 800d88c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d894:	691b      	ldr	r3, [r3, #16]
 800d896:	697a      	ldr	r2, [r7, #20]
 800d898:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d89c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d8a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d8a2:	697b      	ldr	r3, [r7, #20]
 800d8a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8a8:	691b      	ldr	r3, [r3, #16]
 800d8aa:	697a      	ldr	r2, [r7, #20]
 800d8ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8b0:	f043 0318 	orr.w	r3, r3, #24
 800d8b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8bc:	691b      	ldr	r3, [r3, #16]
 800d8be:	697a      	ldr	r2, [r7, #20]
 800d8c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8c4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d8c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d8ca:	7afb      	ldrb	r3, [r7, #11]
 800d8cc:	2b01      	cmp	r3, #1
 800d8ce:	d10f      	bne.n	800d8f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	697a      	ldr	r2, [r7, #20]
 800d8e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8ea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d8ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d8f0:	2300      	movs	r3, #0
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	371c      	adds	r7, #28
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fc:	4770      	bx	lr
 800d8fe:	bf00      	nop
 800d900:	4f54300a 	.word	0x4f54300a

0800d904 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d904:	b480      	push	{r7}
 800d906:	b085      	sub	sp, #20
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d90c:	2300      	movs	r3, #0
 800d90e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	3301      	adds	r3, #1
 800d914:	60fb      	str	r3, [r7, #12]
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	4a13      	ldr	r2, [pc, #76]	; (800d968 <USB_CoreReset+0x64>)
 800d91a:	4293      	cmp	r3, r2
 800d91c:	d901      	bls.n	800d922 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d91e:	2303      	movs	r3, #3
 800d920:	e01b      	b.n	800d95a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	2b00      	cmp	r3, #0
 800d928:	daf2      	bge.n	800d910 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d92a:	2300      	movs	r3, #0
 800d92c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	691b      	ldr	r3, [r3, #16]
 800d932:	f043 0201 	orr.w	r2, r3, #1
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	3301      	adds	r3, #1
 800d93e:	60fb      	str	r3, [r7, #12]
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	4a09      	ldr	r2, [pc, #36]	; (800d968 <USB_CoreReset+0x64>)
 800d944:	4293      	cmp	r3, r2
 800d946:	d901      	bls.n	800d94c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d948:	2303      	movs	r3, #3
 800d94a:	e006      	b.n	800d95a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	691b      	ldr	r3, [r3, #16]
 800d950:	f003 0301 	and.w	r3, r3, #1
 800d954:	2b01      	cmp	r3, #1
 800d956:	d0f0      	beq.n	800d93a <USB_CoreReset+0x36>

  return HAL_OK;
 800d958:	2300      	movs	r3, #0
}
 800d95a:	4618      	mov	r0, r3
 800d95c:	3714      	adds	r7, #20
 800d95e:	46bd      	mov	sp, r7
 800d960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d964:	4770      	bx	lr
 800d966:	bf00      	nop
 800d968:	00030d40 	.word	0x00030d40

0800d96c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b084      	sub	sp, #16
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	460b      	mov	r3, r1
 800d976:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d978:	2300      	movs	r3, #0
 800d97a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	7c1b      	ldrb	r3, [r3, #16]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d115      	bne.n	800d9b0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d984:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d988:	2202      	movs	r2, #2
 800d98a:	2181      	movs	r1, #129	; 0x81
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f005 f8a2 	bl	8012ad6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2201      	movs	r2, #1
 800d996:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d998:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d99c:	2202      	movs	r2, #2
 800d99e:	2101      	movs	r1, #1
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f005 f898 	bl	8012ad6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800d9ae:	e012      	b.n	800d9d6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d9b0:	2340      	movs	r3, #64	; 0x40
 800d9b2:	2202      	movs	r2, #2
 800d9b4:	2181      	movs	r1, #129	; 0x81
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f005 f88d 	bl	8012ad6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2201      	movs	r2, #1
 800d9c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d9c2:	2340      	movs	r3, #64	; 0x40
 800d9c4:	2202      	movs	r2, #2
 800d9c6:	2101      	movs	r1, #1
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f005 f884 	bl	8012ad6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d9d6:	2308      	movs	r3, #8
 800d9d8:	2203      	movs	r2, #3
 800d9da:	2182      	movs	r1, #130	; 0x82
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f005 f87a 	bl	8012ad6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800d9e8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d9ec:	f005 f9f0 	bl	8012dd0 <malloc>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	461a      	mov	r2, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800da00:	2b00      	cmp	r3, #0
 800da02:	d102      	bne.n	800da0a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800da04:	2301      	movs	r3, #1
 800da06:	73fb      	strb	r3, [r7, #15]
 800da08:	e026      	b.n	800da58 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800da10:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	2200      	movs	r2, #0
 800da20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800da24:	68bb      	ldr	r3, [r7, #8]
 800da26:	2200      	movs	r2, #0
 800da28:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	7c1b      	ldrb	r3, [r3, #16]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d109      	bne.n	800da48 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800da34:	68bb      	ldr	r3, [r7, #8]
 800da36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800da3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800da3e:	2101      	movs	r1, #1
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f005 f939 	bl	8012cb8 <USBD_LL_PrepareReceive>
 800da46:	e007      	b.n	800da58 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800da4e:	2340      	movs	r3, #64	; 0x40
 800da50:	2101      	movs	r1, #1
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f005 f930 	bl	8012cb8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800da58:	7bfb      	ldrb	r3, [r7, #15]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}

0800da62 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da62:	b580      	push	{r7, lr}
 800da64:	b084      	sub	sp, #16
 800da66:	af00      	add	r7, sp, #0
 800da68:	6078      	str	r0, [r7, #4]
 800da6a:	460b      	mov	r3, r1
 800da6c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800da6e:	2300      	movs	r3, #0
 800da70:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800da72:	2181      	movs	r1, #129	; 0x81
 800da74:	6878      	ldr	r0, [r7, #4]
 800da76:	f005 f854 	bl	8012b22 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2200      	movs	r2, #0
 800da7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800da80:	2101      	movs	r1, #1
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f005 f84d 	bl	8012b22 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2200      	movs	r2, #0
 800da8c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800da90:	2182      	movs	r1, #130	; 0x82
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f005 f845 	bl	8012b22 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2200      	movs	r2, #0
 800da9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00e      	beq.n	800dac6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dab8:	4618      	mov	r0, r3
 800daba:	f005 f991 	bl	8012de0 <free>
    pdev->pClassData = NULL;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2200      	movs	r2, #0
 800dac2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800dac6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dac8:	4618      	mov	r0, r3
 800daca:	3710      	adds	r7, #16
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}

0800dad0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	b086      	sub	sp, #24
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
 800dad8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dae0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800dae2:	2300      	movs	r3, #0
 800dae4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800dae6:	2300      	movs	r3, #0
 800dae8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800daea:	2300      	movs	r3, #0
 800daec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	781b      	ldrb	r3, [r3, #0]
 800daf2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d039      	beq.n	800db6e <USBD_CDC_Setup+0x9e>
 800dafa:	2b20      	cmp	r3, #32
 800dafc:	d17c      	bne.n	800dbf8 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	88db      	ldrh	r3, [r3, #6]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d029      	beq.n	800db5a <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	781b      	ldrb	r3, [r3, #0]
 800db0a:	b25b      	sxtb	r3, r3
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	da11      	bge.n	800db34 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800db16:	689b      	ldr	r3, [r3, #8]
 800db18:	683a      	ldr	r2, [r7, #0]
 800db1a:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800db1c:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800db1e:	683a      	ldr	r2, [r7, #0]
 800db20:	88d2      	ldrh	r2, [r2, #6]
 800db22:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800db24:	6939      	ldr	r1, [r7, #16]
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	88db      	ldrh	r3, [r3, #6]
 800db2a:	461a      	mov	r2, r3
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f001 f9c9 	bl	800eec4 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800db32:	e068      	b.n	800dc06 <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	785a      	ldrb	r2, [r3, #1]
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	88db      	ldrh	r3, [r3, #6]
 800db42:	b2da      	uxtb	r2, r3
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800db4a:	6939      	ldr	r1, [r7, #16]
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	88db      	ldrh	r3, [r3, #6]
 800db50:	461a      	mov	r2, r3
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f001 f9e4 	bl	800ef20 <USBD_CtlPrepareRx>
    break;
 800db58:	e055      	b.n	800dc06 <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800db60:	689b      	ldr	r3, [r3, #8]
 800db62:	683a      	ldr	r2, [r7, #0]
 800db64:	7850      	ldrb	r0, [r2, #1]
 800db66:	2200      	movs	r2, #0
 800db68:	6839      	ldr	r1, [r7, #0]
 800db6a:	4798      	blx	r3
    break;
 800db6c:	e04b      	b.n	800dc06 <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	785b      	ldrb	r3, [r3, #1]
 800db72:	2b0a      	cmp	r3, #10
 800db74:	d017      	beq.n	800dba6 <USBD_CDC_Setup+0xd6>
 800db76:	2b0b      	cmp	r3, #11
 800db78:	d029      	beq.n	800dbce <USBD_CDC_Setup+0xfe>
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d133      	bne.n	800dbe6 <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800db84:	2b03      	cmp	r3, #3
 800db86:	d107      	bne.n	800db98 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800db88:	f107 030c 	add.w	r3, r7, #12
 800db8c:	2202      	movs	r2, #2
 800db8e:	4619      	mov	r1, r3
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f001 f997 	bl	800eec4 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800db96:	e02e      	b.n	800dbf6 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800db98:	6839      	ldr	r1, [r7, #0]
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f001 f927 	bl	800edee <USBD_CtlError>
			  ret = USBD_FAIL;
 800dba0:	2302      	movs	r3, #2
 800dba2:	75fb      	strb	r3, [r7, #23]
      break;
 800dba4:	e027      	b.n	800dbf6 <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dbac:	2b03      	cmp	r3, #3
 800dbae:	d107      	bne.n	800dbc0 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800dbb0:	f107 030f 	add.w	r3, r7, #15
 800dbb4:	2201      	movs	r2, #1
 800dbb6:	4619      	mov	r1, r3
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f001 f983 	bl	800eec4 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800dbbe:	e01a      	b.n	800dbf6 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800dbc0:	6839      	ldr	r1, [r7, #0]
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f001 f913 	bl	800edee <USBD_CtlError>
			  ret = USBD_FAIL;
 800dbc8:	2302      	movs	r3, #2
 800dbca:	75fb      	strb	r3, [r7, #23]
      break;
 800dbcc:	e013      	b.n	800dbf6 <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dbd4:	2b03      	cmp	r3, #3
 800dbd6:	d00d      	beq.n	800dbf4 <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 800dbd8:	6839      	ldr	r1, [r7, #0]
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f001 f907 	bl	800edee <USBD_CtlError>
			  ret = USBD_FAIL;
 800dbe0:	2302      	movs	r3, #2
 800dbe2:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800dbe4:	e006      	b.n	800dbf4 <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 800dbe6:	6839      	ldr	r1, [r7, #0]
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f001 f900 	bl	800edee <USBD_CtlError>
      ret = USBD_FAIL;
 800dbee:	2302      	movs	r3, #2
 800dbf0:	75fb      	strb	r3, [r7, #23]
      break;
 800dbf2:	e000      	b.n	800dbf6 <USBD_CDC_Setup+0x126>
      break;
 800dbf4:	bf00      	nop
    }
    break;
 800dbf6:	e006      	b.n	800dc06 <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 800dbf8:	6839      	ldr	r1, [r7, #0]
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f001 f8f7 	bl	800edee <USBD_CtlError>
    ret = USBD_FAIL;
 800dc00:	2302      	movs	r3, #2
 800dc02:	75fb      	strb	r3, [r7, #23]
    break;
 800dc04:	bf00      	nop
  }

  return ret;
 800dc06:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3718      	adds	r7, #24
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b084      	sub	sp, #16
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
 800dc18:	460b      	mov	r3, r1
 800dc1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dc22:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dc2a:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d03a      	beq.n	800dcac <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800dc36:	78fa      	ldrb	r2, [r7, #3]
 800dc38:	6879      	ldr	r1, [r7, #4]
 800dc3a:	4613      	mov	r3, r2
 800dc3c:	009b      	lsls	r3, r3, #2
 800dc3e:	4413      	add	r3, r2
 800dc40:	009b      	lsls	r3, r3, #2
 800dc42:	440b      	add	r3, r1
 800dc44:	331c      	adds	r3, #28
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d029      	beq.n	800dca0 <USBD_CDC_DataIn+0x90>
 800dc4c:	78fa      	ldrb	r2, [r7, #3]
 800dc4e:	6879      	ldr	r1, [r7, #4]
 800dc50:	4613      	mov	r3, r2
 800dc52:	009b      	lsls	r3, r3, #2
 800dc54:	4413      	add	r3, r2
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	440b      	add	r3, r1
 800dc5a:	331c      	adds	r3, #28
 800dc5c:	681a      	ldr	r2, [r3, #0]
 800dc5e:	78f9      	ldrb	r1, [r7, #3]
 800dc60:	68b8      	ldr	r0, [r7, #8]
 800dc62:	460b      	mov	r3, r1
 800dc64:	00db      	lsls	r3, r3, #3
 800dc66:	1a5b      	subs	r3, r3, r1
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	4403      	add	r3, r0
 800dc6c:	3344      	adds	r3, #68	; 0x44
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	fbb2 f1f3 	udiv	r1, r2, r3
 800dc74:	fb03 f301 	mul.w	r3, r3, r1
 800dc78:	1ad3      	subs	r3, r2, r3
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d110      	bne.n	800dca0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800dc7e:	78fa      	ldrb	r2, [r7, #3]
 800dc80:	6879      	ldr	r1, [r7, #4]
 800dc82:	4613      	mov	r3, r2
 800dc84:	009b      	lsls	r3, r3, #2
 800dc86:	4413      	add	r3, r2
 800dc88:	009b      	lsls	r3, r3, #2
 800dc8a:	440b      	add	r3, r1
 800dc8c:	331c      	adds	r3, #28
 800dc8e:	2200      	movs	r2, #0
 800dc90:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800dc92:	78f9      	ldrb	r1, [r7, #3]
 800dc94:	2300      	movs	r3, #0
 800dc96:	2200      	movs	r2, #0
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f004 ffea 	bl	8012c72 <USBD_LL_Transmit>
 800dc9e:	e003      	b.n	800dca8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	2200      	movs	r2, #0
 800dca4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	e000      	b.n	800dcae <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800dcac:	2302      	movs	r3, #2
  }
}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3710      	adds	r7, #16
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b084      	sub	sp, #16
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
 800dcbe:	460b      	mov	r3, r1
 800dcc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dcc8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800dcca:	78fb      	ldrb	r3, [r7, #3]
 800dccc:	4619      	mov	r1, r3
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f005 f815 	bl	8012cfe <USBD_LL_GetRxDataSize>
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d00d      	beq.n	800dd02 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dcec:	68db      	ldr	r3, [r3, #12]
 800dcee:	68fa      	ldr	r2, [r7, #12]
 800dcf0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800dcf4:	68fa      	ldr	r2, [r7, #12]
 800dcf6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800dcfa:	4611      	mov	r1, r2
 800dcfc:	4798      	blx	r3

    return USBD_OK;
 800dcfe:	2300      	movs	r3, #0
 800dd00:	e000      	b.n	800dd04 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800dd02:	2302      	movs	r3, #2
  }
}
 800dd04:	4618      	mov	r0, r3
 800dd06:	3710      	adds	r7, #16
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	bd80      	pop	{r7, pc}

0800dd0c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b084      	sub	sp, #16
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dd1a:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d015      	beq.n	800dd52 <USBD_CDC_EP0_RxReady+0x46>
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800dd2c:	2bff      	cmp	r3, #255	; 0xff
 800dd2e:	d010      	beq.n	800dd52 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dd36:	689b      	ldr	r3, [r3, #8]
 800dd38:	68fa      	ldr	r2, [r7, #12]
 800dd3a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800dd3e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800dd40:	68fa      	ldr	r2, [r7, #12]
 800dd42:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800dd46:	b292      	uxth	r2, r2
 800dd48:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	22ff      	movs	r2, #255	; 0xff
 800dd4e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800dd52:	2300      	movs	r3, #0
}
 800dd54:	4618      	mov	r0, r3
 800dd56:	3710      	adds	r7, #16
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}

0800dd5c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b083      	sub	sp, #12
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2243      	movs	r2, #67	; 0x43
 800dd68:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800dd6a:	4b03      	ldr	r3, [pc, #12]	; (800dd78 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	370c      	adds	r7, #12
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr
 800dd78:	20000d48 	.word	0x20000d48

0800dd7c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b083      	sub	sp, #12
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2243      	movs	r2, #67	; 0x43
 800dd88:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800dd8a:	4b03      	ldr	r3, [pc, #12]	; (800dd98 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	370c      	adds	r7, #12
 800dd90:	46bd      	mov	sp, r7
 800dd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd96:	4770      	bx	lr
 800dd98:	20000d04 	.word	0x20000d04

0800dd9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800dd9c:	b480      	push	{r7}
 800dd9e:	b083      	sub	sp, #12
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2243      	movs	r2, #67	; 0x43
 800dda8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800ddaa:	4b03      	ldr	r3, [pc, #12]	; (800ddb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	370c      	adds	r7, #12
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb6:	4770      	bx	lr
 800ddb8:	20000d8c 	.word	0x20000d8c

0800ddbc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b083      	sub	sp, #12
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	220a      	movs	r2, #10
 800ddc8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800ddca:	4b03      	ldr	r3, [pc, #12]	; (800ddd8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ddcc:	4618      	mov	r0, r3
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd6:	4770      	bx	lr
 800ddd8:	20000cc0 	.word	0x20000cc0

0800dddc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b085      	sub	sp, #20
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800dde6:	2302      	movs	r3, #2
 800dde8:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d005      	beq.n	800ddfc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	683a      	ldr	r2, [r7, #0]
 800ddf4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ddfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	3714      	adds	r7, #20
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr

0800de0a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800de0a:	b480      	push	{r7}
 800de0c:	b087      	sub	sp, #28
 800de0e:	af00      	add	r7, sp, #0
 800de10:	60f8      	str	r0, [r7, #12]
 800de12:	60b9      	str	r1, [r7, #8]
 800de14:	4613      	mov	r3, r2
 800de16:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800de1e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	68ba      	ldr	r2, [r7, #8]
 800de24:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800de28:	88fa      	ldrh	r2, [r7, #6]
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800de30:	2300      	movs	r3, #0
}
 800de32:	4618      	mov	r0, r3
 800de34:	371c      	adds	r7, #28
 800de36:	46bd      	mov	sp, r7
 800de38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3c:	4770      	bx	lr

0800de3e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800de3e:	b480      	push	{r7}
 800de40:	b085      	sub	sp, #20
 800de42:	af00      	add	r7, sp, #0
 800de44:	6078      	str	r0, [r7, #4]
 800de46:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800de4e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	683a      	ldr	r2, [r7, #0]
 800de54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800de58:	2300      	movs	r3, #0
}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3714      	adds	r7, #20
 800de5e:	46bd      	mov	sp, r7
 800de60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de64:	4770      	bx	lr

0800de66 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800de66:	b580      	push	{r7, lr}
 800de68:	b084      	sub	sp, #16
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800de74:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d01c      	beq.n	800deba <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800de86:	2b00      	cmp	r3, #0
 800de88:	d115      	bne.n	800deb6 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	2201      	movs	r2, #1
 800de8e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800dea8:	b29b      	uxth	r3, r3
 800deaa:	2181      	movs	r1, #129	; 0x81
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f004 fee0 	bl	8012c72 <USBD_LL_Transmit>

      return USBD_OK;
 800deb2:	2300      	movs	r3, #0
 800deb4:	e002      	b.n	800debc <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800deb6:	2301      	movs	r3, #1
 800deb8:	e000      	b.n	800debc <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800deba:	2302      	movs	r3, #2
  }
}
 800debc:	4618      	mov	r0, r3
 800debe:	3710      	adds	r7, #16
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}

0800dec4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b084      	sub	sp, #16
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ded2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d017      	beq.n	800df0e <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	7c1b      	ldrb	r3, [r3, #16]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d109      	bne.n	800defa <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800deec:	f44f 7300 	mov.w	r3, #512	; 0x200
 800def0:	2101      	movs	r1, #1
 800def2:	6878      	ldr	r0, [r7, #4]
 800def4:	f004 fee0 	bl	8012cb8 <USBD_LL_PrepareReceive>
 800def8:	e007      	b.n	800df0a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800df00:	2340      	movs	r3, #64	; 0x40
 800df02:	2101      	movs	r1, #1
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f004 fed7 	bl	8012cb8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800df0a:	2300      	movs	r3, #0
 800df0c:	e000      	b.n	800df10 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800df0e:	2302      	movs	r3, #2
  }
}
 800df10:	4618      	mov	r0, r3
 800df12:	3710      	adds	r7, #16
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}

0800df18 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b084      	sub	sp, #16
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	60f8      	str	r0, [r7, #12]
 800df20:	60b9      	str	r1, [r7, #8]
 800df22:	4613      	mov	r3, r2
 800df24:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d101      	bne.n	800df30 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800df2c:	2302      	movs	r3, #2
 800df2e:	e01a      	b.n	800df66 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800df36:	2b00      	cmp	r3, #0
 800df38:	d003      	beq.n	800df42 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	2200      	movs	r2, #0
 800df3e:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d003      	beq.n	800df50 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	68ba      	ldr	r2, [r7, #8]
 800df4c:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2201      	movs	r2, #1
 800df54:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	79fa      	ldrb	r2, [r7, #7]
 800df5c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800df5e:	68f8      	ldr	r0, [r7, #12]
 800df60:	f004 fd52 	bl	8012a08 <USBD_LL_Init>

  return USBD_OK;
 800df64:	2300      	movs	r3, #0
}
 800df66:	4618      	mov	r0, r3
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}

0800df6e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800df6e:	b480      	push	{r7}
 800df70:	b085      	sub	sp, #20
 800df72:	af00      	add	r7, sp, #0
 800df74:	6078      	str	r0, [r7, #4]
 800df76:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800df78:	2300      	movs	r3, #0
 800df7a:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d006      	beq.n	800df90 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	683a      	ldr	r2, [r7, #0]
 800df86:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800df8a:	2300      	movs	r3, #0
 800df8c:	73fb      	strb	r3, [r7, #15]
 800df8e:	e001      	b.n	800df94 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800df90:	2302      	movs	r3, #2
 800df92:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800df94:	7bfb      	ldrb	r3, [r7, #15]
}
 800df96:	4618      	mov	r0, r3
 800df98:	3714      	adds	r7, #20
 800df9a:	46bd      	mov	sp, r7
 800df9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa0:	4770      	bx	lr

0800dfa2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800dfa2:	b580      	push	{r7, lr}
 800dfa4:	b082      	sub	sp, #8
 800dfa6:	af00      	add	r7, sp, #0
 800dfa8:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800dfaa:	6878      	ldr	r0, [r7, #4]
 800dfac:	f004 fd78 	bl	8012aa0 <USBD_LL_Start>

  return USBD_OK;
 800dfb0:	2300      	movs	r3, #0
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3708      	adds	r7, #8
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}

0800dfba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800dfba:	b480      	push	{r7}
 800dfbc:	b083      	sub	sp, #12
 800dfbe:	af00      	add	r7, sp, #0
 800dfc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dfc2:	2300      	movs	r3, #0
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	370c      	adds	r7, #12
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b084      	sub	sp, #16
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	460b      	mov	r3, r1
 800dfda:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800dfdc:	2302      	movs	r3, #2
 800dfde:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d00c      	beq.n	800e004 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	78fa      	ldrb	r2, [r7, #3]
 800dff4:	4611      	mov	r1, r2
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	4798      	blx	r3
 800dffa:	4603      	mov	r3, r0
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d101      	bne.n	800e004 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800e000:	2300      	movs	r3, #0
 800e002:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800e004:	7bfb      	ldrb	r3, [r7, #15]
}
 800e006:	4618      	mov	r0, r3
 800e008:	3710      	adds	r7, #16
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}

0800e00e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e00e:	b580      	push	{r7, lr}
 800e010:	b082      	sub	sp, #8
 800e012:	af00      	add	r7, sp, #0
 800e014:	6078      	str	r0, [r7, #4]
 800e016:	460b      	mov	r3, r1
 800e018:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e020:	685b      	ldr	r3, [r3, #4]
 800e022:	78fa      	ldrb	r2, [r7, #3]
 800e024:	4611      	mov	r1, r2
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	4798      	blx	r3
  return USBD_OK;
 800e02a:	2300      	movs	r3, #0
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	3708      	adds	r7, #8
 800e030:	46bd      	mov	sp, r7
 800e032:	bd80      	pop	{r7, pc}

0800e034 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b082      	sub	sp, #8
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
 800e03c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800e044:	6839      	ldr	r1, [r7, #0]
 800e046:	4618      	mov	r0, r3
 800e048:	f000 fe94 	bl	800ed74 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2201      	movs	r2, #1
 800e050:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800e05a:	461a      	mov	r2, r3
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800e068:	f003 031f 	and.w	r3, r3, #31
 800e06c:	2b01      	cmp	r3, #1
 800e06e:	d00c      	beq.n	800e08a <USBD_LL_SetupStage+0x56>
 800e070:	2b01      	cmp	r3, #1
 800e072:	d302      	bcc.n	800e07a <USBD_LL_SetupStage+0x46>
 800e074:	2b02      	cmp	r3, #2
 800e076:	d010      	beq.n	800e09a <USBD_LL_SetupStage+0x66>
 800e078:	e017      	b.n	800e0aa <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800e080:	4619      	mov	r1, r3
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 fa04 	bl	800e490 <USBD_StdDevReq>
    break;
 800e088:	e01a      	b.n	800e0c0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800e090:	4619      	mov	r1, r3
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f000 fa66 	bl	800e564 <USBD_StdItfReq>
    break;
 800e098:	e012      	b.n	800e0c0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800e0a0:	4619      	mov	r1, r3
 800e0a2:	6878      	ldr	r0, [r7, #4]
 800e0a4:	f000 faa4 	bl	800e5f0 <USBD_StdEPReq>
    break;
 800e0a8:	e00a      	b.n	800e0c0 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800e0b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e0b4:	b2db      	uxtb	r3, r3
 800e0b6:	4619      	mov	r1, r3
 800e0b8:	6878      	ldr	r0, [r7, #4]
 800e0ba:	f004 fd51 	bl	8012b60 <USBD_LL_StallEP>
    break;
 800e0be:	bf00      	nop
  }

  return USBD_OK;
 800e0c0:	2300      	movs	r3, #0
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3708      	adds	r7, #8
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}

0800e0ca <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e0ca:	b580      	push	{r7, lr}
 800e0cc:	b086      	sub	sp, #24
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	60f8      	str	r0, [r7, #12]
 800e0d2:	460b      	mov	r3, r1
 800e0d4:	607a      	str	r2, [r7, #4]
 800e0d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800e0d8:	7afb      	ldrb	r3, [r7, #11]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d14b      	bne.n	800e176 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e0e4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800e0ec:	2b03      	cmp	r3, #3
 800e0ee:	d134      	bne.n	800e15a <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	68da      	ldr	r2, [r3, #12]
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	429a      	cmp	r2, r3
 800e0fa:	d919      	bls.n	800e130 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800e0fc:	697b      	ldr	r3, [r7, #20]
 800e0fe:	68da      	ldr	r2, [r3, #12]
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	691b      	ldr	r3, [r3, #16]
 800e104:	1ad2      	subs	r2, r2, r3
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e10a:	697b      	ldr	r3, [r7, #20]
 800e10c:	68da      	ldr	r2, [r3, #12]
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800e112:	429a      	cmp	r2, r3
 800e114:	d203      	bcs.n	800e11e <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e116:	697b      	ldr	r3, [r7, #20]
 800e118:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	e002      	b.n	800e124 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800e122:	b29b      	uxth	r3, r3
 800e124:	461a      	mov	r2, r3
 800e126:	6879      	ldr	r1, [r7, #4]
 800e128:	68f8      	ldr	r0, [r7, #12]
 800e12a:	f000 ff17 	bl	800ef5c <USBD_CtlContinueRx>
 800e12e:	e038      	b.n	800e1a2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e136:	691b      	ldr	r3, [r3, #16]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d00a      	beq.n	800e152 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800e142:	2b03      	cmp	r3, #3
 800e144:	d105      	bne.n	800e152 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e14c:	691b      	ldr	r3, [r3, #16]
 800e14e:	68f8      	ldr	r0, [r7, #12]
 800e150:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800e152:	68f8      	ldr	r0, [r7, #12]
 800e154:	f000 ff14 	bl	800ef80 <USBD_CtlSendStatus>
 800e158:	e023      	b.n	800e1a2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800e160:	2b05      	cmp	r3, #5
 800e162:	d11e      	bne.n	800e1a2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	2200      	movs	r2, #0
 800e168:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800e16c:	2100      	movs	r1, #0
 800e16e:	68f8      	ldr	r0, [r7, #12]
 800e170:	f004 fcf6 	bl	8012b60 <USBD_LL_StallEP>
 800e174:	e015      	b.n	800e1a2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e17c:	699b      	ldr	r3, [r3, #24]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d00d      	beq.n	800e19e <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800e188:	2b03      	cmp	r3, #3
 800e18a:	d108      	bne.n	800e19e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e192:	699b      	ldr	r3, [r3, #24]
 800e194:	7afa      	ldrb	r2, [r7, #11]
 800e196:	4611      	mov	r1, r2
 800e198:	68f8      	ldr	r0, [r7, #12]
 800e19a:	4798      	blx	r3
 800e19c:	e001      	b.n	800e1a2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e19e:	2302      	movs	r3, #2
 800e1a0:	e000      	b.n	800e1a4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800e1a2:	2300      	movs	r3, #0
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3718      	adds	r7, #24
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}

0800e1ac <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b086      	sub	sp, #24
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	60f8      	str	r0, [r7, #12]
 800e1b4:	460b      	mov	r3, r1
 800e1b6:	607a      	str	r2, [r7, #4]
 800e1b8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800e1ba:	7afb      	ldrb	r3, [r7, #11]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d17f      	bne.n	800e2c0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	3314      	adds	r3, #20
 800e1c4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800e1cc:	2b02      	cmp	r3, #2
 800e1ce:	d15c      	bne.n	800e28a <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800e1d0:	697b      	ldr	r3, [r7, #20]
 800e1d2:	68da      	ldr	r2, [r3, #12]
 800e1d4:	697b      	ldr	r3, [r7, #20]
 800e1d6:	691b      	ldr	r3, [r3, #16]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d915      	bls.n	800e208 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800e1dc:	697b      	ldr	r3, [r7, #20]
 800e1de:	68da      	ldr	r2, [r3, #12]
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	691b      	ldr	r3, [r3, #16]
 800e1e4:	1ad2      	subs	r2, r2, r3
 800e1e6:	697b      	ldr	r3, [r7, #20]
 800e1e8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800e1ea:	697b      	ldr	r3, [r7, #20]
 800e1ec:	68db      	ldr	r3, [r3, #12]
 800e1ee:	b29b      	uxth	r3, r3
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	6879      	ldr	r1, [r7, #4]
 800e1f4:	68f8      	ldr	r0, [r7, #12]
 800e1f6:	f000 fe81 	bl	800eefc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	2100      	movs	r1, #0
 800e200:	68f8      	ldr	r0, [r7, #12]
 800e202:	f004 fd59 	bl	8012cb8 <USBD_LL_PrepareReceive>
 800e206:	e04e      	b.n	800e2a6 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	689b      	ldr	r3, [r3, #8]
 800e20c:	697a      	ldr	r2, [r7, #20]
 800e20e:	6912      	ldr	r2, [r2, #16]
 800e210:	fbb3 f1f2 	udiv	r1, r3, r2
 800e214:	fb02 f201 	mul.w	r2, r2, r1
 800e218:	1a9b      	subs	r3, r3, r2
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d11c      	bne.n	800e258 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800e21e:	697b      	ldr	r3, [r7, #20]
 800e220:	689a      	ldr	r2, [r3, #8]
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800e226:	429a      	cmp	r2, r3
 800e228:	d316      	bcc.n	800e258 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	689a      	ldr	r2, [r3, #8]
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800e234:	429a      	cmp	r2, r3
 800e236:	d20f      	bcs.n	800e258 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e238:	2200      	movs	r2, #0
 800e23a:	2100      	movs	r1, #0
 800e23c:	68f8      	ldr	r0, [r7, #12]
 800e23e:	f000 fe5d 	bl	800eefc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2200      	movs	r2, #0
 800e246:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e24a:	2300      	movs	r3, #0
 800e24c:	2200      	movs	r2, #0
 800e24e:	2100      	movs	r1, #0
 800e250:	68f8      	ldr	r0, [r7, #12]
 800e252:	f004 fd31 	bl	8012cb8 <USBD_LL_PrepareReceive>
 800e256:	e026      	b.n	800e2a6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e25e:	68db      	ldr	r3, [r3, #12]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d00a      	beq.n	800e27a <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800e26a:	2b03      	cmp	r3, #3
 800e26c:	d105      	bne.n	800e27a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e274:	68db      	ldr	r3, [r3, #12]
 800e276:	68f8      	ldr	r0, [r7, #12]
 800e278:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800e27a:	2180      	movs	r1, #128	; 0x80
 800e27c:	68f8      	ldr	r0, [r7, #12]
 800e27e:	f004 fc6f 	bl	8012b60 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800e282:	68f8      	ldr	r0, [r7, #12]
 800e284:	f000 fe8f 	bl	800efa6 <USBD_CtlReceiveStatus>
 800e288:	e00d      	b.n	800e2a6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800e290:	2b04      	cmp	r3, #4
 800e292:	d004      	beq.n	800e29e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d103      	bne.n	800e2a6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800e29e:	2180      	movs	r1, #128	; 0x80
 800e2a0:	68f8      	ldr	r0, [r7, #12]
 800e2a2:	f004 fc5d 	bl	8012b60 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800e2ac:	2b01      	cmp	r3, #1
 800e2ae:	d11d      	bne.n	800e2ec <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800e2b0:	68f8      	ldr	r0, [r7, #12]
 800e2b2:	f7ff fe82 	bl	800dfba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800e2be:	e015      	b.n	800e2ec <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e2c6:	695b      	ldr	r3, [r3, #20]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d00d      	beq.n	800e2e8 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800e2d2:	2b03      	cmp	r3, #3
 800e2d4:	d108      	bne.n	800e2e8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e2dc:	695b      	ldr	r3, [r3, #20]
 800e2de:	7afa      	ldrb	r2, [r7, #11]
 800e2e0:	4611      	mov	r1, r2
 800e2e2:	68f8      	ldr	r0, [r7, #12]
 800e2e4:	4798      	blx	r3
 800e2e6:	e001      	b.n	800e2ec <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e2e8:	2302      	movs	r3, #2
 800e2ea:	e000      	b.n	800e2ee <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800e2ec:	2300      	movs	r3, #0
}
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	3718      	adds	r7, #24
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}

0800e2f6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800e2f6:	b580      	push	{r7, lr}
 800e2f8:	b082      	sub	sp, #8
 800e2fa:	af00      	add	r7, sp, #0
 800e2fc:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e2fe:	2340      	movs	r3, #64	; 0x40
 800e300:	2200      	movs	r2, #0
 800e302:	2100      	movs	r1, #0
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f004 fbe6 	bl	8012ad6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	2201      	movs	r2, #1
 800e30e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	2240      	movs	r2, #64	; 0x40
 800e316:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e31a:	2340      	movs	r3, #64	; 0x40
 800e31c:	2200      	movs	r2, #0
 800e31e:	2180      	movs	r1, #128	; 0x80
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f004 fbd8 	bl	8012ad6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2201      	movs	r2, #1
 800e32a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2240      	movs	r2, #64	; 0x40
 800e330:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2201      	movs	r2, #1
 800e336:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2200      	movs	r2, #0
 800e33e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2200      	movs	r2, #0
 800e346:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2200      	movs	r2, #0
 800e34c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800e356:	2b00      	cmp	r3, #0
 800e358:	d009      	beq.n	800e36e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e360:	685b      	ldr	r3, [r3, #4]
 800e362:	687a      	ldr	r2, [r7, #4]
 800e364:	6852      	ldr	r2, [r2, #4]
 800e366:	b2d2      	uxtb	r2, r2
 800e368:	4611      	mov	r1, r2
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	4798      	blx	r3
  }

  return USBD_OK;
 800e36e:	2300      	movs	r3, #0
}
 800e370:	4618      	mov	r0, r3
 800e372:	3708      	adds	r7, #8
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}

0800e378 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800e378:	b480      	push	{r7}
 800e37a:	b083      	sub	sp, #12
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	460b      	mov	r3, r1
 800e382:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	78fa      	ldrb	r2, [r7, #3]
 800e388:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800e38a:	2300      	movs	r3, #0
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	370c      	adds	r7, #12
 800e390:	46bd      	mov	sp, r7
 800e392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e396:	4770      	bx	lr

0800e398 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800e398:	b480      	push	{r7}
 800e39a:	b083      	sub	sp, #12
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2204      	movs	r2, #4
 800e3b0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800e3b4:	2300      	movs	r3, #0
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	370c      	adds	r7, #12
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c0:	4770      	bx	lr

0800e3c2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800e3c2:	b480      	push	{r7}
 800e3c4:	b083      	sub	sp, #12
 800e3c6:	af00      	add	r7, sp, #0
 800e3c8:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800e3d6:	2300      	movs	r3, #0
}
 800e3d8:	4618      	mov	r0, r3
 800e3da:	370c      	adds	r7, #12
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e2:	4770      	bx	lr

0800e3e4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e3f2:	2b03      	cmp	r3, #3
 800e3f4:	d10b      	bne.n	800e40e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e3fc:	69db      	ldr	r3, [r3, #28]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d005      	beq.n	800e40e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e408:	69db      	ldr	r3, [r3, #28]
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800e40e:	2300      	movs	r3, #0
}
 800e410:	4618      	mov	r0, r3
 800e412:	3708      	adds	r7, #8
 800e414:	46bd      	mov	sp, r7
 800e416:	bd80      	pop	{r7, pc}

0800e418 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
 800e420:	460b      	mov	r3, r1
 800e422:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e424:	2300      	movs	r3, #0
}
 800e426:	4618      	mov	r0, r3
 800e428:	370c      	adds	r7, #12
 800e42a:	46bd      	mov	sp, r7
 800e42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e430:	4770      	bx	lr

0800e432 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800e432:	b480      	push	{r7}
 800e434:	b083      	sub	sp, #12
 800e436:	af00      	add	r7, sp, #0
 800e438:	6078      	str	r0, [r7, #4]
 800e43a:	460b      	mov	r3, r1
 800e43c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e43e:	2300      	movs	r3, #0
}
 800e440:	4618      	mov	r0, r3
 800e442:	370c      	adds	r7, #12
 800e444:	46bd      	mov	sp, r7
 800e446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44a:	4770      	bx	lr

0800e44c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800e44c:	b480      	push	{r7}
 800e44e:	b083      	sub	sp, #12
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e454:	2300      	movs	r3, #0
}
 800e456:	4618      	mov	r0, r3
 800e458:	370c      	adds	r7, #12
 800e45a:	46bd      	mov	sp, r7
 800e45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e460:	4770      	bx	lr

0800e462 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800e462:	b580      	push	{r7, lr}
 800e464:	b082      	sub	sp, #8
 800e466:	af00      	add	r7, sp, #0
 800e468:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2201      	movs	r2, #1
 800e46e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e478:	685b      	ldr	r3, [r3, #4]
 800e47a:	687a      	ldr	r2, [r7, #4]
 800e47c:	6852      	ldr	r2, [r2, #4]
 800e47e:	b2d2      	uxtb	r2, r2
 800e480:	4611      	mov	r1, r2
 800e482:	6878      	ldr	r0, [r7, #4]
 800e484:	4798      	blx	r3

  return USBD_OK;
 800e486:	2300      	movs	r3, #0
}
 800e488:	4618      	mov	r0, r3
 800e48a:	3708      	adds	r7, #8
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}

0800e490 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b084      	sub	sp, #16
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
 800e498:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e49a:	2300      	movs	r3, #0
 800e49c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	781b      	ldrb	r3, [r3, #0]
 800e4a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e4a6:	2b20      	cmp	r3, #32
 800e4a8:	d004      	beq.n	800e4b4 <USBD_StdDevReq+0x24>
 800e4aa:	2b40      	cmp	r3, #64	; 0x40
 800e4ac:	d002      	beq.n	800e4b4 <USBD_StdDevReq+0x24>
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d008      	beq.n	800e4c4 <USBD_StdDevReq+0x34>
 800e4b2:	e04c      	b.n	800e54e <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e4ba:	689b      	ldr	r3, [r3, #8]
 800e4bc:	6839      	ldr	r1, [r7, #0]
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	4798      	blx	r3
    break;
 800e4c2:	e049      	b.n	800e558 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	785b      	ldrb	r3, [r3, #1]
 800e4c8:	2b09      	cmp	r3, #9
 800e4ca:	d83a      	bhi.n	800e542 <USBD_StdDevReq+0xb2>
 800e4cc:	a201      	add	r2, pc, #4	; (adr r2, 800e4d4 <USBD_StdDevReq+0x44>)
 800e4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d2:	bf00      	nop
 800e4d4:	0800e525 	.word	0x0800e525
 800e4d8:	0800e539 	.word	0x0800e539
 800e4dc:	0800e543 	.word	0x0800e543
 800e4e0:	0800e52f 	.word	0x0800e52f
 800e4e4:	0800e543 	.word	0x0800e543
 800e4e8:	0800e507 	.word	0x0800e507
 800e4ec:	0800e4fd 	.word	0x0800e4fd
 800e4f0:	0800e543 	.word	0x0800e543
 800e4f4:	0800e51b 	.word	0x0800e51b
 800e4f8:	0800e511 	.word	0x0800e511
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800e4fc:	6839      	ldr	r1, [r7, #0]
 800e4fe:	6878      	ldr	r0, [r7, #4]
 800e500:	f000 f9d2 	bl	800e8a8 <USBD_GetDescriptor>
      break;
 800e504:	e022      	b.n	800e54c <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800e506:	6839      	ldr	r1, [r7, #0]
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f000 fac7 	bl	800ea9c <USBD_SetAddress>
      break;
 800e50e:	e01d      	b.n	800e54c <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800e510:	6839      	ldr	r1, [r7, #0]
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	f000 fb04 	bl	800eb20 <USBD_SetConfig>
      break;
 800e518:	e018      	b.n	800e54c <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800e51a:	6839      	ldr	r1, [r7, #0]
 800e51c:	6878      	ldr	r0, [r7, #4]
 800e51e:	f000 fb8d 	bl	800ec3c <USBD_GetConfig>
      break;
 800e522:	e013      	b.n	800e54c <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800e524:	6839      	ldr	r1, [r7, #0]
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f000 fbbc 	bl	800eca4 <USBD_GetStatus>
      break;
 800e52c:	e00e      	b.n	800e54c <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800e52e:	6839      	ldr	r1, [r7, #0]
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f000 fbea 	bl	800ed0a <USBD_SetFeature>
      break;
 800e536:	e009      	b.n	800e54c <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800e538:	6839      	ldr	r1, [r7, #0]
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f000 fbf9 	bl	800ed32 <USBD_ClrFeature>
      break;
 800e540:	e004      	b.n	800e54c <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800e542:	6839      	ldr	r1, [r7, #0]
 800e544:	6878      	ldr	r0, [r7, #4]
 800e546:	f000 fc52 	bl	800edee <USBD_CtlError>
      break;
 800e54a:	bf00      	nop
    }
    break;
 800e54c:	e004      	b.n	800e558 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800e54e:	6839      	ldr	r1, [r7, #0]
 800e550:	6878      	ldr	r0, [r7, #4]
 800e552:	f000 fc4c 	bl	800edee <USBD_CtlError>
    break;
 800e556:	bf00      	nop
  }

  return ret;
 800e558:	7bfb      	ldrb	r3, [r7, #15]
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3710      	adds	r7, #16
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}
 800e562:	bf00      	nop

0800e564 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800e564:	b580      	push	{r7, lr}
 800e566:	b084      	sub	sp, #16
 800e568:	af00      	add	r7, sp, #0
 800e56a:	6078      	str	r0, [r7, #4]
 800e56c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e56e:	2300      	movs	r3, #0
 800e570:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	781b      	ldrb	r3, [r3, #0]
 800e576:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e57a:	2b20      	cmp	r3, #32
 800e57c:	d003      	beq.n	800e586 <USBD_StdItfReq+0x22>
 800e57e:	2b40      	cmp	r3, #64	; 0x40
 800e580:	d001      	beq.n	800e586 <USBD_StdItfReq+0x22>
 800e582:	2b00      	cmp	r3, #0
 800e584:	d12a      	bne.n	800e5dc <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e58c:	3b01      	subs	r3, #1
 800e58e:	2b02      	cmp	r3, #2
 800e590:	d81d      	bhi.n	800e5ce <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	889b      	ldrh	r3, [r3, #4]
 800e596:	b2db      	uxtb	r3, r3
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d813      	bhi.n	800e5c4 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e5a2:	689b      	ldr	r3, [r3, #8]
 800e5a4:	6839      	ldr	r1, [r7, #0]
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	4798      	blx	r3
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	88db      	ldrh	r3, [r3, #6]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d110      	bne.n	800e5d8 <USBD_StdItfReq+0x74>
 800e5b6:	7bfb      	ldrb	r3, [r7, #15]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d10d      	bne.n	800e5d8 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f000 fcdf 	bl	800ef80 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800e5c2:	e009      	b.n	800e5d8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800e5c4:	6839      	ldr	r1, [r7, #0]
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 fc11 	bl	800edee <USBD_CtlError>
      break;
 800e5cc:	e004      	b.n	800e5d8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800e5ce:	6839      	ldr	r1, [r7, #0]
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f000 fc0c 	bl	800edee <USBD_CtlError>
      break;
 800e5d6:	e000      	b.n	800e5da <USBD_StdItfReq+0x76>
      break;
 800e5d8:	bf00      	nop
    }
    break;
 800e5da:	e004      	b.n	800e5e6 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800e5dc:	6839      	ldr	r1, [r7, #0]
 800e5de:	6878      	ldr	r0, [r7, #4]
 800e5e0:	f000 fc05 	bl	800edee <USBD_CtlError>
    break;
 800e5e4:	bf00      	nop
  }

  return USBD_OK;
 800e5e6:	2300      	movs	r3, #0
}
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	3710      	adds	r7, #16
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	bd80      	pop	{r7, pc}

0800e5f0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b084      	sub	sp, #16
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
 800e5f8:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	889b      	ldrh	r3, [r3, #4]
 800e602:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	781b      	ldrb	r3, [r3, #0]
 800e608:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e60c:	2b20      	cmp	r3, #32
 800e60e:	d004      	beq.n	800e61a <USBD_StdEPReq+0x2a>
 800e610:	2b40      	cmp	r3, #64	; 0x40
 800e612:	d002      	beq.n	800e61a <USBD_StdEPReq+0x2a>
 800e614:	2b00      	cmp	r3, #0
 800e616:	d008      	beq.n	800e62a <USBD_StdEPReq+0x3a>
 800e618:	e13b      	b.n	800e892 <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e620:	689b      	ldr	r3, [r3, #8]
 800e622:	6839      	ldr	r1, [r7, #0]
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	4798      	blx	r3
    break;
 800e628:	e138      	b.n	800e89c <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	781b      	ldrb	r3, [r3, #0]
 800e62e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e632:	2b20      	cmp	r3, #32
 800e634:	d10a      	bne.n	800e64c <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	6839      	ldr	r1, [r7, #0]
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	4798      	blx	r3
 800e644:	4603      	mov	r3, r0
 800e646:	73fb      	strb	r3, [r7, #15]

      return ret;
 800e648:	7bfb      	ldrb	r3, [r7, #15]
 800e64a:	e128      	b.n	800e89e <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	785b      	ldrb	r3, [r3, #1]
 800e650:	2b01      	cmp	r3, #1
 800e652:	d03e      	beq.n	800e6d2 <USBD_StdEPReq+0xe2>
 800e654:	2b03      	cmp	r3, #3
 800e656:	d002      	beq.n	800e65e <USBD_StdEPReq+0x6e>
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d070      	beq.n	800e73e <USBD_StdEPReq+0x14e>
 800e65c:	e113      	b.n	800e886 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e664:	2b02      	cmp	r3, #2
 800e666:	d002      	beq.n	800e66e <USBD_StdEPReq+0x7e>
 800e668:	2b03      	cmp	r3, #3
 800e66a:	d015      	beq.n	800e698 <USBD_StdEPReq+0xa8>
 800e66c:	e02b      	b.n	800e6c6 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e66e:	7bbb      	ldrb	r3, [r7, #14]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d00c      	beq.n	800e68e <USBD_StdEPReq+0x9e>
 800e674:	7bbb      	ldrb	r3, [r7, #14]
 800e676:	2b80      	cmp	r3, #128	; 0x80
 800e678:	d009      	beq.n	800e68e <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e67a:	7bbb      	ldrb	r3, [r7, #14]
 800e67c:	4619      	mov	r1, r3
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f004 fa6e 	bl	8012b60 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e684:	2180      	movs	r1, #128	; 0x80
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f004 fa6a 	bl	8012b60 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e68c:	e020      	b.n	800e6d0 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800e68e:	6839      	ldr	r1, [r7, #0]
 800e690:	6878      	ldr	r0, [r7, #4]
 800e692:	f000 fbac 	bl	800edee <USBD_CtlError>
        break;
 800e696:	e01b      	b.n	800e6d0 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	885b      	ldrh	r3, [r3, #2]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d10e      	bne.n	800e6be <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e6a0:	7bbb      	ldrb	r3, [r7, #14]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d00b      	beq.n	800e6be <USBD_StdEPReq+0xce>
 800e6a6:	7bbb      	ldrb	r3, [r7, #14]
 800e6a8:	2b80      	cmp	r3, #128	; 0x80
 800e6aa:	d008      	beq.n	800e6be <USBD_StdEPReq+0xce>
 800e6ac:	683b      	ldr	r3, [r7, #0]
 800e6ae:	88db      	ldrh	r3, [r3, #6]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d104      	bne.n	800e6be <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800e6b4:	7bbb      	ldrb	r3, [r7, #14]
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f004 fa51 	bl	8012b60 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f000 fc5e 	bl	800ef80 <USBD_CtlSendStatus>

        break;
 800e6c4:	e004      	b.n	800e6d0 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800e6c6:	6839      	ldr	r1, [r7, #0]
 800e6c8:	6878      	ldr	r0, [r7, #4]
 800e6ca:	f000 fb90 	bl	800edee <USBD_CtlError>
        break;
 800e6ce:	bf00      	nop
      }
      break;
 800e6d0:	e0de      	b.n	800e890 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e6d8:	2b02      	cmp	r3, #2
 800e6da:	d002      	beq.n	800e6e2 <USBD_StdEPReq+0xf2>
 800e6dc:	2b03      	cmp	r3, #3
 800e6de:	d015      	beq.n	800e70c <USBD_StdEPReq+0x11c>
 800e6e0:	e026      	b.n	800e730 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e6e2:	7bbb      	ldrb	r3, [r7, #14]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d00c      	beq.n	800e702 <USBD_StdEPReq+0x112>
 800e6e8:	7bbb      	ldrb	r3, [r7, #14]
 800e6ea:	2b80      	cmp	r3, #128	; 0x80
 800e6ec:	d009      	beq.n	800e702 <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e6ee:	7bbb      	ldrb	r3, [r7, #14]
 800e6f0:	4619      	mov	r1, r3
 800e6f2:	6878      	ldr	r0, [r7, #4]
 800e6f4:	f004 fa34 	bl	8012b60 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e6f8:	2180      	movs	r1, #128	; 0x80
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f004 fa30 	bl	8012b60 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e700:	e01c      	b.n	800e73c <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800e702:	6839      	ldr	r1, [r7, #0]
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f000 fb72 	bl	800edee <USBD_CtlError>
        break;
 800e70a:	e017      	b.n	800e73c <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	885b      	ldrh	r3, [r3, #2]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d112      	bne.n	800e73a <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800e714:	7bbb      	ldrb	r3, [r7, #14]
 800e716:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d004      	beq.n	800e728 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800e71e:	7bbb      	ldrb	r3, [r7, #14]
 800e720:	4619      	mov	r1, r3
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f004 fa3b 	bl	8012b9e <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800e728:	6878      	ldr	r0, [r7, #4]
 800e72a:	f000 fc29 	bl	800ef80 <USBD_CtlSendStatus>
        }
        break;
 800e72e:	e004      	b.n	800e73a <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800e730:	6839      	ldr	r1, [r7, #0]
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f000 fb5b 	bl	800edee <USBD_CtlError>
        break;
 800e738:	e000      	b.n	800e73c <USBD_StdEPReq+0x14c>
        break;
 800e73a:	bf00      	nop
      }
      break;
 800e73c:	e0a8      	b.n	800e890 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e744:	2b02      	cmp	r3, #2
 800e746:	d002      	beq.n	800e74e <USBD_StdEPReq+0x15e>
 800e748:	2b03      	cmp	r3, #3
 800e74a:	d031      	beq.n	800e7b0 <USBD_StdEPReq+0x1c0>
 800e74c:	e095      	b.n	800e87a <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e74e:	7bbb      	ldrb	r3, [r7, #14]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d007      	beq.n	800e764 <USBD_StdEPReq+0x174>
 800e754:	7bbb      	ldrb	r3, [r7, #14]
 800e756:	2b80      	cmp	r3, #128	; 0x80
 800e758:	d004      	beq.n	800e764 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800e75a:	6839      	ldr	r1, [r7, #0]
 800e75c:	6878      	ldr	r0, [r7, #4]
 800e75e:	f000 fb46 	bl	800edee <USBD_CtlError>
          break;
 800e762:	e08f      	b.n	800e884 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e764:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	da0b      	bge.n	800e784 <USBD_StdEPReq+0x194>
 800e76c:	7bbb      	ldrb	r3, [r7, #14]
 800e76e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e772:	4613      	mov	r3, r2
 800e774:	009b      	lsls	r3, r3, #2
 800e776:	4413      	add	r3, r2
 800e778:	009b      	lsls	r3, r3, #2
 800e77a:	3310      	adds	r3, #16
 800e77c:	687a      	ldr	r2, [r7, #4]
 800e77e:	4413      	add	r3, r2
 800e780:	3304      	adds	r3, #4
 800e782:	e00a      	b.n	800e79a <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e784:	7bbb      	ldrb	r3, [r7, #14]
 800e786:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e78a:	4613      	mov	r3, r2
 800e78c:	009b      	lsls	r3, r3, #2
 800e78e:	4413      	add	r3, r2
 800e790:	009b      	lsls	r3, r3, #2
 800e792:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e796:	687a      	ldr	r2, [r7, #4]
 800e798:	4413      	add	r3, r2
 800e79a:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800e79c:	68bb      	ldr	r3, [r7, #8]
 800e79e:	2200      	movs	r2, #0
 800e7a0:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e7a2:	68bb      	ldr	r3, [r7, #8]
 800e7a4:	2202      	movs	r2, #2
 800e7a6:	4619      	mov	r1, r3
 800e7a8:	6878      	ldr	r0, [r7, #4]
 800e7aa:	f000 fb8b 	bl	800eec4 <USBD_CtlSendData>
          break;
 800e7ae:	e069      	b.n	800e884 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800e7b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	da11      	bge.n	800e7dc <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e7b8:	7bbb      	ldrb	r3, [r7, #14]
 800e7ba:	f003 020f 	and.w	r2, r3, #15
 800e7be:	6879      	ldr	r1, [r7, #4]
 800e7c0:	4613      	mov	r3, r2
 800e7c2:	009b      	lsls	r3, r3, #2
 800e7c4:	4413      	add	r3, r2
 800e7c6:	009b      	lsls	r3, r3, #2
 800e7c8:	440b      	add	r3, r1
 800e7ca:	3318      	adds	r3, #24
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d117      	bne.n	800e802 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e7d2:	6839      	ldr	r1, [r7, #0]
 800e7d4:	6878      	ldr	r0, [r7, #4]
 800e7d6:	f000 fb0a 	bl	800edee <USBD_CtlError>
            break;
 800e7da:	e053      	b.n	800e884 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e7dc:	7bbb      	ldrb	r3, [r7, #14]
 800e7de:	f003 020f 	and.w	r2, r3, #15
 800e7e2:	6879      	ldr	r1, [r7, #4]
 800e7e4:	4613      	mov	r3, r2
 800e7e6:	009b      	lsls	r3, r3, #2
 800e7e8:	4413      	add	r3, r2
 800e7ea:	009b      	lsls	r3, r3, #2
 800e7ec:	440b      	add	r3, r1
 800e7ee:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d104      	bne.n	800e802 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e7f8:	6839      	ldr	r1, [r7, #0]
 800e7fa:	6878      	ldr	r0, [r7, #4]
 800e7fc:	f000 faf7 	bl	800edee <USBD_CtlError>
            break;
 800e800:	e040      	b.n	800e884 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e802:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e806:	2b00      	cmp	r3, #0
 800e808:	da0b      	bge.n	800e822 <USBD_StdEPReq+0x232>
 800e80a:	7bbb      	ldrb	r3, [r7, #14]
 800e80c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e810:	4613      	mov	r3, r2
 800e812:	009b      	lsls	r3, r3, #2
 800e814:	4413      	add	r3, r2
 800e816:	009b      	lsls	r3, r3, #2
 800e818:	3310      	adds	r3, #16
 800e81a:	687a      	ldr	r2, [r7, #4]
 800e81c:	4413      	add	r3, r2
 800e81e:	3304      	adds	r3, #4
 800e820:	e00a      	b.n	800e838 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e822:	7bbb      	ldrb	r3, [r7, #14]
 800e824:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e828:	4613      	mov	r3, r2
 800e82a:	009b      	lsls	r3, r3, #2
 800e82c:	4413      	add	r3, r2
 800e82e:	009b      	lsls	r3, r3, #2
 800e830:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e834:	687a      	ldr	r2, [r7, #4]
 800e836:	4413      	add	r3, r2
 800e838:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e83a:	7bbb      	ldrb	r3, [r7, #14]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d002      	beq.n	800e846 <USBD_StdEPReq+0x256>
 800e840:	7bbb      	ldrb	r3, [r7, #14]
 800e842:	2b80      	cmp	r3, #128	; 0x80
 800e844:	d103      	bne.n	800e84e <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	2200      	movs	r2, #0
 800e84a:	601a      	str	r2, [r3, #0]
 800e84c:	e00e      	b.n	800e86c <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800e84e:	7bbb      	ldrb	r3, [r7, #14]
 800e850:	4619      	mov	r1, r3
 800e852:	6878      	ldr	r0, [r7, #4]
 800e854:	f004 f9c2 	bl	8012bdc <USBD_LL_IsStallEP>
 800e858:	4603      	mov	r3, r0
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d003      	beq.n	800e866 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	2201      	movs	r2, #1
 800e862:	601a      	str	r2, [r3, #0]
 800e864:	e002      	b.n	800e86c <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800e866:	68bb      	ldr	r3, [r7, #8]
 800e868:	2200      	movs	r2, #0
 800e86a:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	2202      	movs	r2, #2
 800e870:	4619      	mov	r1, r3
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f000 fb26 	bl	800eec4 <USBD_CtlSendData>
          break;
 800e878:	e004      	b.n	800e884 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800e87a:	6839      	ldr	r1, [r7, #0]
 800e87c:	6878      	ldr	r0, [r7, #4]
 800e87e:	f000 fab6 	bl	800edee <USBD_CtlError>
        break;
 800e882:	bf00      	nop
      }
      break;
 800e884:	e004      	b.n	800e890 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800e886:	6839      	ldr	r1, [r7, #0]
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f000 fab0 	bl	800edee <USBD_CtlError>
      break;
 800e88e:	bf00      	nop
    }
    break;
 800e890:	e004      	b.n	800e89c <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800e892:	6839      	ldr	r1, [r7, #0]
 800e894:	6878      	ldr	r0, [r7, #4]
 800e896:	f000 faaa 	bl	800edee <USBD_CtlError>
    break;
 800e89a:	bf00      	nop
  }

  return ret;
 800e89c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e89e:	4618      	mov	r0, r3
 800e8a0:	3710      	adds	r7, #16
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
	...

0800e8a8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b084      	sub	sp, #16
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	885b      	ldrh	r3, [r3, #2]
 800e8b6:	0a1b      	lsrs	r3, r3, #8
 800e8b8:	b29b      	uxth	r3, r3
 800e8ba:	3b01      	subs	r3, #1
 800e8bc:	2b06      	cmp	r3, #6
 800e8be:	f200 80c9 	bhi.w	800ea54 <USBD_GetDescriptor+0x1ac>
 800e8c2:	a201      	add	r2, pc, #4	; (adr r2, 800e8c8 <USBD_GetDescriptor+0x20>)
 800e8c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8c8:	0800e8e5 	.word	0x0800e8e5
 800e8cc:	0800e8fd 	.word	0x0800e8fd
 800e8d0:	0800e93d 	.word	0x0800e93d
 800e8d4:	0800ea55 	.word	0x0800ea55
 800e8d8:	0800ea55 	.word	0x0800ea55
 800e8dc:	0800ea01 	.word	0x0800ea01
 800e8e0:	0800ea27 	.word	0x0800ea27
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	687a      	ldr	r2, [r7, #4]
 800e8ee:	7c12      	ldrb	r2, [r2, #16]
 800e8f0:	f107 010a 	add.w	r1, r7, #10
 800e8f4:	4610      	mov	r0, r2
 800e8f6:	4798      	blx	r3
 800e8f8:	60f8      	str	r0, [r7, #12]
    break;
 800e8fa:	e0b0      	b.n	800ea5e <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	7c1b      	ldrb	r3, [r3, #16]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d10d      	bne.n	800e920 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e90a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e90c:	f107 020a 	add.w	r2, r7, #10
 800e910:	4610      	mov	r0, r2
 800e912:	4798      	blx	r3
 800e914:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	3301      	adds	r3, #1
 800e91a:	2202      	movs	r2, #2
 800e91c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800e91e:	e09e      	b.n	800ea5e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e928:	f107 020a 	add.w	r2, r7, #10
 800e92c:	4610      	mov	r0, r2
 800e92e:	4798      	blx	r3
 800e930:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	3301      	adds	r3, #1
 800e936:	2202      	movs	r2, #2
 800e938:	701a      	strb	r2, [r3, #0]
    break;
 800e93a:	e090      	b.n	800ea5e <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	885b      	ldrh	r3, [r3, #2]
 800e940:	b2db      	uxtb	r3, r3
 800e942:	2b05      	cmp	r3, #5
 800e944:	d856      	bhi.n	800e9f4 <USBD_GetDescriptor+0x14c>
 800e946:	a201      	add	r2, pc, #4	; (adr r2, 800e94c <USBD_GetDescriptor+0xa4>)
 800e948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e94c:	0800e965 	.word	0x0800e965
 800e950:	0800e97d 	.word	0x0800e97d
 800e954:	0800e995 	.word	0x0800e995
 800e958:	0800e9ad 	.word	0x0800e9ad
 800e95c:	0800e9c5 	.word	0x0800e9c5
 800e960:	0800e9dd 	.word	0x0800e9dd
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e96a:	685b      	ldr	r3, [r3, #4]
 800e96c:	687a      	ldr	r2, [r7, #4]
 800e96e:	7c12      	ldrb	r2, [r2, #16]
 800e970:	f107 010a 	add.w	r1, r7, #10
 800e974:	4610      	mov	r0, r2
 800e976:	4798      	blx	r3
 800e978:	60f8      	str	r0, [r7, #12]
      break;
 800e97a:	e040      	b.n	800e9fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e982:	689b      	ldr	r3, [r3, #8]
 800e984:	687a      	ldr	r2, [r7, #4]
 800e986:	7c12      	ldrb	r2, [r2, #16]
 800e988:	f107 010a 	add.w	r1, r7, #10
 800e98c:	4610      	mov	r0, r2
 800e98e:	4798      	blx	r3
 800e990:	60f8      	str	r0, [r7, #12]
      break;
 800e992:	e034      	b.n	800e9fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e99a:	68db      	ldr	r3, [r3, #12]
 800e99c:	687a      	ldr	r2, [r7, #4]
 800e99e:	7c12      	ldrb	r2, [r2, #16]
 800e9a0:	f107 010a 	add.w	r1, r7, #10
 800e9a4:	4610      	mov	r0, r2
 800e9a6:	4798      	blx	r3
 800e9a8:	60f8      	str	r0, [r7, #12]
      break;
 800e9aa:	e028      	b.n	800e9fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e9b2:	691b      	ldr	r3, [r3, #16]
 800e9b4:	687a      	ldr	r2, [r7, #4]
 800e9b6:	7c12      	ldrb	r2, [r2, #16]
 800e9b8:	f107 010a 	add.w	r1, r7, #10
 800e9bc:	4610      	mov	r0, r2
 800e9be:	4798      	blx	r3
 800e9c0:	60f8      	str	r0, [r7, #12]
      break;
 800e9c2:	e01c      	b.n	800e9fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e9ca:	695b      	ldr	r3, [r3, #20]
 800e9cc:	687a      	ldr	r2, [r7, #4]
 800e9ce:	7c12      	ldrb	r2, [r2, #16]
 800e9d0:	f107 010a 	add.w	r1, r7, #10
 800e9d4:	4610      	mov	r0, r2
 800e9d6:	4798      	blx	r3
 800e9d8:	60f8      	str	r0, [r7, #12]
      break;
 800e9da:	e010      	b.n	800e9fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e9e2:	699b      	ldr	r3, [r3, #24]
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	7c12      	ldrb	r2, [r2, #16]
 800e9e8:	f107 010a 	add.w	r1, r7, #10
 800e9ec:	4610      	mov	r0, r2
 800e9ee:	4798      	blx	r3
 800e9f0:	60f8      	str	r0, [r7, #12]
      break;
 800e9f2:	e004      	b.n	800e9fe <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800e9f4:	6839      	ldr	r1, [r7, #0]
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f000 f9f9 	bl	800edee <USBD_CtlError>
      return;
 800e9fc:	e04b      	b.n	800ea96 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800e9fe:	e02e      	b.n	800ea5e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	7c1b      	ldrb	r3, [r3, #16]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d109      	bne.n	800ea1c <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ea0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea10:	f107 020a 	add.w	r2, r7, #10
 800ea14:	4610      	mov	r0, r2
 800ea16:	4798      	blx	r3
 800ea18:	60f8      	str	r0, [r7, #12]
      break;
 800ea1a:	e020      	b.n	800ea5e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800ea1c:	6839      	ldr	r1, [r7, #0]
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	f000 f9e5 	bl	800edee <USBD_CtlError>
      return;
 800ea24:	e037      	b.n	800ea96 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	7c1b      	ldrb	r3, [r3, #16]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d10d      	bne.n	800ea4a <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ea34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea36:	f107 020a 	add.w	r2, r7, #10
 800ea3a:	4610      	mov	r0, r2
 800ea3c:	4798      	blx	r3
 800ea3e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	3301      	adds	r3, #1
 800ea44:	2207      	movs	r2, #7
 800ea46:	701a      	strb	r2, [r3, #0]
      break;
 800ea48:	e009      	b.n	800ea5e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800ea4a:	6839      	ldr	r1, [r7, #0]
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	f000 f9ce 	bl	800edee <USBD_CtlError>
      return;
 800ea52:	e020      	b.n	800ea96 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800ea54:	6839      	ldr	r1, [r7, #0]
 800ea56:	6878      	ldr	r0, [r7, #4]
 800ea58:	f000 f9c9 	bl	800edee <USBD_CtlError>
    return;
 800ea5c:	e01b      	b.n	800ea96 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800ea5e:	897b      	ldrh	r3, [r7, #10]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d011      	beq.n	800ea88 <USBD_GetDescriptor+0x1e0>
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	88db      	ldrh	r3, [r3, #6]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d00d      	beq.n	800ea88 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	88da      	ldrh	r2, [r3, #6]
 800ea70:	897b      	ldrh	r3, [r7, #10]
 800ea72:	4293      	cmp	r3, r2
 800ea74:	bf28      	it	cs
 800ea76:	4613      	movcs	r3, r2
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800ea7c:	897b      	ldrh	r3, [r7, #10]
 800ea7e:	461a      	mov	r2, r3
 800ea80:	68f9      	ldr	r1, [r7, #12]
 800ea82:	6878      	ldr	r0, [r7, #4]
 800ea84:	f000 fa1e 	bl	800eec4 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	88db      	ldrh	r3, [r3, #6]
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d102      	bne.n	800ea96 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f000 fa75 	bl	800ef80 <USBD_CtlSendStatus>
  }
}
 800ea96:	3710      	adds	r7, #16
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b084      	sub	sp, #16
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
 800eaa4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800eaa6:	683b      	ldr	r3, [r7, #0]
 800eaa8:	889b      	ldrh	r3, [r3, #4]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d130      	bne.n	800eb10 <USBD_SetAddress+0x74>
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	88db      	ldrh	r3, [r3, #6]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d12c      	bne.n	800eb10 <USBD_SetAddress+0x74>
 800eab6:	683b      	ldr	r3, [r7, #0]
 800eab8:	885b      	ldrh	r3, [r3, #2]
 800eaba:	2b7f      	cmp	r3, #127	; 0x7f
 800eabc:	d828      	bhi.n	800eb10 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	885b      	ldrh	r3, [r3, #2]
 800eac2:	b2db      	uxtb	r3, r3
 800eac4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eac8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ead0:	2b03      	cmp	r3, #3
 800ead2:	d104      	bne.n	800eade <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800ead4:	6839      	ldr	r1, [r7, #0]
 800ead6:	6878      	ldr	r0, [r7, #4]
 800ead8:	f000 f989 	bl	800edee <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eadc:	e01c      	b.n	800eb18 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	7bfa      	ldrb	r2, [r7, #15]
 800eae2:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800eae6:	7bfb      	ldrb	r3, [r7, #15]
 800eae8:	4619      	mov	r1, r3
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f004 f8a2 	bl	8012c34 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800eaf0:	6878      	ldr	r0, [r7, #4]
 800eaf2:	f000 fa45 	bl	800ef80 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800eaf6:	7bfb      	ldrb	r3, [r7, #15]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d004      	beq.n	800eb06 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	2202      	movs	r2, #2
 800eb00:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb04:	e008      	b.n	800eb18 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	2201      	movs	r2, #1
 800eb0a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb0e:	e003      	b.n	800eb18 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800eb10:	6839      	ldr	r1, [r7, #0]
 800eb12:	6878      	ldr	r0, [r7, #4]
 800eb14:	f000 f96b 	bl	800edee <USBD_CtlError>
  }
}
 800eb18:	bf00      	nop
 800eb1a:	3710      	adds	r7, #16
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	bd80      	pop	{r7, pc}

0800eb20 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
 800eb28:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	885b      	ldrh	r3, [r3, #2]
 800eb2e:	b2da      	uxtb	r2, r3
 800eb30:	4b41      	ldr	r3, [pc, #260]	; (800ec38 <USBD_SetConfig+0x118>)
 800eb32:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800eb34:	4b40      	ldr	r3, [pc, #256]	; (800ec38 <USBD_SetConfig+0x118>)
 800eb36:	781b      	ldrb	r3, [r3, #0]
 800eb38:	2b01      	cmp	r3, #1
 800eb3a:	d904      	bls.n	800eb46 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800eb3c:	6839      	ldr	r1, [r7, #0]
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 f955 	bl	800edee <USBD_CtlError>
 800eb44:	e075      	b.n	800ec32 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800eb4c:	2b02      	cmp	r3, #2
 800eb4e:	d002      	beq.n	800eb56 <USBD_SetConfig+0x36>
 800eb50:	2b03      	cmp	r3, #3
 800eb52:	d023      	beq.n	800eb9c <USBD_SetConfig+0x7c>
 800eb54:	e062      	b.n	800ec1c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800eb56:	4b38      	ldr	r3, [pc, #224]	; (800ec38 <USBD_SetConfig+0x118>)
 800eb58:	781b      	ldrb	r3, [r3, #0]
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d01a      	beq.n	800eb94 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800eb5e:	4b36      	ldr	r3, [pc, #216]	; (800ec38 <USBD_SetConfig+0x118>)
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	461a      	mov	r2, r3
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2203      	movs	r2, #3
 800eb6c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800eb70:	4b31      	ldr	r3, [pc, #196]	; (800ec38 <USBD_SetConfig+0x118>)
 800eb72:	781b      	ldrb	r3, [r3, #0]
 800eb74:	4619      	mov	r1, r3
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f7ff fa2a 	bl	800dfd0 <USBD_SetClassConfig>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	2b02      	cmp	r3, #2
 800eb80:	d104      	bne.n	800eb8c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800eb82:	6839      	ldr	r1, [r7, #0]
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 f932 	bl	800edee <USBD_CtlError>
          return;
 800eb8a:	e052      	b.n	800ec32 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800eb8c:	6878      	ldr	r0, [r7, #4]
 800eb8e:	f000 f9f7 	bl	800ef80 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800eb92:	e04e      	b.n	800ec32 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800eb94:	6878      	ldr	r0, [r7, #4]
 800eb96:	f000 f9f3 	bl	800ef80 <USBD_CtlSendStatus>
      break;
 800eb9a:	e04a      	b.n	800ec32 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800eb9c:	4b26      	ldr	r3, [pc, #152]	; (800ec38 <USBD_SetConfig+0x118>)
 800eb9e:	781b      	ldrb	r3, [r3, #0]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d112      	bne.n	800ebca <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2202      	movs	r2, #2
 800eba8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800ebac:	4b22      	ldr	r3, [pc, #136]	; (800ec38 <USBD_SetConfig+0x118>)
 800ebae:	781b      	ldrb	r3, [r3, #0]
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800ebb6:	4b20      	ldr	r3, [pc, #128]	; (800ec38 <USBD_SetConfig+0x118>)
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	4619      	mov	r1, r3
 800ebbc:	6878      	ldr	r0, [r7, #4]
 800ebbe:	f7ff fa26 	bl	800e00e <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800ebc2:	6878      	ldr	r0, [r7, #4]
 800ebc4:	f000 f9dc 	bl	800ef80 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800ebc8:	e033      	b.n	800ec32 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800ebca:	4b1b      	ldr	r3, [pc, #108]	; (800ec38 <USBD_SetConfig+0x118>)
 800ebcc:	781b      	ldrb	r3, [r3, #0]
 800ebce:	461a      	mov	r2, r3
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	685b      	ldr	r3, [r3, #4]
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	d01d      	beq.n	800ec14 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	685b      	ldr	r3, [r3, #4]
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	4619      	mov	r1, r3
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f7ff fa14 	bl	800e00e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ebe6:	4b14      	ldr	r3, [pc, #80]	; (800ec38 <USBD_SetConfig+0x118>)
 800ebe8:	781b      	ldrb	r3, [r3, #0]
 800ebea:	461a      	mov	r2, r3
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ebf0:	4b11      	ldr	r3, [pc, #68]	; (800ec38 <USBD_SetConfig+0x118>)
 800ebf2:	781b      	ldrb	r3, [r3, #0]
 800ebf4:	4619      	mov	r1, r3
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f7ff f9ea 	bl	800dfd0 <USBD_SetClassConfig>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	2b02      	cmp	r3, #2
 800ec00:	d104      	bne.n	800ec0c <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800ec02:	6839      	ldr	r1, [r7, #0]
 800ec04:	6878      	ldr	r0, [r7, #4]
 800ec06:	f000 f8f2 	bl	800edee <USBD_CtlError>
          return;
 800ec0a:	e012      	b.n	800ec32 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800ec0c:	6878      	ldr	r0, [r7, #4]
 800ec0e:	f000 f9b7 	bl	800ef80 <USBD_CtlSendStatus>
      break;
 800ec12:	e00e      	b.n	800ec32 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f000 f9b3 	bl	800ef80 <USBD_CtlSendStatus>
      break;
 800ec1a:	e00a      	b.n	800ec32 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800ec1c:	6839      	ldr	r1, [r7, #0]
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f000 f8e5 	bl	800edee <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800ec24:	4b04      	ldr	r3, [pc, #16]	; (800ec38 <USBD_SetConfig+0x118>)
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	4619      	mov	r1, r3
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f7ff f9ef 	bl	800e00e <USBD_ClrClassConfig>
      break;
 800ec30:	bf00      	nop
    }
  }
}
 800ec32:	3708      	adds	r7, #8
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}
 800ec38:	20001484 	.word	0x20001484

0800ec3c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	88db      	ldrh	r3, [r3, #6]
 800ec4a:	2b01      	cmp	r3, #1
 800ec4c:	d004      	beq.n	800ec58 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800ec4e:	6839      	ldr	r1, [r7, #0]
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f000 f8cc 	bl	800edee <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800ec56:	e021      	b.n	800ec9c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	db17      	blt.n	800ec92 <USBD_GetConfig+0x56>
 800ec62:	2b02      	cmp	r3, #2
 800ec64:	dd02      	ble.n	800ec6c <USBD_GetConfig+0x30>
 800ec66:	2b03      	cmp	r3, #3
 800ec68:	d00b      	beq.n	800ec82 <USBD_GetConfig+0x46>
 800ec6a:	e012      	b.n	800ec92 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2200      	movs	r2, #0
 800ec70:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	3308      	adds	r3, #8
 800ec76:	2201      	movs	r2, #1
 800ec78:	4619      	mov	r1, r3
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f000 f922 	bl	800eec4 <USBD_CtlSendData>
      break;
 800ec80:	e00c      	b.n	800ec9c <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	3304      	adds	r3, #4
 800ec86:	2201      	movs	r2, #1
 800ec88:	4619      	mov	r1, r3
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f000 f91a 	bl	800eec4 <USBD_CtlSendData>
      break;
 800ec90:	e004      	b.n	800ec9c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800ec92:	6839      	ldr	r1, [r7, #0]
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f000 f8aa 	bl	800edee <USBD_CtlError>
      break;
 800ec9a:	bf00      	nop
}
 800ec9c:	bf00      	nop
 800ec9e:	3708      	adds	r7, #8
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}

0800eca4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b082      	sub	sp, #8
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
 800ecac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ecb4:	3b01      	subs	r3, #1
 800ecb6:	2b02      	cmp	r3, #2
 800ecb8:	d81e      	bhi.n	800ecf8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	88db      	ldrh	r3, [r3, #6]
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	d004      	beq.n	800eccc <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800ecc2:	6839      	ldr	r1, [r7, #0]
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f000 f892 	bl	800edee <USBD_CtlError>
      break;
 800ecca:	e01a      	b.n	800ed02 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2201      	movs	r2, #1
 800ecd0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d005      	beq.n	800ece8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	68db      	ldr	r3, [r3, #12]
 800ece0:	f043 0202 	orr.w	r2, r3, #2
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	330c      	adds	r3, #12
 800ecec:	2202      	movs	r2, #2
 800ecee:	4619      	mov	r1, r3
 800ecf0:	6878      	ldr	r0, [r7, #4]
 800ecf2:	f000 f8e7 	bl	800eec4 <USBD_CtlSendData>
    break;
 800ecf6:	e004      	b.n	800ed02 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800ecf8:	6839      	ldr	r1, [r7, #0]
 800ecfa:	6878      	ldr	r0, [r7, #4]
 800ecfc:	f000 f877 	bl	800edee <USBD_CtlError>
    break;
 800ed00:	bf00      	nop
  }
}
 800ed02:	bf00      	nop
 800ed04:	3708      	adds	r7, #8
 800ed06:	46bd      	mov	sp, r7
 800ed08:	bd80      	pop	{r7, pc}

0800ed0a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ed0a:	b580      	push	{r7, lr}
 800ed0c:	b082      	sub	sp, #8
 800ed0e:	af00      	add	r7, sp, #0
 800ed10:	6078      	str	r0, [r7, #4]
 800ed12:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	885b      	ldrh	r3, [r3, #2]
 800ed18:	2b01      	cmp	r3, #1
 800ed1a:	d106      	bne.n	800ed2a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	2201      	movs	r2, #1
 800ed20:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800ed24:	6878      	ldr	r0, [r7, #4]
 800ed26:	f000 f92b 	bl	800ef80 <USBD_CtlSendStatus>
  }

}
 800ed2a:	bf00      	nop
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ed32:	b580      	push	{r7, lr}
 800ed34:	b082      	sub	sp, #8
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
 800ed3a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ed42:	3b01      	subs	r3, #1
 800ed44:	2b02      	cmp	r3, #2
 800ed46:	d80b      	bhi.n	800ed60 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	885b      	ldrh	r3, [r3, #2]
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d10c      	bne.n	800ed6a <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	2200      	movs	r2, #0
 800ed54:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 f911 	bl	800ef80 <USBD_CtlSendStatus>
    }
    break;
 800ed5e:	e004      	b.n	800ed6a <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800ed60:	6839      	ldr	r1, [r7, #0]
 800ed62:	6878      	ldr	r0, [r7, #4]
 800ed64:	f000 f843 	bl	800edee <USBD_CtlError>
    break;
 800ed68:	e000      	b.n	800ed6c <USBD_ClrFeature+0x3a>
    break;
 800ed6a:	bf00      	nop
  }
}
 800ed6c:	bf00      	nop
 800ed6e:	3708      	adds	r7, #8
 800ed70:	46bd      	mov	sp, r7
 800ed72:	bd80      	pop	{r7, pc}

0800ed74 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ed74:	b480      	push	{r7}
 800ed76:	b083      	sub	sp, #12
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	781a      	ldrb	r2, [r3, #0]
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800ed86:	683b      	ldr	r3, [r7, #0]
 800ed88:	785a      	ldrb	r2, [r3, #1]
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	3302      	adds	r3, #2
 800ed92:	781b      	ldrb	r3, [r3, #0]
 800ed94:	b29a      	uxth	r2, r3
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	3303      	adds	r3, #3
 800ed9a:	781b      	ldrb	r3, [r3, #0]
 800ed9c:	b29b      	uxth	r3, r3
 800ed9e:	021b      	lsls	r3, r3, #8
 800eda0:	b29b      	uxth	r3, r3
 800eda2:	4413      	add	r3, r2
 800eda4:	b29a      	uxth	r2, r3
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	3304      	adds	r3, #4
 800edae:	781b      	ldrb	r3, [r3, #0]
 800edb0:	b29a      	uxth	r2, r3
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	3305      	adds	r3, #5
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	b29b      	uxth	r3, r3
 800edba:	021b      	lsls	r3, r3, #8
 800edbc:	b29b      	uxth	r3, r3
 800edbe:	4413      	add	r3, r2
 800edc0:	b29a      	uxth	r2, r3
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	3306      	adds	r3, #6
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	b29a      	uxth	r2, r3
 800edce:	683b      	ldr	r3, [r7, #0]
 800edd0:	3307      	adds	r3, #7
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	b29b      	uxth	r3, r3
 800edd6:	021b      	lsls	r3, r3, #8
 800edd8:	b29b      	uxth	r3, r3
 800edda:	4413      	add	r3, r2
 800eddc:	b29a      	uxth	r2, r3
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	80da      	strh	r2, [r3, #6]

}
 800ede2:	bf00      	nop
 800ede4:	370c      	adds	r7, #12
 800ede6:	46bd      	mov	sp, r7
 800ede8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edec:	4770      	bx	lr

0800edee <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800edee:	b580      	push	{r7, lr}
 800edf0:	b082      	sub	sp, #8
 800edf2:	af00      	add	r7, sp, #0
 800edf4:	6078      	str	r0, [r7, #4]
 800edf6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800edf8:	2180      	movs	r1, #128	; 0x80
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	f003 feb0 	bl	8012b60 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800ee00:	2100      	movs	r1, #0
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f003 feac 	bl	8012b60 <USBD_LL_StallEP>
}
 800ee08:	bf00      	nop
 800ee0a:	3708      	adds	r7, #8
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}

0800ee10 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b086      	sub	sp, #24
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	60f8      	str	r0, [r7, #12]
 800ee18:	60b9      	str	r1, [r7, #8]
 800ee1a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d032      	beq.n	800ee8c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ee26:	68f8      	ldr	r0, [r7, #12]
 800ee28:	f000 f834 	bl	800ee94 <USBD_GetLen>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	3301      	adds	r3, #1
 800ee30:	b29b      	uxth	r3, r3
 800ee32:	005b      	lsls	r3, r3, #1
 800ee34:	b29a      	uxth	r2, r3
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ee3a:	7dfb      	ldrb	r3, [r7, #23]
 800ee3c:	1c5a      	adds	r2, r3, #1
 800ee3e:	75fa      	strb	r2, [r7, #23]
 800ee40:	461a      	mov	r2, r3
 800ee42:	68bb      	ldr	r3, [r7, #8]
 800ee44:	4413      	add	r3, r2
 800ee46:	687a      	ldr	r2, [r7, #4]
 800ee48:	7812      	ldrb	r2, [r2, #0]
 800ee4a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ee4c:	7dfb      	ldrb	r3, [r7, #23]
 800ee4e:	1c5a      	adds	r2, r3, #1
 800ee50:	75fa      	strb	r2, [r7, #23]
 800ee52:	461a      	mov	r2, r3
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	4413      	add	r3, r2
 800ee58:	2203      	movs	r2, #3
 800ee5a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ee5c:	e012      	b.n	800ee84 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	1c5a      	adds	r2, r3, #1
 800ee62:	60fa      	str	r2, [r7, #12]
 800ee64:	7dfa      	ldrb	r2, [r7, #23]
 800ee66:	1c51      	adds	r1, r2, #1
 800ee68:	75f9      	strb	r1, [r7, #23]
 800ee6a:	4611      	mov	r1, r2
 800ee6c:	68ba      	ldr	r2, [r7, #8]
 800ee6e:	440a      	add	r2, r1
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ee74:	7dfb      	ldrb	r3, [r7, #23]
 800ee76:	1c5a      	adds	r2, r3, #1
 800ee78:	75fa      	strb	r2, [r7, #23]
 800ee7a:	461a      	mov	r2, r3
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	4413      	add	r3, r2
 800ee80:	2200      	movs	r2, #0
 800ee82:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	781b      	ldrb	r3, [r3, #0]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d1e8      	bne.n	800ee5e <USBD_GetString+0x4e>
    }
  }
}
 800ee8c:	bf00      	nop
 800ee8e:	3718      	adds	r7, #24
 800ee90:	46bd      	mov	sp, r7
 800ee92:	bd80      	pop	{r7, pc}

0800ee94 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ee94:	b480      	push	{r7}
 800ee96:	b085      	sub	sp, #20
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800ee9c:	2300      	movs	r3, #0
 800ee9e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800eea0:	e005      	b.n	800eeae <USBD_GetLen+0x1a>
    {
        len++;
 800eea2:	7bfb      	ldrb	r3, [r7, #15]
 800eea4:	3301      	adds	r3, #1
 800eea6:	73fb      	strb	r3, [r7, #15]
        buf++;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	3301      	adds	r3, #1
 800eeac:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	781b      	ldrb	r3, [r3, #0]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d1f5      	bne.n	800eea2 <USBD_GetLen+0xe>
    }

    return len;
 800eeb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeb8:	4618      	mov	r0, r3
 800eeba:	3714      	adds	r7, #20
 800eebc:	46bd      	mov	sp, r7
 800eebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec2:	4770      	bx	lr

0800eec4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b084      	sub	sp, #16
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	60f8      	str	r0, [r7, #12]
 800eecc:	60b9      	str	r1, [r7, #8]
 800eece:	4613      	mov	r3, r2
 800eed0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	2202      	movs	r2, #2
 800eed6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800eeda:	88fa      	ldrh	r2, [r7, #6]
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800eee0:	88fa      	ldrh	r2, [r7, #6]
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800eee6:	88fb      	ldrh	r3, [r7, #6]
 800eee8:	68ba      	ldr	r2, [r7, #8]
 800eeea:	2100      	movs	r1, #0
 800eeec:	68f8      	ldr	r0, [r7, #12]
 800eeee:	f003 fec0 	bl	8012c72 <USBD_LL_Transmit>

  return USBD_OK;
 800eef2:	2300      	movs	r3, #0
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3710      	adds	r7, #16
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bd80      	pop	{r7, pc}

0800eefc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b084      	sub	sp, #16
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	60f8      	str	r0, [r7, #12]
 800ef04:	60b9      	str	r1, [r7, #8]
 800ef06:	4613      	mov	r3, r2
 800ef08:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800ef0a:	88fb      	ldrh	r3, [r7, #6]
 800ef0c:	68ba      	ldr	r2, [r7, #8]
 800ef0e:	2100      	movs	r1, #0
 800ef10:	68f8      	ldr	r0, [r7, #12]
 800ef12:	f003 feae 	bl	8012c72 <USBD_LL_Transmit>

  return USBD_OK;
 800ef16:	2300      	movs	r3, #0
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	3710      	adds	r7, #16
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}

0800ef20 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b084      	sub	sp, #16
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	60f8      	str	r0, [r7, #12]
 800ef28:	60b9      	str	r1, [r7, #8]
 800ef2a:	4613      	mov	r3, r2
 800ef2c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	2203      	movs	r2, #3
 800ef32:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800ef36:	88fa      	ldrh	r2, [r7, #6]
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800ef3e:	88fa      	ldrh	r2, [r7, #6]
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800ef46:	88fb      	ldrh	r3, [r7, #6]
 800ef48:	68ba      	ldr	r2, [r7, #8]
 800ef4a:	2100      	movs	r1, #0
 800ef4c:	68f8      	ldr	r0, [r7, #12]
 800ef4e:	f003 feb3 	bl	8012cb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef52:	2300      	movs	r3, #0
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3710      	adds	r7, #16
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}

0800ef5c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b084      	sub	sp, #16
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	60f8      	str	r0, [r7, #12]
 800ef64:	60b9      	str	r1, [r7, #8]
 800ef66:	4613      	mov	r3, r2
 800ef68:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ef6a:	88fb      	ldrh	r3, [r7, #6]
 800ef6c:	68ba      	ldr	r2, [r7, #8]
 800ef6e:	2100      	movs	r1, #0
 800ef70:	68f8      	ldr	r0, [r7, #12]
 800ef72:	f003 fea1 	bl	8012cb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef76:	2300      	movs	r3, #0
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3710      	adds	r7, #16
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b082      	sub	sp, #8
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2204      	movs	r2, #4
 800ef8c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ef90:	2300      	movs	r3, #0
 800ef92:	2200      	movs	r2, #0
 800ef94:	2100      	movs	r1, #0
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f003 fe6b 	bl	8012c72 <USBD_LL_Transmit>

  return USBD_OK;
 800ef9c:	2300      	movs	r3, #0
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3708      	adds	r7, #8
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}

0800efa6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800efa6:	b580      	push	{r7, lr}
 800efa8:	b082      	sub	sp, #8
 800efaa:	af00      	add	r7, sp, #0
 800efac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	2205      	movs	r2, #5
 800efb2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800efb6:	2300      	movs	r3, #0
 800efb8:	2200      	movs	r2, #0
 800efba:	2100      	movs	r1, #0
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f003 fe7b 	bl	8012cb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800efc2:	2300      	movs	r3, #0
}
 800efc4:	4618      	mov	r0, r3
 800efc6:	3708      	adds	r7, #8
 800efc8:	46bd      	mov	sp, r7
 800efca:	bd80      	pop	{r7, pc}

0800efcc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800efcc:	b480      	push	{r7}
 800efce:	b085      	sub	sp, #20
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	4603      	mov	r3, r0
 800efd4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800efd6:	2300      	movs	r3, #0
 800efd8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800efda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800efde:	2b84      	cmp	r3, #132	; 0x84
 800efe0:	d005      	beq.n	800efee <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800efe2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	4413      	add	r3, r2
 800efea:	3303      	adds	r3, #3
 800efec:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800efee:	68fb      	ldr	r3, [r7, #12]
}
 800eff0:	4618      	mov	r0, r3
 800eff2:	3714      	adds	r7, #20
 800eff4:	46bd      	mov	sp, r7
 800eff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800effa:	4770      	bx	lr

0800effc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800effc:	b480      	push	{r7}
 800effe:	b083      	sub	sp, #12
 800f000:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f002:	f3ef 8305 	mrs	r3, IPSR
 800f006:	607b      	str	r3, [r7, #4]
  return(result);
 800f008:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	bf14      	ite	ne
 800f00e:	2301      	movne	r3, #1
 800f010:	2300      	moveq	r3, #0
 800f012:	b2db      	uxtb	r3, r3
}
 800f014:	4618      	mov	r0, r3
 800f016:	370c      	adds	r7, #12
 800f018:	46bd      	mov	sp, r7
 800f01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01e:	4770      	bx	lr

0800f020 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f024:	f001 fd56 	bl	8010ad4 <vTaskStartScheduler>
  
  return osOK;
 800f028:	2300      	movs	r3, #0
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	bd80      	pop	{r7, pc}

0800f02e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f02e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f030:	b089      	sub	sp, #36	; 0x24
 800f032:	af04      	add	r7, sp, #16
 800f034:	6078      	str	r0, [r7, #4]
 800f036:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	695b      	ldr	r3, [r3, #20]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d020      	beq.n	800f082 <osThreadCreate+0x54>
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	699b      	ldr	r3, [r3, #24]
 800f044:	2b00      	cmp	r3, #0
 800f046:	d01c      	beq.n	800f082 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	685c      	ldr	r4, [r3, #4]
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681d      	ldr	r5, [r3, #0]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	691e      	ldr	r6, [r3, #16]
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f05a:	4618      	mov	r0, r3
 800f05c:	f7ff ffb6 	bl	800efcc <makeFreeRtosPriority>
 800f060:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	695b      	ldr	r3, [r3, #20]
 800f066:	687a      	ldr	r2, [r7, #4]
 800f068:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f06a:	9202      	str	r2, [sp, #8]
 800f06c:	9301      	str	r3, [sp, #4]
 800f06e:	9100      	str	r1, [sp, #0]
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	4632      	mov	r2, r6
 800f074:	4629      	mov	r1, r5
 800f076:	4620      	mov	r0, r4
 800f078:	f001 fb71 	bl	801075e <xTaskCreateStatic>
 800f07c:	4603      	mov	r3, r0
 800f07e:	60fb      	str	r3, [r7, #12]
 800f080:	e01c      	b.n	800f0bc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	685c      	ldr	r4, [r3, #4]
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f08e:	b29e      	uxth	r6, r3
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f096:	4618      	mov	r0, r3
 800f098:	f7ff ff98 	bl	800efcc <makeFreeRtosPriority>
 800f09c:	4602      	mov	r2, r0
 800f09e:	f107 030c 	add.w	r3, r7, #12
 800f0a2:	9301      	str	r3, [sp, #4]
 800f0a4:	9200      	str	r2, [sp, #0]
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	4632      	mov	r2, r6
 800f0aa:	4629      	mov	r1, r5
 800f0ac:	4620      	mov	r0, r4
 800f0ae:	f001 fbaf 	bl	8010810 <xTaskCreate>
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	2b01      	cmp	r3, #1
 800f0b6:	d001      	beq.n	800f0bc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	e000      	b.n	800f0be <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
}
 800f0be:	4618      	mov	r0, r3
 800f0c0:	3714      	adds	r7, #20
 800f0c2:	46bd      	mov	sp, r7
 800f0c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f0c6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f0c6:	b580      	push	{r7, lr}
 800f0c8:	b084      	sub	sp, #16
 800f0ca:	af00      	add	r7, sp, #0
 800f0cc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d001      	beq.n	800f0dc <osDelay+0x16>
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	e000      	b.n	800f0de <osDelay+0x18>
 800f0dc:	2301      	movs	r3, #1
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f001 fcc4 	bl	8010a6c <vTaskDelay>
  
  return osOK;
 800f0e4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	3710      	adds	r7, #16
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	bd80      	pop	{r7, pc}
	...

0800f0f0 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b086      	sub	sp, #24
 800f0f4:	af02      	add	r7, sp, #8
 800f0f6:	6078      	str	r0, [r7, #4]
 800f0f8:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 800f0fe:	2300      	movs	r3, #0
 800f100:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800f102:	f7ff ff7b 	bl	800effc <inHandlerMode>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d01c      	beq.n	800f146 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 800f10c:	6839      	ldr	r1, [r7, #0]
 800f10e:	f107 0208 	add.w	r2, r7, #8
 800f112:	f107 030c 	add.w	r3, r7, #12
 800f116:	9300      	str	r3, [sp, #0]
 800f118:	4613      	mov	r3, r2
 800f11a:	2201      	movs	r2, #1
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f002 fbab 	bl	8011878 <xTaskGenericNotifyFromISR>
 800f122:	4603      	mov	r3, r0
 800f124:	2b01      	cmp	r3, #1
 800f126:	d002      	beq.n	800f12e <osSignalSet+0x3e>
      return 0x80000000;
 800f128:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f12c:	e019      	b.n	800f162 <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d015      	beq.n	800f160 <osSignalSet+0x70>
 800f134:	4b0d      	ldr	r3, [pc, #52]	; (800f16c <osSignalSet+0x7c>)
 800f136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f13a:	601a      	str	r2, [r3, #0]
 800f13c:	f3bf 8f4f 	dsb	sy
 800f140:	f3bf 8f6f 	isb	sy
 800f144:	e00c      	b.n	800f160 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 800f146:	6839      	ldr	r1, [r7, #0]
 800f148:	f107 0308 	add.w	r3, r7, #8
 800f14c:	2201      	movs	r2, #1
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f002 faf2 	bl	8011738 <xTaskGenericNotify>
 800f154:	4603      	mov	r3, r0
 800f156:	2b01      	cmp	r3, #1
 800f158:	d002      	beq.n	800f160 <osSignalSet+0x70>
    return 0x80000000;
 800f15a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f15e:	e000      	b.n	800f162 <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 800f160:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800f162:	4618      	mov	r0, r3
 800f164:	3710      	adds	r7, #16
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	e000ed04 	.word	0xe000ed04

0800f170 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 800f170:	b590      	push	{r4, r7, lr}
 800f172:	b089      	sub	sp, #36	; 0x24
 800f174:	af00      	add	r7, sp, #0
 800f176:	60f8      	str	r0, [r7, #12]
 800f178:	60b9      	str	r1, [r7, #8]
 800f17a:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 800f17c:	2300      	movs	r3, #0
 800f17e:	617b      	str	r3, [r7, #20]
  ticks = 0;
 800f180:	2300      	movs	r3, #0
 800f182:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f18a:	d103      	bne.n	800f194 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 800f18c:	f04f 33ff 	mov.w	r3, #4294967295
 800f190:	61fb      	str	r3, [r7, #28]
 800f192:	e009      	b.n	800f1a8 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d006      	beq.n	800f1a8 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800f19e:	69fb      	ldr	r3, [r7, #28]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d101      	bne.n	800f1a8 <osSignalWait+0x38>
      ticks = 1;
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 800f1a8:	f7ff ff28 	bl	800effc <inHandlerMode>
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d002      	beq.n	800f1b8 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800f1b2:	2382      	movs	r3, #130	; 0x82
 800f1b4:	613b      	str	r3, [r7, #16]
 800f1b6:	e01b      	b.n	800f1f0 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 800f1b8:	68b9      	ldr	r1, [r7, #8]
 800f1ba:	f107 0310 	add.w	r3, r7, #16
 800f1be:	1d1a      	adds	r2, r3, #4
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	2000      	movs	r0, #0
 800f1c4:	f002 fa5e 	bl	8011684 <xTaskNotifyWait>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	2b01      	cmp	r3, #1
 800f1cc:	d008      	beq.n	800f1e0 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 800f1ce:	69fb      	ldr	r3, [r7, #28]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d102      	bne.n	800f1da <osSignalWait+0x6a>
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	613b      	str	r3, [r7, #16]
 800f1d8:	e00a      	b.n	800f1f0 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 800f1da:	2340      	movs	r3, #64	; 0x40
 800f1dc:	613b      	str	r3, [r7, #16]
 800f1de:	e007      	b.n	800f1f0 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 800f1e0:	697b      	ldr	r3, [r7, #20]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	da02      	bge.n	800f1ec <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 800f1e6:	2386      	movs	r3, #134	; 0x86
 800f1e8:	613b      	str	r3, [r7, #16]
 800f1ea:	e001      	b.n	800f1f0 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 800f1ec:	2308      	movs	r3, #8
 800f1ee:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	461c      	mov	r4, r3
 800f1f4:	f107 0310 	add.w	r3, r7, #16
 800f1f8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f1fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f200:	68f8      	ldr	r0, [r7, #12]
 800f202:	3724      	adds	r7, #36	; 0x24
 800f204:	46bd      	mov	sp, r7
 800f206:	bd90      	pop	{r4, r7, pc}

0800f208 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b082      	sub	sp, #8
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	685b      	ldr	r3, [r3, #4]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d007      	beq.n	800f228 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	685b      	ldr	r3, [r3, #4]
 800f21c:	4619      	mov	r1, r3
 800f21e:	2001      	movs	r0, #1
 800f220:	f000 fce0 	bl	800fbe4 <xQueueCreateMutexStatic>
 800f224:	4603      	mov	r3, r0
 800f226:	e003      	b.n	800f230 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800f228:	2001      	movs	r0, #1
 800f22a:	f000 fcc3 	bl	800fbb4 <xQueueCreateMutex>
 800f22e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800f230:	4618      	mov	r0, r3
 800f232:	3708      	adds	r7, #8
 800f234:	46bd      	mov	sp, r7
 800f236:	bd80      	pop	{r7, pc}

0800f238 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b084      	sub	sp, #16
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
 800f240:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f242:	2300      	movs	r3, #0
 800f244:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d101      	bne.n	800f250 <osMutexWait+0x18>
    return osErrorParameter;
 800f24c:	2380      	movs	r3, #128	; 0x80
 800f24e:	e03a      	b.n	800f2c6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800f250:	2300      	movs	r3, #0
 800f252:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f25a:	d103      	bne.n	800f264 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800f25c:	f04f 33ff 	mov.w	r3, #4294967295
 800f260:	60fb      	str	r3, [r7, #12]
 800f262:	e009      	b.n	800f278 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d006      	beq.n	800f278 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d101      	bne.n	800f278 <osMutexWait+0x40>
      ticks = 1;
 800f274:	2301      	movs	r3, #1
 800f276:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f278:	f7ff fec0 	bl	800effc <inHandlerMode>
 800f27c:	4603      	mov	r3, r0
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d017      	beq.n	800f2b2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f282:	f107 0308 	add.w	r3, r7, #8
 800f286:	461a      	mov	r2, r3
 800f288:	2100      	movs	r1, #0
 800f28a:	6878      	ldr	r0, [r7, #4]
 800f28c:	f001 f8c2 	bl	8010414 <xQueueReceiveFromISR>
 800f290:	4603      	mov	r3, r0
 800f292:	2b01      	cmp	r3, #1
 800f294:	d001      	beq.n	800f29a <osMutexWait+0x62>
      return osErrorOS;
 800f296:	23ff      	movs	r3, #255	; 0xff
 800f298:	e015      	b.n	800f2c6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f29a:	68bb      	ldr	r3, [r7, #8]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d011      	beq.n	800f2c4 <osMutexWait+0x8c>
 800f2a0:	4b0b      	ldr	r3, [pc, #44]	; (800f2d0 <osMutexWait+0x98>)
 800f2a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f2a6:	601a      	str	r2, [r3, #0]
 800f2a8:	f3bf 8f4f 	dsb	sy
 800f2ac:	f3bf 8f6f 	isb	sy
 800f2b0:	e008      	b.n	800f2c4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800f2b2:	68f9      	ldr	r1, [r7, #12]
 800f2b4:	6878      	ldr	r0, [r7, #4]
 800f2b6:	f000 ffa5 	bl	8010204 <xQueueSemaphoreTake>
 800f2ba:	4603      	mov	r3, r0
 800f2bc:	2b01      	cmp	r3, #1
 800f2be:	d001      	beq.n	800f2c4 <osMutexWait+0x8c>
    return osErrorOS;
 800f2c0:	23ff      	movs	r3, #255	; 0xff
 800f2c2:	e000      	b.n	800f2c6 <osMutexWait+0x8e>
  }
  
  return osOK;
 800f2c4:	2300      	movs	r3, #0
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	3710      	adds	r7, #16
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	e000ed04 	.word	0xe000ed04

0800f2d4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b084      	sub	sp, #16
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f2dc:	2300      	movs	r3, #0
 800f2de:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800f2e4:	f7ff fe8a 	bl	800effc <inHandlerMode>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d016      	beq.n	800f31c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f2ee:	f107 0308 	add.w	r3, r7, #8
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	6878      	ldr	r0, [r7, #4]
 800f2f6:	f000 fe1f 	bl	800ff38 <xQueueGiveFromISR>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	2b01      	cmp	r3, #1
 800f2fe:	d001      	beq.n	800f304 <osMutexRelease+0x30>
      return osErrorOS;
 800f300:	23ff      	movs	r3, #255	; 0xff
 800f302:	e017      	b.n	800f334 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d013      	beq.n	800f332 <osMutexRelease+0x5e>
 800f30a:	4b0c      	ldr	r3, [pc, #48]	; (800f33c <osMutexRelease+0x68>)
 800f30c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f310:	601a      	str	r2, [r3, #0]
 800f312:	f3bf 8f4f 	dsb	sy
 800f316:	f3bf 8f6f 	isb	sy
 800f31a:	e00a      	b.n	800f332 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800f31c:	2300      	movs	r3, #0
 800f31e:	2200      	movs	r2, #0
 800f320:	2100      	movs	r1, #0
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f000 fc7a 	bl	800fc1c <xQueueGenericSend>
 800f328:	4603      	mov	r3, r0
 800f32a:	2b01      	cmp	r3, #1
 800f32c:	d001      	beq.n	800f332 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800f32e:	23ff      	movs	r3, #255	; 0xff
 800f330:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800f332:	68fb      	ldr	r3, [r7, #12]
}
 800f334:	4618      	mov	r0, r3
 800f336:	3710      	adds	r7, #16
 800f338:	46bd      	mov	sp, r7
 800f33a:	bd80      	pop	{r7, pc}
 800f33c:	e000ed04 	.word	0xe000ed04

0800f340 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b086      	sub	sp, #24
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	3303      	adds	r3, #3
 800f34e:	f023 0303 	bic.w	r3, r3, #3
 800f352:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800f354:	2014      	movs	r0, #20
 800f356:	f002 fdfb 	bl	8011f50 <pvPortMalloc>
 800f35a:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d046      	beq.n	800f3f0 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681a      	ldr	r2, [r3, #0]
 800f366:	697b      	ldr	r3, [r7, #20]
 800f368:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800f36a:	68fa      	ldr	r2, [r7, #12]
 800f36c:	697b      	ldr	r3, [r7, #20]
 800f36e:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800f370:	697b      	ldr	r3, [r7, #20]
 800f372:	2200      	movs	r2, #0
 800f374:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	4618      	mov	r0, r3
 800f37c:	f002 fde8 	bl	8011f50 <pvPortMalloc>
 800f380:	4602      	mov	r2, r0
 800f382:	697b      	ldr	r3, [r7, #20]
 800f384:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800f386:	697b      	ldr	r3, [r7, #20]
 800f388:	685b      	ldr	r3, [r3, #4]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d02b      	beq.n	800f3e6 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	68fa      	ldr	r2, [r7, #12]
 800f394:	fb02 f303 	mul.w	r3, r2, r3
 800f398:	4618      	mov	r0, r3
 800f39a:	f002 fdd9 	bl	8011f50 <pvPortMalloc>
 800f39e:	4602      	mov	r2, r0
 800f3a0:	697b      	ldr	r3, [r7, #20]
 800f3a2:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d011      	beq.n	800f3d0 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	613b      	str	r3, [r7, #16]
 800f3b0:	e008      	b.n	800f3c4 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	685a      	ldr	r2, [r3, #4]
 800f3b6:	693b      	ldr	r3, [r7, #16]
 800f3b8:	4413      	add	r3, r2
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 800f3be:	693b      	ldr	r3, [r7, #16]
 800f3c0:	3301      	adds	r3, #1
 800f3c2:	613b      	str	r3, [r7, #16]
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	693a      	ldr	r2, [r7, #16]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d3f1      	bcc.n	800f3b2 <osPoolCreate+0x72>
 800f3ce:	e00f      	b.n	800f3f0 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	685b      	ldr	r3, [r3, #4]
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f002 fe7d 	bl	80120d4 <vPortFree>
        vPortFree(thePool);
 800f3da:	6978      	ldr	r0, [r7, #20]
 800f3dc:	f002 fe7a 	bl	80120d4 <vPortFree>
        thePool = NULL;
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	617b      	str	r3, [r7, #20]
 800f3e4:	e004      	b.n	800f3f0 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800f3e6:	6978      	ldr	r0, [r7, #20]
 800f3e8:	f002 fe74 	bl	80120d4 <vPortFree>
      thePool = NULL;
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 800f3f0:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	3718      	adds	r7, #24
 800f3f6:	46bd      	mov	sp, r7
 800f3f8:	bd80      	pop	{r7, pc}

0800f3fa <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800f3fa:	b580      	push	{r7, lr}
 800f3fc:	b08a      	sub	sp, #40	; 0x28
 800f3fe:	af00      	add	r7, sp, #0
 800f400:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800f402:	2300      	movs	r3, #0
 800f404:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 800f406:	2300      	movs	r3, #0
 800f408:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800f40a:	f7ff fdf7 	bl	800effc <inHandlerMode>
 800f40e:	4603      	mov	r3, r0
 800f410:	2b00      	cmp	r3, #0
 800f412:	d00e      	beq.n	800f432 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f414:	f3ef 8211 	mrs	r2, BASEPRI
 800f418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f41c:	f383 8811 	msr	BASEPRI, r3
 800f420:	f3bf 8f6f 	isb	sy
 800f424:	f3bf 8f4f 	dsb	sy
 800f428:	617a      	str	r2, [r7, #20]
 800f42a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f42c:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 800f42e:	627b      	str	r3, [r7, #36]	; 0x24
 800f430:	e001      	b.n	800f436 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800f432:	f002 fc73 	bl	8011d1c <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800f436:	2300      	movs	r3, #0
 800f438:	61fb      	str	r3, [r7, #28]
 800f43a:	e029      	b.n	800f490 <osPoolAlloc+0x96>
    index = pool_id->currentIndex + i;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	691b      	ldr	r3, [r3, #16]
 800f440:	69fa      	ldr	r2, [r7, #28]
 800f442:	4413      	add	r3, r2
 800f444:	61bb      	str	r3, [r7, #24]
    if (index >= pool_id->pool_sz) {
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	689b      	ldr	r3, [r3, #8]
 800f44a:	69ba      	ldr	r2, [r7, #24]
 800f44c:	429a      	cmp	r2, r3
 800f44e:	d301      	bcc.n	800f454 <osPoolAlloc+0x5a>
      index = 0;
 800f450:	2300      	movs	r3, #0
 800f452:	61bb      	str	r3, [r7, #24]
    }
    
    if (pool_id->markers[index] == 0) {
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	685a      	ldr	r2, [r3, #4]
 800f458:	69bb      	ldr	r3, [r7, #24]
 800f45a:	4413      	add	r3, r2
 800f45c:	781b      	ldrb	r3, [r3, #0]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d113      	bne.n	800f48a <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	685a      	ldr	r2, [r3, #4]
 800f466:	69bb      	ldr	r3, [r7, #24]
 800f468:	4413      	add	r3, r2
 800f46a:	2201      	movs	r2, #1
 800f46c:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	4619      	mov	r1, r3
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	68db      	ldr	r3, [r3, #12]
 800f478:	69ba      	ldr	r2, [r7, #24]
 800f47a:	fb02 f303 	mul.w	r3, r2, r3
 800f47e:	440b      	add	r3, r1
 800f480:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	69ba      	ldr	r2, [r7, #24]
 800f486:	611a      	str	r2, [r3, #16]
      break;
 800f488:	e007      	b.n	800f49a <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800f48a:	69fb      	ldr	r3, [r7, #28]
 800f48c:	3301      	adds	r3, #1
 800f48e:	61fb      	str	r3, [r7, #28]
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	689b      	ldr	r3, [r3, #8]
 800f494:	69fa      	ldr	r2, [r7, #28]
 800f496:	429a      	cmp	r2, r3
 800f498:	d3d0      	bcc.n	800f43c <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800f49a:	f7ff fdaf 	bl	800effc <inHandlerMode>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d005      	beq.n	800f4b0 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800f4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4a6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	f383 8811 	msr	BASEPRI, r3
 800f4ae:	e001      	b.n	800f4b4 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 800f4b0:	f002 fc62 	bl	8011d78 <vPortExitCritical>
  }
  
  return p;
 800f4b4:	6a3b      	ldr	r3, [r7, #32]
}
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	3728      	adds	r7, #40	; 0x28
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}

0800f4be <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 800f4be:	b480      	push	{r7}
 800f4c0:	b085      	sub	sp, #20
 800f4c2:	af00      	add	r7, sp, #0
 800f4c4:	6078      	str	r0, [r7, #4]
 800f4c6:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d101      	bne.n	800f4d2 <osPoolFree+0x14>
    return osErrorParameter;
 800f4ce:	2380      	movs	r3, #128	; 0x80
 800f4d0:	e030      	b.n	800f534 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d101      	bne.n	800f4dc <osPoolFree+0x1e>
    return osErrorParameter;
 800f4d8:	2380      	movs	r3, #128	; 0x80
 800f4da:	e02b      	b.n	800f534 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	683a      	ldr	r2, [r7, #0]
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d201      	bcs.n	800f4ea <osPoolFree+0x2c>
    return osErrorParameter;
 800f4e6:	2380      	movs	r3, #128	; 0x80
 800f4e8:	e024      	b.n	800f534 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800f4ea:	683b      	ldr	r3, [r7, #0]
 800f4ec:	687a      	ldr	r2, [r7, #4]
 800f4ee:	6812      	ldr	r2, [r2, #0]
 800f4f0:	1a9b      	subs	r3, r3, r2
 800f4f2:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	68da      	ldr	r2, [r3, #12]
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	fbb3 f1f2 	udiv	r1, r3, r2
 800f4fe:	fb02 f201 	mul.w	r2, r2, r1
 800f502:	1a9b      	subs	r3, r3, r2
 800f504:	2b00      	cmp	r3, #0
 800f506:	d001      	beq.n	800f50c <osPoolFree+0x4e>
    return osErrorParameter;
 800f508:	2380      	movs	r3, #128	; 0x80
 800f50a:	e013      	b.n	800f534 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	68db      	ldr	r3, [r3, #12]
 800f510:	68fa      	ldr	r2, [r7, #12]
 800f512:	fbb2 f3f3 	udiv	r3, r2, r3
 800f516:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	689b      	ldr	r3, [r3, #8]
 800f51c:	68fa      	ldr	r2, [r7, #12]
 800f51e:	429a      	cmp	r2, r3
 800f520:	d301      	bcc.n	800f526 <osPoolFree+0x68>
    return osErrorParameter;
 800f522:	2380      	movs	r3, #128	; 0x80
 800f524:	e006      	b.n	800f534 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	685a      	ldr	r2, [r3, #4]
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	4413      	add	r3, r2
 800f52e:	2200      	movs	r2, #0
 800f530:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800f532:	2300      	movs	r3, #0
}
 800f534:	4618      	mov	r0, r3
 800f536:	3714      	adds	r7, #20
 800f538:	46bd      	mov	sp, r7
 800f53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53e:	4770      	bx	lr

0800f540 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800f540:	b590      	push	{r4, r7, lr}
 800f542:	b087      	sub	sp, #28
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
 800f548:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	60fb      	str	r3, [r7, #12]
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	685b      	ldr	r3, [r3, #4]
 800f554:	613b      	str	r3, [r7, #16]
 800f556:	2300      	movs	r3, #0
 800f558:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	689c      	ldr	r4, [r3, #8]
 800f55e:	200c      	movs	r0, #12
 800f560:	f002 fcf6 	bl	8011f50 <pvPortMalloc>
 800f564:	4603      	mov	r3, r0
 800f566:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	689b      	ldr	r3, [r3, #8]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d101      	bne.n	800f576 <osMailCreate+0x36>
    return NULL;
 800f572:	2300      	movs	r3, #0
 800f574:	e038      	b.n	800f5e8 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	689b      	ldr	r3, [r3, #8]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6818      	ldr	r0, [r3, #0]
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	689b      	ldr	r3, [r3, #8]
 800f588:	681c      	ldr	r4, [r3, #0]
 800f58a:	2200      	movs	r2, #0
 800f58c:	2104      	movs	r1, #4
 800f58e:	f000 fa9b 	bl	800fac8 <xQueueGenericCreate>
 800f592:	4603      	mov	r3, r0
 800f594:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	689b      	ldr	r3, [r3, #8]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	685b      	ldr	r3, [r3, #4]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d107      	bne.n	800f5b2 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	689b      	ldr	r3, [r3, #8]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	f002 fd93 	bl	80120d4 <vPortFree>
    return NULL;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	e01a      	b.n	800f5e8 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	689b      	ldr	r3, [r3, #8]
 800f5b6:	681c      	ldr	r4, [r3, #0]
 800f5b8:	f107 030c 	add.w	r3, r7, #12
 800f5bc:	4618      	mov	r0, r3
 800f5be:	f7ff febf 	bl	800f340 <osPoolCreate>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	689b      	ldr	r3, [r3, #8]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	689b      	ldr	r3, [r3, #8]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d107      	bne.n	800f5e2 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	689b      	ldr	r3, [r3, #8]
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	4618      	mov	r0, r3
 800f5da:	f002 fd7b 	bl	80120d4 <vPortFree>
    return NULL;
 800f5de:	2300      	movs	r3, #0
 800f5e0:	e002      	b.n	800f5e8 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	689b      	ldr	r3, [r3, #8]
 800f5e6:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	371c      	adds	r7, #28
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	bd90      	pop	{r4, r7, pc}

0800f5f0 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b084      	sub	sp, #16
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
 800f5f8:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d101      	bne.n	800f604 <osMailAlloc+0x14>
    return NULL;
 800f600:	2300      	movs	r3, #0
 800f602:	e006      	b.n	800f612 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	689b      	ldr	r3, [r3, #8]
 800f608:	4618      	mov	r0, r3
 800f60a:	f7ff fef6 	bl	800f3fa <osPoolAlloc>
 800f60e:	60f8      	str	r0, [r7, #12]
  
  return p;
 800f610:	68fb      	ldr	r3, [r7, #12]
}
 800f612:	4618      	mov	r0, r3
 800f614:	3710      	adds	r7, #16
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
	...

0800f61c <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b084      	sub	sp, #16
 800f620:	af00      	add	r7, sp, #0
 800f622:	6078      	str	r0, [r7, #4]
 800f624:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d101      	bne.n	800f630 <osMailPut+0x14>
    return osErrorParameter;
 800f62c:	2380      	movs	r3, #128	; 0x80
 800f62e:	e02c      	b.n	800f68a <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 800f630:	2300      	movs	r3, #0
 800f632:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800f634:	f7ff fce2 	bl	800effc <inHandlerMode>
 800f638:	4603      	mov	r3, r0
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d018      	beq.n	800f670 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	6858      	ldr	r0, [r3, #4]
 800f642:	f107 020c 	add.w	r2, r7, #12
 800f646:	4639      	mov	r1, r7
 800f648:	2300      	movs	r3, #0
 800f64a:	f000 fbe1 	bl	800fe10 <xQueueGenericSendFromISR>
 800f64e:	4603      	mov	r3, r0
 800f650:	2b01      	cmp	r3, #1
 800f652:	d001      	beq.n	800f658 <osMailPut+0x3c>
      return osErrorOS;
 800f654:	23ff      	movs	r3, #255	; 0xff
 800f656:	e018      	b.n	800f68a <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d014      	beq.n	800f688 <osMailPut+0x6c>
 800f65e:	4b0d      	ldr	r3, [pc, #52]	; (800f694 <osMailPut+0x78>)
 800f660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f664:	601a      	str	r2, [r3, #0]
 800f666:	f3bf 8f4f 	dsb	sy
 800f66a:	f3bf 8f6f 	isb	sy
 800f66e:	e00b      	b.n	800f688 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	6858      	ldr	r0, [r3, #4]
 800f674:	4639      	mov	r1, r7
 800f676:	2300      	movs	r3, #0
 800f678:	2200      	movs	r2, #0
 800f67a:	f000 facf 	bl	800fc1c <xQueueGenericSend>
 800f67e:	4603      	mov	r3, r0
 800f680:	2b01      	cmp	r3, #1
 800f682:	d001      	beq.n	800f688 <osMailPut+0x6c>
      return osErrorOS;
 800f684:	23ff      	movs	r3, #255	; 0xff
 800f686:	e000      	b.n	800f68a <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800f688:	2300      	movs	r3, #0
}
 800f68a:	4618      	mov	r0, r3
 800f68c:	3710      	adds	r7, #16
 800f68e:	46bd      	mov	sp, r7
 800f690:	bd80      	pop	{r7, pc}
 800f692:	bf00      	nop
 800f694:	e000ed04 	.word	0xe000ed04

0800f698 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800f698:	b590      	push	{r4, r7, lr}
 800f69a:	b08b      	sub	sp, #44	; 0x2c
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	60f8      	str	r0, [r7, #12]
 800f6a0:	60b9      	str	r1, [r7, #8]
 800f6a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800f6a4:	68bb      	ldr	r3, [r7, #8]
 800f6a6:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d10a      	bne.n	800f6c4 <osMailGet+0x2c>
    event.status = osErrorParameter;
 800f6ae:	2380      	movs	r3, #128	; 0x80
 800f6b0:	617b      	str	r3, [r7, #20]
    return event;
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	461c      	mov	r4, r3
 800f6b6:	f107 0314 	add.w	r3, r7, #20
 800f6ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f6c2:	e056      	b.n	800f772 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f6c4:	2300      	movs	r3, #0
 800f6c6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6d2:	d103      	bne.n	800f6dc <osMailGet+0x44>
    ticks = portMAX_DELAY;
 800f6d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f6d8:	627b      	str	r3, [r7, #36]	; 0x24
 800f6da:	e009      	b.n	800f6f0 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d006      	beq.n	800f6f0 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800f6e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d101      	bne.n	800f6f0 <osMailGet+0x58>
      ticks = 1;
 800f6ec:	2301      	movs	r3, #1
 800f6ee:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f6f0:	f7ff fc84 	bl	800effc <inHandlerMode>
 800f6f4:	4603      	mov	r3, r0
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d01d      	beq.n	800f736 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800f6fa:	68bb      	ldr	r3, [r7, #8]
 800f6fc:	6858      	ldr	r0, [r3, #4]
 800f6fe:	f107 0220 	add.w	r2, r7, #32
 800f702:	f107 0314 	add.w	r3, r7, #20
 800f706:	3304      	adds	r3, #4
 800f708:	4619      	mov	r1, r3
 800f70a:	f000 fe83 	bl	8010414 <xQueueReceiveFromISR>
 800f70e:	4603      	mov	r3, r0
 800f710:	2b01      	cmp	r3, #1
 800f712:	d102      	bne.n	800f71a <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 800f714:	2320      	movs	r3, #32
 800f716:	617b      	str	r3, [r7, #20]
 800f718:	e001      	b.n	800f71e <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800f71a:	2300      	movs	r3, #0
 800f71c:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f71e:	6a3b      	ldr	r3, [r7, #32]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d01e      	beq.n	800f762 <osMailGet+0xca>
 800f724:	4b15      	ldr	r3, [pc, #84]	; (800f77c <osMailGet+0xe4>)
 800f726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f72a:	601a      	str	r2, [r3, #0]
 800f72c:	f3bf 8f4f 	dsb	sy
 800f730:	f3bf 8f6f 	isb	sy
 800f734:	e015      	b.n	800f762 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800f736:	68bb      	ldr	r3, [r7, #8]
 800f738:	6858      	ldr	r0, [r3, #4]
 800f73a:	f107 0314 	add.w	r3, r7, #20
 800f73e:	3304      	adds	r3, #4
 800f740:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f742:	4619      	mov	r1, r3
 800f744:	f000 fc82 	bl	801004c <xQueueReceive>
 800f748:	4603      	mov	r3, r0
 800f74a:	2b01      	cmp	r3, #1
 800f74c:	d102      	bne.n	800f754 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 800f74e:	2320      	movs	r3, #32
 800f750:	617b      	str	r3, [r7, #20]
 800f752:	e006      	b.n	800f762 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f756:	2b00      	cmp	r3, #0
 800f758:	d101      	bne.n	800f75e <osMailGet+0xc6>
 800f75a:	2300      	movs	r3, #0
 800f75c:	e000      	b.n	800f760 <osMailGet+0xc8>
 800f75e:	2340      	movs	r3, #64	; 0x40
 800f760:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	461c      	mov	r4, r3
 800f766:	f107 0314 	add.w	r3, r7, #20
 800f76a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f76e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f772:	68f8      	ldr	r0, [r7, #12]
 800f774:	372c      	adds	r7, #44	; 0x2c
 800f776:	46bd      	mov	sp, r7
 800f778:	bd90      	pop	{r4, r7, pc}
 800f77a:	bf00      	nop
 800f77c:	e000ed04 	.word	0xe000ed04

0800f780 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b082      	sub	sp, #8
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
 800f788:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d101      	bne.n	800f794 <osMailFree+0x14>
    return osErrorParameter;
 800f790:	2380      	movs	r3, #128	; 0x80
 800f792:	e006      	b.n	800f7a2 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	689b      	ldr	r3, [r3, #8]
 800f798:	6839      	ldr	r1, [r7, #0]
 800f79a:	4618      	mov	r0, r3
 800f79c:	f7ff fe8f 	bl	800f4be <osPoolFree>
 800f7a0:	4603      	mov	r3, r0
}
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	3708      	adds	r7, #8
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	bd80      	pop	{r7, pc}

0800f7aa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f7aa:	b480      	push	{r7}
 800f7ac:	b083      	sub	sp, #12
 800f7ae:	af00      	add	r7, sp, #0
 800f7b0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f103 0208 	add.w	r2, r3, #8
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	f04f 32ff 	mov.w	r2, #4294967295
 800f7c2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	f103 0208 	add.w	r2, r3, #8
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	f103 0208 	add.w	r2, r3, #8
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2200      	movs	r2, #0
 800f7dc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f7de:	bf00      	nop
 800f7e0:	370c      	adds	r7, #12
 800f7e2:	46bd      	mov	sp, r7
 800f7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e8:	4770      	bx	lr

0800f7ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f7ea:	b480      	push	{r7}
 800f7ec:	b083      	sub	sp, #12
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f7f8:	bf00      	nop
 800f7fa:	370c      	adds	r7, #12
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f802:	4770      	bx	lr

0800f804 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f804:	b480      	push	{r7}
 800f806:	b085      	sub	sp, #20
 800f808:	af00      	add	r7, sp, #0
 800f80a:	6078      	str	r0, [r7, #4]
 800f80c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	685b      	ldr	r3, [r3, #4]
 800f812:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f814:	683b      	ldr	r3, [r7, #0]
 800f816:	68fa      	ldr	r2, [r7, #12]
 800f818:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	689a      	ldr	r2, [r3, #8]
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	689b      	ldr	r3, [r3, #8]
 800f826:	683a      	ldr	r2, [r7, #0]
 800f828:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	683a      	ldr	r2, [r7, #0]
 800f82e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	687a      	ldr	r2, [r7, #4]
 800f834:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	1c5a      	adds	r2, r3, #1
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	601a      	str	r2, [r3, #0]
}
 800f840:	bf00      	nop
 800f842:	3714      	adds	r7, #20
 800f844:	46bd      	mov	sp, r7
 800f846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84a:	4770      	bx	lr

0800f84c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f84c:	b480      	push	{r7}
 800f84e:	b085      	sub	sp, #20
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
 800f854:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f862:	d103      	bne.n	800f86c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	691b      	ldr	r3, [r3, #16]
 800f868:	60fb      	str	r3, [r7, #12]
 800f86a:	e00c      	b.n	800f886 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	3308      	adds	r3, #8
 800f870:	60fb      	str	r3, [r7, #12]
 800f872:	e002      	b.n	800f87a <vListInsert+0x2e>
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	60fb      	str	r3, [r7, #12]
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	685b      	ldr	r3, [r3, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	68ba      	ldr	r2, [r7, #8]
 800f882:	429a      	cmp	r2, r3
 800f884:	d2f6      	bcs.n	800f874 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	685a      	ldr	r2, [r3, #4]
 800f88a:	683b      	ldr	r3, [r7, #0]
 800f88c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f88e:	683b      	ldr	r3, [r7, #0]
 800f890:	685b      	ldr	r3, [r3, #4]
 800f892:	683a      	ldr	r2, [r7, #0]
 800f894:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	68fa      	ldr	r2, [r7, #12]
 800f89a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	683a      	ldr	r2, [r7, #0]
 800f8a0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	687a      	ldr	r2, [r7, #4]
 800f8a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	1c5a      	adds	r2, r3, #1
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	601a      	str	r2, [r3, #0]
}
 800f8b2:	bf00      	nop
 800f8b4:	3714      	adds	r7, #20
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8bc:	4770      	bx	lr

0800f8be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f8be:	b480      	push	{r7}
 800f8c0:	b085      	sub	sp, #20
 800f8c2:	af00      	add	r7, sp, #0
 800f8c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	691b      	ldr	r3, [r3, #16]
 800f8ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	685b      	ldr	r3, [r3, #4]
 800f8d0:	687a      	ldr	r2, [r7, #4]
 800f8d2:	6892      	ldr	r2, [r2, #8]
 800f8d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	689b      	ldr	r3, [r3, #8]
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	6852      	ldr	r2, [r2, #4]
 800f8de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	685b      	ldr	r3, [r3, #4]
 800f8e4:	687a      	ldr	r2, [r7, #4]
 800f8e6:	429a      	cmp	r2, r3
 800f8e8:	d103      	bne.n	800f8f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	689a      	ldr	r2, [r3, #8]
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	1e5a      	subs	r2, r3, #1
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	681b      	ldr	r3, [r3, #0]
}
 800f906:	4618      	mov	r0, r3
 800f908:	3714      	adds	r7, #20
 800f90a:	46bd      	mov	sp, r7
 800f90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f910:	4770      	bx	lr
	...

0800f914 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f914:	b580      	push	{r7, lr}
 800f916:	b084      	sub	sp, #16
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
 800f91c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d109      	bne.n	800f93c <xQueueGenericReset+0x28>
	__asm volatile
 800f928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f92c:	f383 8811 	msr	BASEPRI, r3
 800f930:	f3bf 8f6f 	isb	sy
 800f934:	f3bf 8f4f 	dsb	sy
 800f938:	60bb      	str	r3, [r7, #8]
 800f93a:	e7fe      	b.n	800f93a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800f93c:	f002 f9ee 	bl	8011d1c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f948:	68f9      	ldr	r1, [r7, #12]
 800f94a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f94c:	fb01 f303 	mul.w	r3, r1, r3
 800f950:	441a      	add	r2, r3
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	2200      	movs	r2, #0
 800f95a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	681a      	ldr	r2, [r3, #0]
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	681a      	ldr	r2, [r3, #0]
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f96c:	3b01      	subs	r3, #1
 800f96e:	68f9      	ldr	r1, [r7, #12]
 800f970:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f972:	fb01 f303 	mul.w	r3, r1, r3
 800f976:	441a      	add	r2, r3
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	22ff      	movs	r2, #255	; 0xff
 800f980:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	22ff      	movs	r2, #255	; 0xff
 800f988:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d114      	bne.n	800f9bc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	691b      	ldr	r3, [r3, #16]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d01a      	beq.n	800f9d0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	3310      	adds	r3, #16
 800f99e:	4618      	mov	r0, r3
 800f9a0:	f001 fada 	bl	8010f58 <xTaskRemoveFromEventList>
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d012      	beq.n	800f9d0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f9aa:	4b0d      	ldr	r3, [pc, #52]	; (800f9e0 <xQueueGenericReset+0xcc>)
 800f9ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9b0:	601a      	str	r2, [r3, #0]
 800f9b2:	f3bf 8f4f 	dsb	sy
 800f9b6:	f3bf 8f6f 	isb	sy
 800f9ba:	e009      	b.n	800f9d0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	3310      	adds	r3, #16
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	f7ff fef2 	bl	800f7aa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	3324      	adds	r3, #36	; 0x24
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	f7ff feed 	bl	800f7aa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f9d0:	f002 f9d2 	bl	8011d78 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f9d4:	2301      	movs	r3, #1
}
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	3710      	adds	r7, #16
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	bd80      	pop	{r7, pc}
 800f9de:	bf00      	nop
 800f9e0:	e000ed04 	.word	0xe000ed04

0800f9e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b08e      	sub	sp, #56	; 0x38
 800f9e8:	af02      	add	r7, sp, #8
 800f9ea:	60f8      	str	r0, [r7, #12]
 800f9ec:	60b9      	str	r1, [r7, #8]
 800f9ee:	607a      	str	r2, [r7, #4]
 800f9f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d109      	bne.n	800fa0c <xQueueGenericCreateStatic+0x28>
 800f9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9fc:	f383 8811 	msr	BASEPRI, r3
 800fa00:	f3bf 8f6f 	isb	sy
 800fa04:	f3bf 8f4f 	dsb	sy
 800fa08:	62bb      	str	r3, [r7, #40]	; 0x28
 800fa0a:	e7fe      	b.n	800fa0a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d109      	bne.n	800fa26 <xQueueGenericCreateStatic+0x42>
 800fa12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa16:	f383 8811 	msr	BASEPRI, r3
 800fa1a:	f3bf 8f6f 	isb	sy
 800fa1e:	f3bf 8f4f 	dsb	sy
 800fa22:	627b      	str	r3, [r7, #36]	; 0x24
 800fa24:	e7fe      	b.n	800fa24 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d002      	beq.n	800fa32 <xQueueGenericCreateStatic+0x4e>
 800fa2c:	68bb      	ldr	r3, [r7, #8]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d001      	beq.n	800fa36 <xQueueGenericCreateStatic+0x52>
 800fa32:	2301      	movs	r3, #1
 800fa34:	e000      	b.n	800fa38 <xQueueGenericCreateStatic+0x54>
 800fa36:	2300      	movs	r3, #0
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d109      	bne.n	800fa50 <xQueueGenericCreateStatic+0x6c>
 800fa3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa40:	f383 8811 	msr	BASEPRI, r3
 800fa44:	f3bf 8f6f 	isb	sy
 800fa48:	f3bf 8f4f 	dsb	sy
 800fa4c:	623b      	str	r3, [r7, #32]
 800fa4e:	e7fe      	b.n	800fa4e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d102      	bne.n	800fa5c <xQueueGenericCreateStatic+0x78>
 800fa56:	68bb      	ldr	r3, [r7, #8]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d101      	bne.n	800fa60 <xQueueGenericCreateStatic+0x7c>
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	e000      	b.n	800fa62 <xQueueGenericCreateStatic+0x7e>
 800fa60:	2300      	movs	r3, #0
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d109      	bne.n	800fa7a <xQueueGenericCreateStatic+0x96>
 800fa66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa6a:	f383 8811 	msr	BASEPRI, r3
 800fa6e:	f3bf 8f6f 	isb	sy
 800fa72:	f3bf 8f4f 	dsb	sy
 800fa76:	61fb      	str	r3, [r7, #28]
 800fa78:	e7fe      	b.n	800fa78 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fa7a:	2348      	movs	r3, #72	; 0x48
 800fa7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	2b48      	cmp	r3, #72	; 0x48
 800fa82:	d009      	beq.n	800fa98 <xQueueGenericCreateStatic+0xb4>
 800fa84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa88:	f383 8811 	msr	BASEPRI, r3
 800fa8c:	f3bf 8f6f 	isb	sy
 800fa90:	f3bf 8f4f 	dsb	sy
 800fa94:	61bb      	str	r3, [r7, #24]
 800fa96:	e7fe      	b.n	800fa96 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800fa9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d00d      	beq.n	800fabe <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800faa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faa4:	2201      	movs	r2, #1
 800faa6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800faaa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800faae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fab0:	9300      	str	r3, [sp, #0]
 800fab2:	4613      	mov	r3, r2
 800fab4:	687a      	ldr	r2, [r7, #4]
 800fab6:	68b9      	ldr	r1, [r7, #8]
 800fab8:	68f8      	ldr	r0, [r7, #12]
 800faba:	f000 f842 	bl	800fb42 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800fabe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800fac0:	4618      	mov	r0, r3
 800fac2:	3730      	adds	r7, #48	; 0x30
 800fac4:	46bd      	mov	sp, r7
 800fac6:	bd80      	pop	{r7, pc}

0800fac8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fac8:	b580      	push	{r7, lr}
 800faca:	b08a      	sub	sp, #40	; 0x28
 800facc:	af02      	add	r7, sp, #8
 800face:	60f8      	str	r0, [r7, #12]
 800fad0:	60b9      	str	r1, [r7, #8]
 800fad2:	4613      	mov	r3, r2
 800fad4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d109      	bne.n	800faf0 <xQueueGenericCreate+0x28>
 800fadc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fae0:	f383 8811 	msr	BASEPRI, r3
 800fae4:	f3bf 8f6f 	isb	sy
 800fae8:	f3bf 8f4f 	dsb	sy
 800faec:	613b      	str	r3, [r7, #16]
 800faee:	e7fe      	b.n	800faee <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800faf0:	68bb      	ldr	r3, [r7, #8]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d102      	bne.n	800fafc <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800faf6:	2300      	movs	r3, #0
 800faf8:	61fb      	str	r3, [r7, #28]
 800fafa:	e004      	b.n	800fb06 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	68ba      	ldr	r2, [r7, #8]
 800fb00:	fb02 f303 	mul.w	r3, r2, r3
 800fb04:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	3348      	adds	r3, #72	; 0x48
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	f002 fa20 	bl	8011f50 <pvPortMalloc>
 800fb10:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fb12:	69bb      	ldr	r3, [r7, #24]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d00f      	beq.n	800fb38 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800fb18:	69bb      	ldr	r3, [r7, #24]
 800fb1a:	3348      	adds	r3, #72	; 0x48
 800fb1c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fb1e:	69bb      	ldr	r3, [r7, #24]
 800fb20:	2200      	movs	r2, #0
 800fb22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fb26:	79fa      	ldrb	r2, [r7, #7]
 800fb28:	69bb      	ldr	r3, [r7, #24]
 800fb2a:	9300      	str	r3, [sp, #0]
 800fb2c:	4613      	mov	r3, r2
 800fb2e:	697a      	ldr	r2, [r7, #20]
 800fb30:	68b9      	ldr	r1, [r7, #8]
 800fb32:	68f8      	ldr	r0, [r7, #12]
 800fb34:	f000 f805 	bl	800fb42 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800fb38:	69bb      	ldr	r3, [r7, #24]
	}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3720      	adds	r7, #32
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}

0800fb42 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fb42:	b580      	push	{r7, lr}
 800fb44:	b084      	sub	sp, #16
 800fb46:	af00      	add	r7, sp, #0
 800fb48:	60f8      	str	r0, [r7, #12]
 800fb4a:	60b9      	str	r1, [r7, #8]
 800fb4c:	607a      	str	r2, [r7, #4]
 800fb4e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fb50:	68bb      	ldr	r3, [r7, #8]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d103      	bne.n	800fb5e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fb56:	69bb      	ldr	r3, [r7, #24]
 800fb58:	69ba      	ldr	r2, [r7, #24]
 800fb5a:	601a      	str	r2, [r3, #0]
 800fb5c:	e002      	b.n	800fb64 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fb5e:	69bb      	ldr	r3, [r7, #24]
 800fb60:	687a      	ldr	r2, [r7, #4]
 800fb62:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fb64:	69bb      	ldr	r3, [r7, #24]
 800fb66:	68fa      	ldr	r2, [r7, #12]
 800fb68:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fb6a:	69bb      	ldr	r3, [r7, #24]
 800fb6c:	68ba      	ldr	r2, [r7, #8]
 800fb6e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fb70:	2101      	movs	r1, #1
 800fb72:	69b8      	ldr	r0, [r7, #24]
 800fb74:	f7ff fece 	bl	800f914 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fb78:	bf00      	nop
 800fb7a:	3710      	adds	r7, #16
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	bd80      	pop	{r7, pc}

0800fb80 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b082      	sub	sp, #8
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d00e      	beq.n	800fbac <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	2200      	movs	r2, #0
 800fb92:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2200      	movs	r2, #0
 800fb98:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800fba0:	2300      	movs	r3, #0
 800fba2:	2200      	movs	r2, #0
 800fba4:	2100      	movs	r1, #0
 800fba6:	6878      	ldr	r0, [r7, #4]
 800fba8:	f000 f838 	bl	800fc1c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800fbac:	bf00      	nop
 800fbae:	3708      	adds	r7, #8
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}

0800fbb4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	b086      	sub	sp, #24
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	4603      	mov	r3, r0
 800fbbc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	617b      	str	r3, [r7, #20]
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800fbc6:	79fb      	ldrb	r3, [r7, #7]
 800fbc8:	461a      	mov	r2, r3
 800fbca:	6939      	ldr	r1, [r7, #16]
 800fbcc:	6978      	ldr	r0, [r7, #20]
 800fbce:	f7ff ff7b 	bl	800fac8 <xQueueGenericCreate>
 800fbd2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800fbd4:	68f8      	ldr	r0, [r7, #12]
 800fbd6:	f7ff ffd3 	bl	800fb80 <prvInitialiseMutex>

		return pxNewQueue;
 800fbda:	68fb      	ldr	r3, [r7, #12]
	}
 800fbdc:	4618      	mov	r0, r3
 800fbde:	3718      	adds	r7, #24
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}

0800fbe4 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b088      	sub	sp, #32
 800fbe8:	af02      	add	r7, sp, #8
 800fbea:	4603      	mov	r3, r0
 800fbec:	6039      	str	r1, [r7, #0]
 800fbee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fbf0:	2301      	movs	r3, #1
 800fbf2:	617b      	str	r3, [r7, #20]
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800fbf8:	79fb      	ldrb	r3, [r7, #7]
 800fbfa:	9300      	str	r3, [sp, #0]
 800fbfc:	683b      	ldr	r3, [r7, #0]
 800fbfe:	2200      	movs	r2, #0
 800fc00:	6939      	ldr	r1, [r7, #16]
 800fc02:	6978      	ldr	r0, [r7, #20]
 800fc04:	f7ff feee 	bl	800f9e4 <xQueueGenericCreateStatic>
 800fc08:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800fc0a:	68f8      	ldr	r0, [r7, #12]
 800fc0c:	f7ff ffb8 	bl	800fb80 <prvInitialiseMutex>

		return pxNewQueue;
 800fc10:	68fb      	ldr	r3, [r7, #12]
	}
 800fc12:	4618      	mov	r0, r3
 800fc14:	3718      	adds	r7, #24
 800fc16:	46bd      	mov	sp, r7
 800fc18:	bd80      	pop	{r7, pc}
	...

0800fc1c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b08e      	sub	sp, #56	; 0x38
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	60f8      	str	r0, [r7, #12]
 800fc24:	60b9      	str	r1, [r7, #8]
 800fc26:	607a      	str	r2, [r7, #4]
 800fc28:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d109      	bne.n	800fc4c <xQueueGenericSend+0x30>
 800fc38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc3c:	f383 8811 	msr	BASEPRI, r3
 800fc40:	f3bf 8f6f 	isb	sy
 800fc44:	f3bf 8f4f 	dsb	sy
 800fc48:	62bb      	str	r3, [r7, #40]	; 0x28
 800fc4a:	e7fe      	b.n	800fc4a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d103      	bne.n	800fc5a <xQueueGenericSend+0x3e>
 800fc52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d101      	bne.n	800fc5e <xQueueGenericSend+0x42>
 800fc5a:	2301      	movs	r3, #1
 800fc5c:	e000      	b.n	800fc60 <xQueueGenericSend+0x44>
 800fc5e:	2300      	movs	r3, #0
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d109      	bne.n	800fc78 <xQueueGenericSend+0x5c>
 800fc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc68:	f383 8811 	msr	BASEPRI, r3
 800fc6c:	f3bf 8f6f 	isb	sy
 800fc70:	f3bf 8f4f 	dsb	sy
 800fc74:	627b      	str	r3, [r7, #36]	; 0x24
 800fc76:	e7fe      	b.n	800fc76 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	2b02      	cmp	r3, #2
 800fc7c:	d103      	bne.n	800fc86 <xQueueGenericSend+0x6a>
 800fc7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc82:	2b01      	cmp	r3, #1
 800fc84:	d101      	bne.n	800fc8a <xQueueGenericSend+0x6e>
 800fc86:	2301      	movs	r3, #1
 800fc88:	e000      	b.n	800fc8c <xQueueGenericSend+0x70>
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d109      	bne.n	800fca4 <xQueueGenericSend+0x88>
 800fc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc94:	f383 8811 	msr	BASEPRI, r3
 800fc98:	f3bf 8f6f 	isb	sy
 800fc9c:	f3bf 8f4f 	dsb	sy
 800fca0:	623b      	str	r3, [r7, #32]
 800fca2:	e7fe      	b.n	800fca2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fca4:	f001 fb14 	bl	80112d0 <xTaskGetSchedulerState>
 800fca8:	4603      	mov	r3, r0
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d102      	bne.n	800fcb4 <xQueueGenericSend+0x98>
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d101      	bne.n	800fcb8 <xQueueGenericSend+0x9c>
 800fcb4:	2301      	movs	r3, #1
 800fcb6:	e000      	b.n	800fcba <xQueueGenericSend+0x9e>
 800fcb8:	2300      	movs	r3, #0
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d109      	bne.n	800fcd2 <xQueueGenericSend+0xb6>
 800fcbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcc2:	f383 8811 	msr	BASEPRI, r3
 800fcc6:	f3bf 8f6f 	isb	sy
 800fcca:	f3bf 8f4f 	dsb	sy
 800fcce:	61fb      	str	r3, [r7, #28]
 800fcd0:	e7fe      	b.n	800fcd0 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fcd2:	f002 f823 	bl	8011d1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fcd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fcda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fcde:	429a      	cmp	r2, r3
 800fce0:	d302      	bcc.n	800fce8 <xQueueGenericSend+0xcc>
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	2b02      	cmp	r3, #2
 800fce6:	d129      	bne.n	800fd3c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fce8:	683a      	ldr	r2, [r7, #0]
 800fcea:	68b9      	ldr	r1, [r7, #8]
 800fcec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fcee:	f000 fc26 	bl	801053e <prvCopyDataToQueue>
 800fcf2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fcf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d010      	beq.n	800fd1e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fcfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcfe:	3324      	adds	r3, #36	; 0x24
 800fd00:	4618      	mov	r0, r3
 800fd02:	f001 f929 	bl	8010f58 <xTaskRemoveFromEventList>
 800fd06:	4603      	mov	r3, r0
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d013      	beq.n	800fd34 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fd0c:	4b3f      	ldr	r3, [pc, #252]	; (800fe0c <xQueueGenericSend+0x1f0>)
 800fd0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd12:	601a      	str	r2, [r3, #0]
 800fd14:	f3bf 8f4f 	dsb	sy
 800fd18:	f3bf 8f6f 	isb	sy
 800fd1c:	e00a      	b.n	800fd34 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fd1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d007      	beq.n	800fd34 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fd24:	4b39      	ldr	r3, [pc, #228]	; (800fe0c <xQueueGenericSend+0x1f0>)
 800fd26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd2a:	601a      	str	r2, [r3, #0]
 800fd2c:	f3bf 8f4f 	dsb	sy
 800fd30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fd34:	f002 f820 	bl	8011d78 <vPortExitCritical>
				return pdPASS;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e063      	b.n	800fe04 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d103      	bne.n	800fd4a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fd42:	f002 f819 	bl	8011d78 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fd46:	2300      	movs	r3, #0
 800fd48:	e05c      	b.n	800fe04 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fd4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d106      	bne.n	800fd5e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fd50:	f107 0314 	add.w	r3, r7, #20
 800fd54:	4618      	mov	r0, r3
 800fd56:	f001 f961 	bl	801101c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fd5e:	f002 f80b 	bl	8011d78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fd62:	f000 ff15 	bl	8010b90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fd66:	f001 ffd9 	bl	8011d1c <vPortEnterCritical>
 800fd6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fd70:	b25b      	sxtb	r3, r3
 800fd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd76:	d103      	bne.n	800fd80 <xQueueGenericSend+0x164>
 800fd78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fd80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fd86:	b25b      	sxtb	r3, r3
 800fd88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd8c:	d103      	bne.n	800fd96 <xQueueGenericSend+0x17a>
 800fd8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd90:	2200      	movs	r2, #0
 800fd92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fd96:	f001 ffef 	bl	8011d78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fd9a:	1d3a      	adds	r2, r7, #4
 800fd9c:	f107 0314 	add.w	r3, r7, #20
 800fda0:	4611      	mov	r1, r2
 800fda2:	4618      	mov	r0, r3
 800fda4:	f001 f950 	bl	8011048 <xTaskCheckForTimeOut>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d124      	bne.n	800fdf8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fdae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fdb0:	f000 fcbd 	bl	801072e <prvIsQueueFull>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d018      	beq.n	800fdec <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fdba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdbc:	3310      	adds	r3, #16
 800fdbe:	687a      	ldr	r2, [r7, #4]
 800fdc0:	4611      	mov	r1, r2
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	f001 f8a4 	bl	8010f10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fdc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fdca:	f000 fc48 	bl	801065e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fdce:	f000 feed 	bl	8010bac <xTaskResumeAll>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	f47f af7c 	bne.w	800fcd2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800fdda:	4b0c      	ldr	r3, [pc, #48]	; (800fe0c <xQueueGenericSend+0x1f0>)
 800fddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fde0:	601a      	str	r2, [r3, #0]
 800fde2:	f3bf 8f4f 	dsb	sy
 800fde6:	f3bf 8f6f 	isb	sy
 800fdea:	e772      	b.n	800fcd2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fdec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fdee:	f000 fc36 	bl	801065e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fdf2:	f000 fedb 	bl	8010bac <xTaskResumeAll>
 800fdf6:	e76c      	b.n	800fcd2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fdf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fdfa:	f000 fc30 	bl	801065e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fdfe:	f000 fed5 	bl	8010bac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fe02:	2300      	movs	r3, #0
		}
	}
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	3738      	adds	r7, #56	; 0x38
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}
 800fe0c:	e000ed04 	.word	0xe000ed04

0800fe10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b08e      	sub	sp, #56	; 0x38
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	60f8      	str	r0, [r7, #12]
 800fe18:	60b9      	str	r1, [r7, #8]
 800fe1a:	607a      	str	r2, [r7, #4]
 800fe1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fe22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d109      	bne.n	800fe3c <xQueueGenericSendFromISR+0x2c>
 800fe28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe2c:	f383 8811 	msr	BASEPRI, r3
 800fe30:	f3bf 8f6f 	isb	sy
 800fe34:	f3bf 8f4f 	dsb	sy
 800fe38:	627b      	str	r3, [r7, #36]	; 0x24
 800fe3a:	e7fe      	b.n	800fe3a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe3c:	68bb      	ldr	r3, [r7, #8]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d103      	bne.n	800fe4a <xQueueGenericSendFromISR+0x3a>
 800fe42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d101      	bne.n	800fe4e <xQueueGenericSendFromISR+0x3e>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	e000      	b.n	800fe50 <xQueueGenericSendFromISR+0x40>
 800fe4e:	2300      	movs	r3, #0
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d109      	bne.n	800fe68 <xQueueGenericSendFromISR+0x58>
 800fe54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe58:	f383 8811 	msr	BASEPRI, r3
 800fe5c:	f3bf 8f6f 	isb	sy
 800fe60:	f3bf 8f4f 	dsb	sy
 800fe64:	623b      	str	r3, [r7, #32]
 800fe66:	e7fe      	b.n	800fe66 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fe68:	683b      	ldr	r3, [r7, #0]
 800fe6a:	2b02      	cmp	r3, #2
 800fe6c:	d103      	bne.n	800fe76 <xQueueGenericSendFromISR+0x66>
 800fe6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe72:	2b01      	cmp	r3, #1
 800fe74:	d101      	bne.n	800fe7a <xQueueGenericSendFromISR+0x6a>
 800fe76:	2301      	movs	r3, #1
 800fe78:	e000      	b.n	800fe7c <xQueueGenericSendFromISR+0x6c>
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d109      	bne.n	800fe94 <xQueueGenericSendFromISR+0x84>
 800fe80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe84:	f383 8811 	msr	BASEPRI, r3
 800fe88:	f3bf 8f6f 	isb	sy
 800fe8c:	f3bf 8f4f 	dsb	sy
 800fe90:	61fb      	str	r3, [r7, #28]
 800fe92:	e7fe      	b.n	800fe92 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fe94:	f002 f81e 	bl	8011ed4 <vPortValidateInterruptPriority>
	__asm volatile
 800fe98:	f3ef 8211 	mrs	r2, BASEPRI
 800fe9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fea0:	f383 8811 	msr	BASEPRI, r3
 800fea4:	f3bf 8f6f 	isb	sy
 800fea8:	f3bf 8f4f 	dsb	sy
 800feac:	61ba      	str	r2, [r7, #24]
 800feae:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800feb0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800feb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800feb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800feb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800febc:	429a      	cmp	r2, r3
 800febe:	d302      	bcc.n	800fec6 <xQueueGenericSendFromISR+0xb6>
 800fec0:	683b      	ldr	r3, [r7, #0]
 800fec2:	2b02      	cmp	r3, #2
 800fec4:	d12c      	bne.n	800ff20 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fecc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fed0:	683a      	ldr	r2, [r7, #0]
 800fed2:	68b9      	ldr	r1, [r7, #8]
 800fed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fed6:	f000 fb32 	bl	801053e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800feda:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800fede:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fee2:	d112      	bne.n	800ff0a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d016      	beq.n	800ff1a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800feec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feee:	3324      	adds	r3, #36	; 0x24
 800fef0:	4618      	mov	r0, r3
 800fef2:	f001 f831 	bl	8010f58 <xTaskRemoveFromEventList>
 800fef6:	4603      	mov	r3, r0
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d00e      	beq.n	800ff1a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d00b      	beq.n	800ff1a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	2201      	movs	r2, #1
 800ff06:	601a      	str	r2, [r3, #0]
 800ff08:	e007      	b.n	800ff1a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ff0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ff0e:	3301      	adds	r3, #1
 800ff10:	b2db      	uxtb	r3, r3
 800ff12:	b25a      	sxtb	r2, r3
 800ff14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ff1a:	2301      	movs	r3, #1
 800ff1c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800ff1e:	e001      	b.n	800ff24 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ff20:	2300      	movs	r3, #0
 800ff22:	637b      	str	r3, [r7, #52]	; 0x34
 800ff24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff26:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ff30:	4618      	mov	r0, r3
 800ff32:	3738      	adds	r7, #56	; 0x38
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}

0800ff38 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ff38:	b580      	push	{r7, lr}
 800ff3a:	b08e      	sub	sp, #56	; 0x38
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
 800ff40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ff46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d109      	bne.n	800ff60 <xQueueGiveFromISR+0x28>
	__asm volatile
 800ff4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff50:	f383 8811 	msr	BASEPRI, r3
 800ff54:	f3bf 8f6f 	isb	sy
 800ff58:	f3bf 8f4f 	dsb	sy
 800ff5c:	623b      	str	r3, [r7, #32]
 800ff5e:	e7fe      	b.n	800ff5e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ff60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d009      	beq.n	800ff7c <xQueueGiveFromISR+0x44>
 800ff68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff6c:	f383 8811 	msr	BASEPRI, r3
 800ff70:	f3bf 8f6f 	isb	sy
 800ff74:	f3bf 8f4f 	dsb	sy
 800ff78:	61fb      	str	r3, [r7, #28]
 800ff7a:	e7fe      	b.n	800ff7a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800ff7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d103      	bne.n	800ff8c <xQueueGiveFromISR+0x54>
 800ff84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff86:	685b      	ldr	r3, [r3, #4]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d101      	bne.n	800ff90 <xQueueGiveFromISR+0x58>
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	e000      	b.n	800ff92 <xQueueGiveFromISR+0x5a>
 800ff90:	2300      	movs	r3, #0
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d109      	bne.n	800ffaa <xQueueGiveFromISR+0x72>
 800ff96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff9a:	f383 8811 	msr	BASEPRI, r3
 800ff9e:	f3bf 8f6f 	isb	sy
 800ffa2:	f3bf 8f4f 	dsb	sy
 800ffa6:	61bb      	str	r3, [r7, #24]
 800ffa8:	e7fe      	b.n	800ffa8 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ffaa:	f001 ff93 	bl	8011ed4 <vPortValidateInterruptPriority>
	__asm volatile
 800ffae:	f3ef 8211 	mrs	r2, BASEPRI
 800ffb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffb6:	f383 8811 	msr	BASEPRI, r3
 800ffba:	f3bf 8f6f 	isb	sy
 800ffbe:	f3bf 8f4f 	dsb	sy
 800ffc2:	617a      	str	r2, [r7, #20]
 800ffc4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ffc6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ffc8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ffca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffce:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ffd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ffd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ffd6:	429a      	cmp	r2, r3
 800ffd8:	d22b      	bcs.n	8010032 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ffda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ffe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ffe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffe6:	1c5a      	adds	r2, r3, #1
 800ffe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffea:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ffec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800fff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fff4:	d112      	bne.n	801001c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d016      	beq.n	801002c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010000:	3324      	adds	r3, #36	; 0x24
 8010002:	4618      	mov	r0, r3
 8010004:	f000 ffa8 	bl	8010f58 <xTaskRemoveFromEventList>
 8010008:	4603      	mov	r3, r0
 801000a:	2b00      	cmp	r3, #0
 801000c:	d00e      	beq.n	801002c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	2b00      	cmp	r3, #0
 8010012:	d00b      	beq.n	801002c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010014:	683b      	ldr	r3, [r7, #0]
 8010016:	2201      	movs	r2, #1
 8010018:	601a      	str	r2, [r3, #0]
 801001a:	e007      	b.n	801002c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801001c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010020:	3301      	adds	r3, #1
 8010022:	b2db      	uxtb	r3, r3
 8010024:	b25a      	sxtb	r2, r3
 8010026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801002c:	2301      	movs	r3, #1
 801002e:	637b      	str	r3, [r7, #52]	; 0x34
 8010030:	e001      	b.n	8010036 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010032:	2300      	movs	r3, #0
 8010034:	637b      	str	r3, [r7, #52]	; 0x34
 8010036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010038:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010042:	4618      	mov	r0, r3
 8010044:	3738      	adds	r7, #56	; 0x38
 8010046:	46bd      	mov	sp, r7
 8010048:	bd80      	pop	{r7, pc}
	...

0801004c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801004c:	b580      	push	{r7, lr}
 801004e:	b08c      	sub	sp, #48	; 0x30
 8010050:	af00      	add	r7, sp, #0
 8010052:	60f8      	str	r0, [r7, #12]
 8010054:	60b9      	str	r1, [r7, #8]
 8010056:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010058:	2300      	movs	r3, #0
 801005a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010062:	2b00      	cmp	r3, #0
 8010064:	d109      	bne.n	801007a <xQueueReceive+0x2e>
	__asm volatile
 8010066:	f04f 0350 	mov.w	r3, #80	; 0x50
 801006a:	f383 8811 	msr	BASEPRI, r3
 801006e:	f3bf 8f6f 	isb	sy
 8010072:	f3bf 8f4f 	dsb	sy
 8010076:	623b      	str	r3, [r7, #32]
 8010078:	e7fe      	b.n	8010078 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801007a:	68bb      	ldr	r3, [r7, #8]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d103      	bne.n	8010088 <xQueueReceive+0x3c>
 8010080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010084:	2b00      	cmp	r3, #0
 8010086:	d101      	bne.n	801008c <xQueueReceive+0x40>
 8010088:	2301      	movs	r3, #1
 801008a:	e000      	b.n	801008e <xQueueReceive+0x42>
 801008c:	2300      	movs	r3, #0
 801008e:	2b00      	cmp	r3, #0
 8010090:	d109      	bne.n	80100a6 <xQueueReceive+0x5a>
 8010092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010096:	f383 8811 	msr	BASEPRI, r3
 801009a:	f3bf 8f6f 	isb	sy
 801009e:	f3bf 8f4f 	dsb	sy
 80100a2:	61fb      	str	r3, [r7, #28]
 80100a4:	e7fe      	b.n	80100a4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80100a6:	f001 f913 	bl	80112d0 <xTaskGetSchedulerState>
 80100aa:	4603      	mov	r3, r0
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d102      	bne.n	80100b6 <xQueueReceive+0x6a>
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d101      	bne.n	80100ba <xQueueReceive+0x6e>
 80100b6:	2301      	movs	r3, #1
 80100b8:	e000      	b.n	80100bc <xQueueReceive+0x70>
 80100ba:	2300      	movs	r3, #0
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d109      	bne.n	80100d4 <xQueueReceive+0x88>
 80100c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100c4:	f383 8811 	msr	BASEPRI, r3
 80100c8:	f3bf 8f6f 	isb	sy
 80100cc:	f3bf 8f4f 	dsb	sy
 80100d0:	61bb      	str	r3, [r7, #24]
 80100d2:	e7fe      	b.n	80100d2 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80100d4:	f001 fe22 	bl	8011d1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80100d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100dc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80100de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d01f      	beq.n	8010124 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80100e4:	68b9      	ldr	r1, [r7, #8]
 80100e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80100e8:	f000 fa93 	bl	8010612 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80100ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ee:	1e5a      	subs	r2, r3, #1
 80100f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100f2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100f6:	691b      	ldr	r3, [r3, #16]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d00f      	beq.n	801011c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100fe:	3310      	adds	r3, #16
 8010100:	4618      	mov	r0, r3
 8010102:	f000 ff29 	bl	8010f58 <xTaskRemoveFromEventList>
 8010106:	4603      	mov	r3, r0
 8010108:	2b00      	cmp	r3, #0
 801010a:	d007      	beq.n	801011c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801010c:	4b3c      	ldr	r3, [pc, #240]	; (8010200 <xQueueReceive+0x1b4>)
 801010e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010112:	601a      	str	r2, [r3, #0]
 8010114:	f3bf 8f4f 	dsb	sy
 8010118:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801011c:	f001 fe2c 	bl	8011d78 <vPortExitCritical>
				return pdPASS;
 8010120:	2301      	movs	r3, #1
 8010122:	e069      	b.n	80101f8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2b00      	cmp	r3, #0
 8010128:	d103      	bne.n	8010132 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801012a:	f001 fe25 	bl	8011d78 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801012e:	2300      	movs	r3, #0
 8010130:	e062      	b.n	80101f8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010134:	2b00      	cmp	r3, #0
 8010136:	d106      	bne.n	8010146 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010138:	f107 0310 	add.w	r3, r7, #16
 801013c:	4618      	mov	r0, r3
 801013e:	f000 ff6d 	bl	801101c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010142:	2301      	movs	r3, #1
 8010144:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010146:	f001 fe17 	bl	8011d78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801014a:	f000 fd21 	bl	8010b90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801014e:	f001 fde5 	bl	8011d1c <vPortEnterCritical>
 8010152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010154:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010158:	b25b      	sxtb	r3, r3
 801015a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801015e:	d103      	bne.n	8010168 <xQueueReceive+0x11c>
 8010160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010162:	2200      	movs	r2, #0
 8010164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801016a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801016e:	b25b      	sxtb	r3, r3
 8010170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010174:	d103      	bne.n	801017e <xQueueReceive+0x132>
 8010176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010178:	2200      	movs	r2, #0
 801017a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801017e:	f001 fdfb 	bl	8011d78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010182:	1d3a      	adds	r2, r7, #4
 8010184:	f107 0310 	add.w	r3, r7, #16
 8010188:	4611      	mov	r1, r2
 801018a:	4618      	mov	r0, r3
 801018c:	f000 ff5c 	bl	8011048 <xTaskCheckForTimeOut>
 8010190:	4603      	mov	r3, r0
 8010192:	2b00      	cmp	r3, #0
 8010194:	d123      	bne.n	80101de <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010196:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010198:	f000 fab3 	bl	8010702 <prvIsQueueEmpty>
 801019c:	4603      	mov	r3, r0
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d017      	beq.n	80101d2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80101a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101a4:	3324      	adds	r3, #36	; 0x24
 80101a6:	687a      	ldr	r2, [r7, #4]
 80101a8:	4611      	mov	r1, r2
 80101aa:	4618      	mov	r0, r3
 80101ac:	f000 feb0 	bl	8010f10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80101b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80101b2:	f000 fa54 	bl	801065e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80101b6:	f000 fcf9 	bl	8010bac <xTaskResumeAll>
 80101ba:	4603      	mov	r3, r0
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d189      	bne.n	80100d4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80101c0:	4b0f      	ldr	r3, [pc, #60]	; (8010200 <xQueueReceive+0x1b4>)
 80101c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101c6:	601a      	str	r2, [r3, #0]
 80101c8:	f3bf 8f4f 	dsb	sy
 80101cc:	f3bf 8f6f 	isb	sy
 80101d0:	e780      	b.n	80100d4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80101d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80101d4:	f000 fa43 	bl	801065e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80101d8:	f000 fce8 	bl	8010bac <xTaskResumeAll>
 80101dc:	e77a      	b.n	80100d4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80101de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80101e0:	f000 fa3d 	bl	801065e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80101e4:	f000 fce2 	bl	8010bac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80101e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80101ea:	f000 fa8a 	bl	8010702 <prvIsQueueEmpty>
 80101ee:	4603      	mov	r3, r0
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	f43f af6f 	beq.w	80100d4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80101f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80101f8:	4618      	mov	r0, r3
 80101fa:	3730      	adds	r7, #48	; 0x30
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}
 8010200:	e000ed04 	.word	0xe000ed04

08010204 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b08e      	sub	sp, #56	; 0x38
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
 801020c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801020e:	2300      	movs	r3, #0
 8010210:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010216:	2300      	movs	r3, #0
 8010218:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801021a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801021c:	2b00      	cmp	r3, #0
 801021e:	d109      	bne.n	8010234 <xQueueSemaphoreTake+0x30>
 8010220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010224:	f383 8811 	msr	BASEPRI, r3
 8010228:	f3bf 8f6f 	isb	sy
 801022c:	f3bf 8f4f 	dsb	sy
 8010230:	623b      	str	r3, [r7, #32]
 8010232:	e7fe      	b.n	8010232 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010238:	2b00      	cmp	r3, #0
 801023a:	d009      	beq.n	8010250 <xQueueSemaphoreTake+0x4c>
 801023c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010240:	f383 8811 	msr	BASEPRI, r3
 8010244:	f3bf 8f6f 	isb	sy
 8010248:	f3bf 8f4f 	dsb	sy
 801024c:	61fb      	str	r3, [r7, #28]
 801024e:	e7fe      	b.n	801024e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010250:	f001 f83e 	bl	80112d0 <xTaskGetSchedulerState>
 8010254:	4603      	mov	r3, r0
 8010256:	2b00      	cmp	r3, #0
 8010258:	d102      	bne.n	8010260 <xQueueSemaphoreTake+0x5c>
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d101      	bne.n	8010264 <xQueueSemaphoreTake+0x60>
 8010260:	2301      	movs	r3, #1
 8010262:	e000      	b.n	8010266 <xQueueSemaphoreTake+0x62>
 8010264:	2300      	movs	r3, #0
 8010266:	2b00      	cmp	r3, #0
 8010268:	d109      	bne.n	801027e <xQueueSemaphoreTake+0x7a>
 801026a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801026e:	f383 8811 	msr	BASEPRI, r3
 8010272:	f3bf 8f6f 	isb	sy
 8010276:	f3bf 8f4f 	dsb	sy
 801027a:	61bb      	str	r3, [r7, #24]
 801027c:	e7fe      	b.n	801027c <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 801027e:	f001 fd4d 	bl	8011d1c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010286:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801028a:	2b00      	cmp	r3, #0
 801028c:	d024      	beq.n	80102d8 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801028e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010290:	1e5a      	subs	r2, r3, #1
 8010292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010294:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d104      	bne.n	80102a8 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 801029e:	f001 f9dd 	bl	801165c <pvTaskIncrementMutexHeldCount>
 80102a2:	4602      	mov	r2, r0
 80102a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102a6:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80102a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102aa:	691b      	ldr	r3, [r3, #16]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d00f      	beq.n	80102d0 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80102b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102b2:	3310      	adds	r3, #16
 80102b4:	4618      	mov	r0, r3
 80102b6:	f000 fe4f 	bl	8010f58 <xTaskRemoveFromEventList>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d007      	beq.n	80102d0 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80102c0:	4b53      	ldr	r3, [pc, #332]	; (8010410 <xQueueSemaphoreTake+0x20c>)
 80102c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102c6:	601a      	str	r2, [r3, #0]
 80102c8:	f3bf 8f4f 	dsb	sy
 80102cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80102d0:	f001 fd52 	bl	8011d78 <vPortExitCritical>
				return pdPASS;
 80102d4:	2301      	movs	r3, #1
 80102d6:	e096      	b.n	8010406 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80102d8:	683b      	ldr	r3, [r7, #0]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d110      	bne.n	8010300 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80102de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d009      	beq.n	80102f8 <xQueueSemaphoreTake+0xf4>
 80102e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102e8:	f383 8811 	msr	BASEPRI, r3
 80102ec:	f3bf 8f6f 	isb	sy
 80102f0:	f3bf 8f4f 	dsb	sy
 80102f4:	617b      	str	r3, [r7, #20]
 80102f6:	e7fe      	b.n	80102f6 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80102f8:	f001 fd3e 	bl	8011d78 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80102fc:	2300      	movs	r3, #0
 80102fe:	e082      	b.n	8010406 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010302:	2b00      	cmp	r3, #0
 8010304:	d106      	bne.n	8010314 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010306:	f107 030c 	add.w	r3, r7, #12
 801030a:	4618      	mov	r0, r3
 801030c:	f000 fe86 	bl	801101c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010310:	2301      	movs	r3, #1
 8010312:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010314:	f001 fd30 	bl	8011d78 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010318:	f000 fc3a 	bl	8010b90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801031c:	f001 fcfe 	bl	8011d1c <vPortEnterCritical>
 8010320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010322:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010326:	b25b      	sxtb	r3, r3
 8010328:	f1b3 3fff 	cmp.w	r3, #4294967295
 801032c:	d103      	bne.n	8010336 <xQueueSemaphoreTake+0x132>
 801032e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010330:	2200      	movs	r2, #0
 8010332:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010338:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801033c:	b25b      	sxtb	r3, r3
 801033e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010342:	d103      	bne.n	801034c <xQueueSemaphoreTake+0x148>
 8010344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010346:	2200      	movs	r2, #0
 8010348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801034c:	f001 fd14 	bl	8011d78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010350:	463a      	mov	r2, r7
 8010352:	f107 030c 	add.w	r3, r7, #12
 8010356:	4611      	mov	r1, r2
 8010358:	4618      	mov	r0, r3
 801035a:	f000 fe75 	bl	8011048 <xTaskCheckForTimeOut>
 801035e:	4603      	mov	r3, r0
 8010360:	2b00      	cmp	r3, #0
 8010362:	d132      	bne.n	80103ca <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010364:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010366:	f000 f9cc 	bl	8010702 <prvIsQueueEmpty>
 801036a:	4603      	mov	r3, r0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d026      	beq.n	80103be <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d109      	bne.n	801038c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8010378:	f001 fcd0 	bl	8011d1c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 801037c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801037e:	685b      	ldr	r3, [r3, #4]
 8010380:	4618      	mov	r0, r3
 8010382:	f000 ffc3 	bl	801130c <xTaskPriorityInherit>
 8010386:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010388:	f001 fcf6 	bl	8011d78 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801038c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801038e:	3324      	adds	r3, #36	; 0x24
 8010390:	683a      	ldr	r2, [r7, #0]
 8010392:	4611      	mov	r1, r2
 8010394:	4618      	mov	r0, r3
 8010396:	f000 fdbb 	bl	8010f10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801039a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801039c:	f000 f95f 	bl	801065e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80103a0:	f000 fc04 	bl	8010bac <xTaskResumeAll>
 80103a4:	4603      	mov	r3, r0
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	f47f af69 	bne.w	801027e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80103ac:	4b18      	ldr	r3, [pc, #96]	; (8010410 <xQueueSemaphoreTake+0x20c>)
 80103ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80103b2:	601a      	str	r2, [r3, #0]
 80103b4:	f3bf 8f4f 	dsb	sy
 80103b8:	f3bf 8f6f 	isb	sy
 80103bc:	e75f      	b.n	801027e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80103be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80103c0:	f000 f94d 	bl	801065e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80103c4:	f000 fbf2 	bl	8010bac <xTaskResumeAll>
 80103c8:	e759      	b.n	801027e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80103ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80103cc:	f000 f947 	bl	801065e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80103d0:	f000 fbec 	bl	8010bac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80103d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80103d6:	f000 f994 	bl	8010702 <prvIsQueueEmpty>
 80103da:	4603      	mov	r3, r0
 80103dc:	2b00      	cmp	r3, #0
 80103de:	f43f af4e 	beq.w	801027e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80103e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d00d      	beq.n	8010404 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80103e8:	f001 fc98 	bl	8011d1c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80103ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80103ee:	f000 f88e 	bl	801050e <prvGetDisinheritPriorityAfterTimeout>
 80103f2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80103f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103f6:	685b      	ldr	r3, [r3, #4]
 80103f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80103fa:	4618      	mov	r0, r3
 80103fc:	f001 f890 	bl	8011520 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010400:	f001 fcba 	bl	8011d78 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010404:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8010406:	4618      	mov	r0, r3
 8010408:	3738      	adds	r7, #56	; 0x38
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}
 801040e:	bf00      	nop
 8010410:	e000ed04 	.word	0xe000ed04

08010414 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b08e      	sub	sp, #56	; 0x38
 8010418:	af00      	add	r7, sp, #0
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010426:	2b00      	cmp	r3, #0
 8010428:	d109      	bne.n	801043e <xQueueReceiveFromISR+0x2a>
 801042a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801042e:	f383 8811 	msr	BASEPRI, r3
 8010432:	f3bf 8f6f 	isb	sy
 8010436:	f3bf 8f4f 	dsb	sy
 801043a:	623b      	str	r3, [r7, #32]
 801043c:	e7fe      	b.n	801043c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801043e:	68bb      	ldr	r3, [r7, #8]
 8010440:	2b00      	cmp	r3, #0
 8010442:	d103      	bne.n	801044c <xQueueReceiveFromISR+0x38>
 8010444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010448:	2b00      	cmp	r3, #0
 801044a:	d101      	bne.n	8010450 <xQueueReceiveFromISR+0x3c>
 801044c:	2301      	movs	r3, #1
 801044e:	e000      	b.n	8010452 <xQueueReceiveFromISR+0x3e>
 8010450:	2300      	movs	r3, #0
 8010452:	2b00      	cmp	r3, #0
 8010454:	d109      	bne.n	801046a <xQueueReceiveFromISR+0x56>
 8010456:	f04f 0350 	mov.w	r3, #80	; 0x50
 801045a:	f383 8811 	msr	BASEPRI, r3
 801045e:	f3bf 8f6f 	isb	sy
 8010462:	f3bf 8f4f 	dsb	sy
 8010466:	61fb      	str	r3, [r7, #28]
 8010468:	e7fe      	b.n	8010468 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801046a:	f001 fd33 	bl	8011ed4 <vPortValidateInterruptPriority>
	__asm volatile
 801046e:	f3ef 8211 	mrs	r2, BASEPRI
 8010472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010476:	f383 8811 	msr	BASEPRI, r3
 801047a:	f3bf 8f6f 	isb	sy
 801047e:	f3bf 8f4f 	dsb	sy
 8010482:	61ba      	str	r2, [r7, #24]
 8010484:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010486:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010488:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801048a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801048c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801048e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010492:	2b00      	cmp	r3, #0
 8010494:	d02f      	beq.n	80104f6 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010498:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801049c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80104a0:	68b9      	ldr	r1, [r7, #8]
 80104a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104a4:	f000 f8b5 	bl	8010612 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80104a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104aa:	1e5a      	subs	r2, r3, #1
 80104ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80104b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80104b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104b8:	d112      	bne.n	80104e0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80104ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104bc:	691b      	ldr	r3, [r3, #16]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d016      	beq.n	80104f0 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80104c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104c4:	3310      	adds	r3, #16
 80104c6:	4618      	mov	r0, r3
 80104c8:	f000 fd46 	bl	8010f58 <xTaskRemoveFromEventList>
 80104cc:	4603      	mov	r3, r0
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d00e      	beq.n	80104f0 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d00b      	beq.n	80104f0 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	2201      	movs	r2, #1
 80104dc:	601a      	str	r2, [r3, #0]
 80104de:	e007      	b.n	80104f0 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80104e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80104e4:	3301      	adds	r3, #1
 80104e6:	b2db      	uxtb	r3, r3
 80104e8:	b25a      	sxtb	r2, r3
 80104ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80104f0:	2301      	movs	r3, #1
 80104f2:	637b      	str	r3, [r7, #52]	; 0x34
 80104f4:	e001      	b.n	80104fa <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80104f6:	2300      	movs	r3, #0
 80104f8:	637b      	str	r3, [r7, #52]	; 0x34
 80104fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80104fe:	693b      	ldr	r3, [r7, #16]
 8010500:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010506:	4618      	mov	r0, r3
 8010508:	3738      	adds	r7, #56	; 0x38
 801050a:	46bd      	mov	sp, r7
 801050c:	bd80      	pop	{r7, pc}

0801050e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801050e:	b480      	push	{r7}
 8010510:	b085      	sub	sp, #20
 8010512:	af00      	add	r7, sp, #0
 8010514:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801051a:	2b00      	cmp	r3, #0
 801051c:	d006      	beq.n	801052c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	f1c3 0307 	rsb	r3, r3, #7
 8010528:	60fb      	str	r3, [r7, #12]
 801052a:	e001      	b.n	8010530 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801052c:	2300      	movs	r3, #0
 801052e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010530:	68fb      	ldr	r3, [r7, #12]
	}
 8010532:	4618      	mov	r0, r3
 8010534:	3714      	adds	r7, #20
 8010536:	46bd      	mov	sp, r7
 8010538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053c:	4770      	bx	lr

0801053e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801053e:	b580      	push	{r7, lr}
 8010540:	b086      	sub	sp, #24
 8010542:	af00      	add	r7, sp, #0
 8010544:	60f8      	str	r0, [r7, #12]
 8010546:	60b9      	str	r1, [r7, #8]
 8010548:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801054a:	2300      	movs	r3, #0
 801054c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010552:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010558:	2b00      	cmp	r3, #0
 801055a:	d10d      	bne.n	8010578 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d14d      	bne.n	8010600 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	685b      	ldr	r3, [r3, #4]
 8010568:	4618      	mov	r0, r3
 801056a:	f000 ff55 	bl	8011418 <xTaskPriorityDisinherit>
 801056e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	2200      	movs	r2, #0
 8010574:	605a      	str	r2, [r3, #4]
 8010576:	e043      	b.n	8010600 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d119      	bne.n	80105b2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	6898      	ldr	r0, [r3, #8]
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010586:	461a      	mov	r2, r3
 8010588:	68b9      	ldr	r1, [r7, #8]
 801058a:	f002 fc31 	bl	8012df0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	689a      	ldr	r2, [r3, #8]
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010596:	441a      	add	r2, r3
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	689a      	ldr	r2, [r3, #8]
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	685b      	ldr	r3, [r3, #4]
 80105a4:	429a      	cmp	r2, r3
 80105a6:	d32b      	bcc.n	8010600 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	681a      	ldr	r2, [r3, #0]
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	609a      	str	r2, [r3, #8]
 80105b0:	e026      	b.n	8010600 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	68d8      	ldr	r0, [r3, #12]
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105ba:	461a      	mov	r2, r3
 80105bc:	68b9      	ldr	r1, [r7, #8]
 80105be:	f002 fc17 	bl	8012df0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	68da      	ldr	r2, [r3, #12]
 80105c6:	68fb      	ldr	r3, [r7, #12]
 80105c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105ca:	425b      	negs	r3, r3
 80105cc:	441a      	add	r2, r3
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	68da      	ldr	r2, [r3, #12]
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	429a      	cmp	r2, r3
 80105dc:	d207      	bcs.n	80105ee <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	685a      	ldr	r2, [r3, #4]
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105e6:	425b      	negs	r3, r3
 80105e8:	441a      	add	r2, r3
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2b02      	cmp	r3, #2
 80105f2:	d105      	bne.n	8010600 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80105f4:	693b      	ldr	r3, [r7, #16]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d002      	beq.n	8010600 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	3b01      	subs	r3, #1
 80105fe:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010600:	693b      	ldr	r3, [r7, #16]
 8010602:	1c5a      	adds	r2, r3, #1
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010608:	697b      	ldr	r3, [r7, #20]
}
 801060a:	4618      	mov	r0, r3
 801060c:	3718      	adds	r7, #24
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}

08010612 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010612:	b580      	push	{r7, lr}
 8010614:	b082      	sub	sp, #8
 8010616:	af00      	add	r7, sp, #0
 8010618:	6078      	str	r0, [r7, #4]
 801061a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010620:	2b00      	cmp	r3, #0
 8010622:	d018      	beq.n	8010656 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	68da      	ldr	r2, [r3, #12]
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801062c:	441a      	add	r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	68da      	ldr	r2, [r3, #12]
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	685b      	ldr	r3, [r3, #4]
 801063a:	429a      	cmp	r2, r3
 801063c:	d303      	bcc.n	8010646 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681a      	ldr	r2, [r3, #0]
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	68d9      	ldr	r1, [r3, #12]
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801064e:	461a      	mov	r2, r3
 8010650:	6838      	ldr	r0, [r7, #0]
 8010652:	f002 fbcd 	bl	8012df0 <memcpy>
	}
}
 8010656:	bf00      	nop
 8010658:	3708      	adds	r7, #8
 801065a:	46bd      	mov	sp, r7
 801065c:	bd80      	pop	{r7, pc}

0801065e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801065e:	b580      	push	{r7, lr}
 8010660:	b084      	sub	sp, #16
 8010662:	af00      	add	r7, sp, #0
 8010664:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010666:	f001 fb59 	bl	8011d1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010670:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010672:	e011      	b.n	8010698 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010678:	2b00      	cmp	r3, #0
 801067a:	d012      	beq.n	80106a2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	3324      	adds	r3, #36	; 0x24
 8010680:	4618      	mov	r0, r3
 8010682:	f000 fc69 	bl	8010f58 <xTaskRemoveFromEventList>
 8010686:	4603      	mov	r3, r0
 8010688:	2b00      	cmp	r3, #0
 801068a:	d001      	beq.n	8010690 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801068c:	f000 fd3c 	bl	8011108 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010690:	7bfb      	ldrb	r3, [r7, #15]
 8010692:	3b01      	subs	r3, #1
 8010694:	b2db      	uxtb	r3, r3
 8010696:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801069c:	2b00      	cmp	r3, #0
 801069e:	dce9      	bgt.n	8010674 <prvUnlockQueue+0x16>
 80106a0:	e000      	b.n	80106a4 <prvUnlockQueue+0x46>
					break;
 80106a2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	22ff      	movs	r2, #255	; 0xff
 80106a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80106ac:	f001 fb64 	bl	8011d78 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80106b0:	f001 fb34 	bl	8011d1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80106ba:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80106bc:	e011      	b.n	80106e2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	691b      	ldr	r3, [r3, #16]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d012      	beq.n	80106ec <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	3310      	adds	r3, #16
 80106ca:	4618      	mov	r0, r3
 80106cc:	f000 fc44 	bl	8010f58 <xTaskRemoveFromEventList>
 80106d0:	4603      	mov	r3, r0
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d001      	beq.n	80106da <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80106d6:	f000 fd17 	bl	8011108 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80106da:	7bbb      	ldrb	r3, [r7, #14]
 80106dc:	3b01      	subs	r3, #1
 80106de:	b2db      	uxtb	r3, r3
 80106e0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80106e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	dce9      	bgt.n	80106be <prvUnlockQueue+0x60>
 80106ea:	e000      	b.n	80106ee <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80106ec:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	22ff      	movs	r2, #255	; 0xff
 80106f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80106f6:	f001 fb3f 	bl	8011d78 <vPortExitCritical>
}
 80106fa:	bf00      	nop
 80106fc:	3710      	adds	r7, #16
 80106fe:	46bd      	mov	sp, r7
 8010700:	bd80      	pop	{r7, pc}

08010702 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010702:	b580      	push	{r7, lr}
 8010704:	b084      	sub	sp, #16
 8010706:	af00      	add	r7, sp, #0
 8010708:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801070a:	f001 fb07 	bl	8011d1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010712:	2b00      	cmp	r3, #0
 8010714:	d102      	bne.n	801071c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010716:	2301      	movs	r3, #1
 8010718:	60fb      	str	r3, [r7, #12]
 801071a:	e001      	b.n	8010720 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801071c:	2300      	movs	r3, #0
 801071e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010720:	f001 fb2a 	bl	8011d78 <vPortExitCritical>

	return xReturn;
 8010724:	68fb      	ldr	r3, [r7, #12]
}
 8010726:	4618      	mov	r0, r3
 8010728:	3710      	adds	r7, #16
 801072a:	46bd      	mov	sp, r7
 801072c:	bd80      	pop	{r7, pc}

0801072e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801072e:	b580      	push	{r7, lr}
 8010730:	b084      	sub	sp, #16
 8010732:	af00      	add	r7, sp, #0
 8010734:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010736:	f001 faf1 	bl	8011d1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010742:	429a      	cmp	r2, r3
 8010744:	d102      	bne.n	801074c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010746:	2301      	movs	r3, #1
 8010748:	60fb      	str	r3, [r7, #12]
 801074a:	e001      	b.n	8010750 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801074c:	2300      	movs	r3, #0
 801074e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010750:	f001 fb12 	bl	8011d78 <vPortExitCritical>

	return xReturn;
 8010754:	68fb      	ldr	r3, [r7, #12]
}
 8010756:	4618      	mov	r0, r3
 8010758:	3710      	adds	r7, #16
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}

0801075e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801075e:	b580      	push	{r7, lr}
 8010760:	b08e      	sub	sp, #56	; 0x38
 8010762:	af04      	add	r7, sp, #16
 8010764:	60f8      	str	r0, [r7, #12]
 8010766:	60b9      	str	r1, [r7, #8]
 8010768:	607a      	str	r2, [r7, #4]
 801076a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801076c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801076e:	2b00      	cmp	r3, #0
 8010770:	d109      	bne.n	8010786 <xTaskCreateStatic+0x28>
	__asm volatile
 8010772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010776:	f383 8811 	msr	BASEPRI, r3
 801077a:	f3bf 8f6f 	isb	sy
 801077e:	f3bf 8f4f 	dsb	sy
 8010782:	623b      	str	r3, [r7, #32]
 8010784:	e7fe      	b.n	8010784 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8010786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010788:	2b00      	cmp	r3, #0
 801078a:	d109      	bne.n	80107a0 <xTaskCreateStatic+0x42>
 801078c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010790:	f383 8811 	msr	BASEPRI, r3
 8010794:	f3bf 8f6f 	isb	sy
 8010798:	f3bf 8f4f 	dsb	sy
 801079c:	61fb      	str	r3, [r7, #28]
 801079e:	e7fe      	b.n	801079e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80107a0:	2354      	movs	r3, #84	; 0x54
 80107a2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80107a4:	693b      	ldr	r3, [r7, #16]
 80107a6:	2b54      	cmp	r3, #84	; 0x54
 80107a8:	d009      	beq.n	80107be <xTaskCreateStatic+0x60>
 80107aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107ae:	f383 8811 	msr	BASEPRI, r3
 80107b2:	f3bf 8f6f 	isb	sy
 80107b6:	f3bf 8f4f 	dsb	sy
 80107ba:	61bb      	str	r3, [r7, #24]
 80107bc:	e7fe      	b.n	80107bc <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80107be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d01e      	beq.n	8010802 <xTaskCreateStatic+0xa4>
 80107c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d01b      	beq.n	8010802 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80107ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80107ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80107d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80107d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107d6:	2202      	movs	r2, #2
 80107d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80107dc:	2300      	movs	r3, #0
 80107de:	9303      	str	r3, [sp, #12]
 80107e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107e2:	9302      	str	r3, [sp, #8]
 80107e4:	f107 0314 	add.w	r3, r7, #20
 80107e8:	9301      	str	r3, [sp, #4]
 80107ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107ec:	9300      	str	r3, [sp, #0]
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	687a      	ldr	r2, [r7, #4]
 80107f2:	68b9      	ldr	r1, [r7, #8]
 80107f4:	68f8      	ldr	r0, [r7, #12]
 80107f6:	f000 f850 	bl	801089a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80107fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80107fc:	f000 f8cc 	bl	8010998 <prvAddNewTaskToReadyList>
 8010800:	e001      	b.n	8010806 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8010802:	2300      	movs	r3, #0
 8010804:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010806:	697b      	ldr	r3, [r7, #20]
	}
 8010808:	4618      	mov	r0, r3
 801080a:	3728      	adds	r7, #40	; 0x28
 801080c:	46bd      	mov	sp, r7
 801080e:	bd80      	pop	{r7, pc}

08010810 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010810:	b580      	push	{r7, lr}
 8010812:	b08c      	sub	sp, #48	; 0x30
 8010814:	af04      	add	r7, sp, #16
 8010816:	60f8      	str	r0, [r7, #12]
 8010818:	60b9      	str	r1, [r7, #8]
 801081a:	603b      	str	r3, [r7, #0]
 801081c:	4613      	mov	r3, r2
 801081e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010820:	88fb      	ldrh	r3, [r7, #6]
 8010822:	009b      	lsls	r3, r3, #2
 8010824:	4618      	mov	r0, r3
 8010826:	f001 fb93 	bl	8011f50 <pvPortMalloc>
 801082a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801082c:	697b      	ldr	r3, [r7, #20]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d00e      	beq.n	8010850 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8010832:	2054      	movs	r0, #84	; 0x54
 8010834:	f001 fb8c 	bl	8011f50 <pvPortMalloc>
 8010838:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801083a:	69fb      	ldr	r3, [r7, #28]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d003      	beq.n	8010848 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010840:	69fb      	ldr	r3, [r7, #28]
 8010842:	697a      	ldr	r2, [r7, #20]
 8010844:	631a      	str	r2, [r3, #48]	; 0x30
 8010846:	e005      	b.n	8010854 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010848:	6978      	ldr	r0, [r7, #20]
 801084a:	f001 fc43 	bl	80120d4 <vPortFree>
 801084e:	e001      	b.n	8010854 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010850:	2300      	movs	r3, #0
 8010852:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010854:	69fb      	ldr	r3, [r7, #28]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d017      	beq.n	801088a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801085a:	69fb      	ldr	r3, [r7, #28]
 801085c:	2200      	movs	r2, #0
 801085e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010862:	88fa      	ldrh	r2, [r7, #6]
 8010864:	2300      	movs	r3, #0
 8010866:	9303      	str	r3, [sp, #12]
 8010868:	69fb      	ldr	r3, [r7, #28]
 801086a:	9302      	str	r3, [sp, #8]
 801086c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801086e:	9301      	str	r3, [sp, #4]
 8010870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010872:	9300      	str	r3, [sp, #0]
 8010874:	683b      	ldr	r3, [r7, #0]
 8010876:	68b9      	ldr	r1, [r7, #8]
 8010878:	68f8      	ldr	r0, [r7, #12]
 801087a:	f000 f80e 	bl	801089a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801087e:	69f8      	ldr	r0, [r7, #28]
 8010880:	f000 f88a 	bl	8010998 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010884:	2301      	movs	r3, #1
 8010886:	61bb      	str	r3, [r7, #24]
 8010888:	e002      	b.n	8010890 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801088a:	f04f 33ff 	mov.w	r3, #4294967295
 801088e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010890:	69bb      	ldr	r3, [r7, #24]
	}
 8010892:	4618      	mov	r0, r3
 8010894:	3720      	adds	r7, #32
 8010896:	46bd      	mov	sp, r7
 8010898:	bd80      	pop	{r7, pc}

0801089a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801089a:	b580      	push	{r7, lr}
 801089c:	b088      	sub	sp, #32
 801089e:	af00      	add	r7, sp, #0
 80108a0:	60f8      	str	r0, [r7, #12]
 80108a2:	60b9      	str	r1, [r7, #8]
 80108a4:	607a      	str	r2, [r7, #4]
 80108a6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80108a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80108b2:	3b01      	subs	r3, #1
 80108b4:	009b      	lsls	r3, r3, #2
 80108b6:	4413      	add	r3, r2
 80108b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80108ba:	69bb      	ldr	r3, [r7, #24]
 80108bc:	f023 0307 	bic.w	r3, r3, #7
 80108c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80108c2:	69bb      	ldr	r3, [r7, #24]
 80108c4:	f003 0307 	and.w	r3, r3, #7
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d009      	beq.n	80108e0 <prvInitialiseNewTask+0x46>
 80108cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108d0:	f383 8811 	msr	BASEPRI, r3
 80108d4:	f3bf 8f6f 	isb	sy
 80108d8:	f3bf 8f4f 	dsb	sy
 80108dc:	617b      	str	r3, [r7, #20]
 80108de:	e7fe      	b.n	80108de <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80108e0:	2300      	movs	r3, #0
 80108e2:	61fb      	str	r3, [r7, #28]
 80108e4:	e012      	b.n	801090c <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80108e6:	68ba      	ldr	r2, [r7, #8]
 80108e8:	69fb      	ldr	r3, [r7, #28]
 80108ea:	4413      	add	r3, r2
 80108ec:	7819      	ldrb	r1, [r3, #0]
 80108ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80108f0:	69fb      	ldr	r3, [r7, #28]
 80108f2:	4413      	add	r3, r2
 80108f4:	3334      	adds	r3, #52	; 0x34
 80108f6:	460a      	mov	r2, r1
 80108f8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80108fa:	68ba      	ldr	r2, [r7, #8]
 80108fc:	69fb      	ldr	r3, [r7, #28]
 80108fe:	4413      	add	r3, r2
 8010900:	781b      	ldrb	r3, [r3, #0]
 8010902:	2b00      	cmp	r3, #0
 8010904:	d006      	beq.n	8010914 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010906:	69fb      	ldr	r3, [r7, #28]
 8010908:	3301      	adds	r3, #1
 801090a:	61fb      	str	r3, [r7, #28]
 801090c:	69fb      	ldr	r3, [r7, #28]
 801090e:	2b0f      	cmp	r3, #15
 8010910:	d9e9      	bls.n	80108e6 <prvInitialiseNewTask+0x4c>
 8010912:	e000      	b.n	8010916 <prvInitialiseNewTask+0x7c>
		{
			break;
 8010914:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010918:	2200      	movs	r2, #0
 801091a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801091e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010920:	2b06      	cmp	r3, #6
 8010922:	d901      	bls.n	8010928 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010924:	2306      	movs	r3, #6
 8010926:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801092a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801092c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801092e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010930:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010932:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010936:	2200      	movs	r2, #0
 8010938:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801093a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801093c:	3304      	adds	r3, #4
 801093e:	4618      	mov	r0, r3
 8010940:	f7fe ff53 	bl	800f7ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010946:	3318      	adds	r3, #24
 8010948:	4618      	mov	r0, r3
 801094a:	f7fe ff4e 	bl	800f7ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801094e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010952:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010956:	f1c3 0207 	rsb	r2, r3, #7
 801095a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801095c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801095e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010962:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010966:	2200      	movs	r2, #0
 8010968:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801096a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801096c:	2200      	movs	r2, #0
 801096e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010972:	683a      	ldr	r2, [r7, #0]
 8010974:	68f9      	ldr	r1, [r7, #12]
 8010976:	69b8      	ldr	r0, [r7, #24]
 8010978:	f001 f8aa 	bl	8011ad0 <pxPortInitialiseStack>
 801097c:	4602      	mov	r2, r0
 801097e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010980:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8010982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010984:	2b00      	cmp	r3, #0
 8010986:	d002      	beq.n	801098e <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801098a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801098c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801098e:	bf00      	nop
 8010990:	3720      	adds	r7, #32
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}
	...

08010998 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b082      	sub	sp, #8
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80109a0:	f001 f9bc 	bl	8011d1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80109a4:	4b2a      	ldr	r3, [pc, #168]	; (8010a50 <prvAddNewTaskToReadyList+0xb8>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	3301      	adds	r3, #1
 80109aa:	4a29      	ldr	r2, [pc, #164]	; (8010a50 <prvAddNewTaskToReadyList+0xb8>)
 80109ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80109ae:	4b29      	ldr	r3, [pc, #164]	; (8010a54 <prvAddNewTaskToReadyList+0xbc>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d109      	bne.n	80109ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80109b6:	4a27      	ldr	r2, [pc, #156]	; (8010a54 <prvAddNewTaskToReadyList+0xbc>)
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80109bc:	4b24      	ldr	r3, [pc, #144]	; (8010a50 <prvAddNewTaskToReadyList+0xb8>)
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	2b01      	cmp	r3, #1
 80109c2:	d110      	bne.n	80109e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80109c4:	f000 fbc4 	bl	8011150 <prvInitialiseTaskLists>
 80109c8:	e00d      	b.n	80109e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80109ca:	4b23      	ldr	r3, [pc, #140]	; (8010a58 <prvAddNewTaskToReadyList+0xc0>)
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d109      	bne.n	80109e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80109d2:	4b20      	ldr	r3, [pc, #128]	; (8010a54 <prvAddNewTaskToReadyList+0xbc>)
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109dc:	429a      	cmp	r2, r3
 80109de:	d802      	bhi.n	80109e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80109e0:	4a1c      	ldr	r2, [pc, #112]	; (8010a54 <prvAddNewTaskToReadyList+0xbc>)
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80109e6:	4b1d      	ldr	r3, [pc, #116]	; (8010a5c <prvAddNewTaskToReadyList+0xc4>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	3301      	adds	r3, #1
 80109ec:	4a1b      	ldr	r2, [pc, #108]	; (8010a5c <prvAddNewTaskToReadyList+0xc4>)
 80109ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109f4:	2201      	movs	r2, #1
 80109f6:	409a      	lsls	r2, r3
 80109f8:	4b19      	ldr	r3, [pc, #100]	; (8010a60 <prvAddNewTaskToReadyList+0xc8>)
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	4313      	orrs	r3, r2
 80109fe:	4a18      	ldr	r2, [pc, #96]	; (8010a60 <prvAddNewTaskToReadyList+0xc8>)
 8010a00:	6013      	str	r3, [r2, #0]
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a06:	4613      	mov	r3, r2
 8010a08:	009b      	lsls	r3, r3, #2
 8010a0a:	4413      	add	r3, r2
 8010a0c:	009b      	lsls	r3, r3, #2
 8010a0e:	4a15      	ldr	r2, [pc, #84]	; (8010a64 <prvAddNewTaskToReadyList+0xcc>)
 8010a10:	441a      	add	r2, r3
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	3304      	adds	r3, #4
 8010a16:	4619      	mov	r1, r3
 8010a18:	4610      	mov	r0, r2
 8010a1a:	f7fe fef3 	bl	800f804 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010a1e:	f001 f9ab 	bl	8011d78 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010a22:	4b0d      	ldr	r3, [pc, #52]	; (8010a58 <prvAddNewTaskToReadyList+0xc0>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d00e      	beq.n	8010a48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010a2a:	4b0a      	ldr	r3, [pc, #40]	; (8010a54 <prvAddNewTaskToReadyList+0xbc>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a34:	429a      	cmp	r2, r3
 8010a36:	d207      	bcs.n	8010a48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010a38:	4b0b      	ldr	r3, [pc, #44]	; (8010a68 <prvAddNewTaskToReadyList+0xd0>)
 8010a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a3e:	601a      	str	r2, [r3, #0]
 8010a40:	f3bf 8f4f 	dsb	sy
 8010a44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010a48:	bf00      	nop
 8010a4a:	3708      	adds	r7, #8
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}
 8010a50:	20001588 	.word	0x20001588
 8010a54:	20001488 	.word	0x20001488
 8010a58:	20001594 	.word	0x20001594
 8010a5c:	200015a4 	.word	0x200015a4
 8010a60:	20001590 	.word	0x20001590
 8010a64:	2000148c 	.word	0x2000148c
 8010a68:	e000ed04 	.word	0xe000ed04

08010a6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b084      	sub	sp, #16
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010a74:	2300      	movs	r3, #0
 8010a76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d016      	beq.n	8010aac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010a7e:	4b13      	ldr	r3, [pc, #76]	; (8010acc <vTaskDelay+0x60>)
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d009      	beq.n	8010a9a <vTaskDelay+0x2e>
 8010a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a8a:	f383 8811 	msr	BASEPRI, r3
 8010a8e:	f3bf 8f6f 	isb	sy
 8010a92:	f3bf 8f4f 	dsb	sy
 8010a96:	60bb      	str	r3, [r7, #8]
 8010a98:	e7fe      	b.n	8010a98 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8010a9a:	f000 f879 	bl	8010b90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010a9e:	2100      	movs	r1, #0
 8010aa0:	6878      	ldr	r0, [r7, #4]
 8010aa2:	f000 ffaf 	bl	8011a04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010aa6:	f000 f881 	bl	8010bac <xTaskResumeAll>
 8010aaa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d107      	bne.n	8010ac2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8010ab2:	4b07      	ldr	r3, [pc, #28]	; (8010ad0 <vTaskDelay+0x64>)
 8010ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ab8:	601a      	str	r2, [r3, #0]
 8010aba:	f3bf 8f4f 	dsb	sy
 8010abe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010ac2:	bf00      	nop
 8010ac4:	3710      	adds	r7, #16
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}
 8010aca:	bf00      	nop
 8010acc:	200015b0 	.word	0x200015b0
 8010ad0:	e000ed04 	.word	0xe000ed04

08010ad4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b08a      	sub	sp, #40	; 0x28
 8010ad8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010ada:	2300      	movs	r3, #0
 8010adc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010ade:	2300      	movs	r3, #0
 8010ae0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010ae2:	463a      	mov	r2, r7
 8010ae4:	1d39      	adds	r1, r7, #4
 8010ae6:	f107 0308 	add.w	r3, r7, #8
 8010aea:	4618      	mov	r0, r3
 8010aec:	f7f1 fa44 	bl	8001f78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010af0:	6839      	ldr	r1, [r7, #0]
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	68ba      	ldr	r2, [r7, #8]
 8010af6:	9202      	str	r2, [sp, #8]
 8010af8:	9301      	str	r3, [sp, #4]
 8010afa:	2300      	movs	r3, #0
 8010afc:	9300      	str	r3, [sp, #0]
 8010afe:	2300      	movs	r3, #0
 8010b00:	460a      	mov	r2, r1
 8010b02:	491d      	ldr	r1, [pc, #116]	; (8010b78 <vTaskStartScheduler+0xa4>)
 8010b04:	481d      	ldr	r0, [pc, #116]	; (8010b7c <vTaskStartScheduler+0xa8>)
 8010b06:	f7ff fe2a 	bl	801075e <xTaskCreateStatic>
 8010b0a:	4602      	mov	r2, r0
 8010b0c:	4b1c      	ldr	r3, [pc, #112]	; (8010b80 <vTaskStartScheduler+0xac>)
 8010b0e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010b10:	4b1b      	ldr	r3, [pc, #108]	; (8010b80 <vTaskStartScheduler+0xac>)
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d002      	beq.n	8010b1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010b18:	2301      	movs	r3, #1
 8010b1a:	617b      	str	r3, [r7, #20]
 8010b1c:	e001      	b.n	8010b22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010b1e:	2300      	movs	r3, #0
 8010b20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010b22:	697b      	ldr	r3, [r7, #20]
 8010b24:	2b01      	cmp	r3, #1
 8010b26:	d115      	bne.n	8010b54 <vTaskStartScheduler+0x80>
 8010b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b2c:	f383 8811 	msr	BASEPRI, r3
 8010b30:	f3bf 8f6f 	isb	sy
 8010b34:	f3bf 8f4f 	dsb	sy
 8010b38:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010b3a:	4b12      	ldr	r3, [pc, #72]	; (8010b84 <vTaskStartScheduler+0xb0>)
 8010b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8010b40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010b42:	4b11      	ldr	r3, [pc, #68]	; (8010b88 <vTaskStartScheduler+0xb4>)
 8010b44:	2201      	movs	r2, #1
 8010b46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8010b48:	4b10      	ldr	r3, [pc, #64]	; (8010b8c <vTaskStartScheduler+0xb8>)
 8010b4a:	2200      	movs	r2, #0
 8010b4c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010b4e:	f001 f847 	bl	8011be0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010b52:	e00d      	b.n	8010b70 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b5a:	d109      	bne.n	8010b70 <vTaskStartScheduler+0x9c>
 8010b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b60:	f383 8811 	msr	BASEPRI, r3
 8010b64:	f3bf 8f6f 	isb	sy
 8010b68:	f3bf 8f4f 	dsb	sy
 8010b6c:	60fb      	str	r3, [r7, #12]
 8010b6e:	e7fe      	b.n	8010b6e <vTaskStartScheduler+0x9a>
}
 8010b70:	bf00      	nop
 8010b72:	3718      	adds	r7, #24
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}
 8010b78:	08018f8c 	.word	0x08018f8c
 8010b7c:	08011121 	.word	0x08011121
 8010b80:	200015ac 	.word	0x200015ac
 8010b84:	200015a8 	.word	0x200015a8
 8010b88:	20001594 	.word	0x20001594
 8010b8c:	2000158c 	.word	0x2000158c

08010b90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010b90:	b480      	push	{r7}
 8010b92:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010b94:	4b04      	ldr	r3, [pc, #16]	; (8010ba8 <vTaskSuspendAll+0x18>)
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	3301      	adds	r3, #1
 8010b9a:	4a03      	ldr	r2, [pc, #12]	; (8010ba8 <vTaskSuspendAll+0x18>)
 8010b9c:	6013      	str	r3, [r2, #0]
}
 8010b9e:	bf00      	nop
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba6:	4770      	bx	lr
 8010ba8:	200015b0 	.word	0x200015b0

08010bac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b084      	sub	sp, #16
 8010bb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010bb2:	2300      	movs	r3, #0
 8010bb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010bba:	4b41      	ldr	r3, [pc, #260]	; (8010cc0 <xTaskResumeAll+0x114>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d109      	bne.n	8010bd6 <xTaskResumeAll+0x2a>
 8010bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bc6:	f383 8811 	msr	BASEPRI, r3
 8010bca:	f3bf 8f6f 	isb	sy
 8010bce:	f3bf 8f4f 	dsb	sy
 8010bd2:	603b      	str	r3, [r7, #0]
 8010bd4:	e7fe      	b.n	8010bd4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010bd6:	f001 f8a1 	bl	8011d1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010bda:	4b39      	ldr	r3, [pc, #228]	; (8010cc0 <xTaskResumeAll+0x114>)
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	3b01      	subs	r3, #1
 8010be0:	4a37      	ldr	r2, [pc, #220]	; (8010cc0 <xTaskResumeAll+0x114>)
 8010be2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010be4:	4b36      	ldr	r3, [pc, #216]	; (8010cc0 <xTaskResumeAll+0x114>)
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d161      	bne.n	8010cb0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010bec:	4b35      	ldr	r3, [pc, #212]	; (8010cc4 <xTaskResumeAll+0x118>)
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d05d      	beq.n	8010cb0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010bf4:	e02e      	b.n	8010c54 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8010bf6:	4b34      	ldr	r3, [pc, #208]	; (8010cc8 <xTaskResumeAll+0x11c>)
 8010bf8:	68db      	ldr	r3, [r3, #12]
 8010bfa:	68db      	ldr	r3, [r3, #12]
 8010bfc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	3318      	adds	r3, #24
 8010c02:	4618      	mov	r0, r3
 8010c04:	f7fe fe5b 	bl	800f8be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	3304      	adds	r3, #4
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	f7fe fe56 	bl	800f8be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c16:	2201      	movs	r2, #1
 8010c18:	409a      	lsls	r2, r3
 8010c1a:	4b2c      	ldr	r3, [pc, #176]	; (8010ccc <xTaskResumeAll+0x120>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	4313      	orrs	r3, r2
 8010c20:	4a2a      	ldr	r2, [pc, #168]	; (8010ccc <xTaskResumeAll+0x120>)
 8010c22:	6013      	str	r3, [r2, #0]
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c28:	4613      	mov	r3, r2
 8010c2a:	009b      	lsls	r3, r3, #2
 8010c2c:	4413      	add	r3, r2
 8010c2e:	009b      	lsls	r3, r3, #2
 8010c30:	4a27      	ldr	r2, [pc, #156]	; (8010cd0 <xTaskResumeAll+0x124>)
 8010c32:	441a      	add	r2, r3
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	3304      	adds	r3, #4
 8010c38:	4619      	mov	r1, r3
 8010c3a:	4610      	mov	r0, r2
 8010c3c:	f7fe fde2 	bl	800f804 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c44:	4b23      	ldr	r3, [pc, #140]	; (8010cd4 <xTaskResumeAll+0x128>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d302      	bcc.n	8010c54 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8010c4e:	4b22      	ldr	r3, [pc, #136]	; (8010cd8 <xTaskResumeAll+0x12c>)
 8010c50:	2201      	movs	r2, #1
 8010c52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010c54:	4b1c      	ldr	r3, [pc, #112]	; (8010cc8 <xTaskResumeAll+0x11c>)
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d1cc      	bne.n	8010bf6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d001      	beq.n	8010c66 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010c62:	f000 fb0f 	bl	8011284 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010c66:	4b1d      	ldr	r3, [pc, #116]	; (8010cdc <xTaskResumeAll+0x130>)
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d010      	beq.n	8010c94 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010c72:	f000 f837 	bl	8010ce4 <xTaskIncrementTick>
 8010c76:	4603      	mov	r3, r0
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d002      	beq.n	8010c82 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8010c7c:	4b16      	ldr	r3, [pc, #88]	; (8010cd8 <xTaskResumeAll+0x12c>)
 8010c7e:	2201      	movs	r2, #1
 8010c80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	3b01      	subs	r3, #1
 8010c86:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d1f1      	bne.n	8010c72 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8010c8e:	4b13      	ldr	r3, [pc, #76]	; (8010cdc <xTaskResumeAll+0x130>)
 8010c90:	2200      	movs	r2, #0
 8010c92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010c94:	4b10      	ldr	r3, [pc, #64]	; (8010cd8 <xTaskResumeAll+0x12c>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d009      	beq.n	8010cb0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010c9c:	2301      	movs	r3, #1
 8010c9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010ca0:	4b0f      	ldr	r3, [pc, #60]	; (8010ce0 <xTaskResumeAll+0x134>)
 8010ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ca6:	601a      	str	r2, [r3, #0]
 8010ca8:	f3bf 8f4f 	dsb	sy
 8010cac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010cb0:	f001 f862 	bl	8011d78 <vPortExitCritical>

	return xAlreadyYielded;
 8010cb4:	68bb      	ldr	r3, [r7, #8]
}
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	3710      	adds	r7, #16
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	bd80      	pop	{r7, pc}
 8010cbe:	bf00      	nop
 8010cc0:	200015b0 	.word	0x200015b0
 8010cc4:	20001588 	.word	0x20001588
 8010cc8:	20001548 	.word	0x20001548
 8010ccc:	20001590 	.word	0x20001590
 8010cd0:	2000148c 	.word	0x2000148c
 8010cd4:	20001488 	.word	0x20001488
 8010cd8:	2000159c 	.word	0x2000159c
 8010cdc:	20001598 	.word	0x20001598
 8010ce0:	e000ed04 	.word	0xe000ed04

08010ce4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b086      	sub	sp, #24
 8010ce8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010cea:	2300      	movs	r3, #0
 8010cec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010cee:	4b50      	ldr	r3, [pc, #320]	; (8010e30 <xTaskIncrementTick+0x14c>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	f040 808c 	bne.w	8010e10 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010cf8:	4b4e      	ldr	r3, [pc, #312]	; (8010e34 <xTaskIncrementTick+0x150>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	3301      	adds	r3, #1
 8010cfe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010d00:	4a4c      	ldr	r2, [pc, #304]	; (8010e34 <xTaskIncrementTick+0x150>)
 8010d02:	693b      	ldr	r3, [r7, #16]
 8010d04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010d06:	693b      	ldr	r3, [r7, #16]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d11f      	bne.n	8010d4c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8010d0c:	4b4a      	ldr	r3, [pc, #296]	; (8010e38 <xTaskIncrementTick+0x154>)
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d009      	beq.n	8010d2a <xTaskIncrementTick+0x46>
 8010d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d1a:	f383 8811 	msr	BASEPRI, r3
 8010d1e:	f3bf 8f6f 	isb	sy
 8010d22:	f3bf 8f4f 	dsb	sy
 8010d26:	603b      	str	r3, [r7, #0]
 8010d28:	e7fe      	b.n	8010d28 <xTaskIncrementTick+0x44>
 8010d2a:	4b43      	ldr	r3, [pc, #268]	; (8010e38 <xTaskIncrementTick+0x154>)
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	60fb      	str	r3, [r7, #12]
 8010d30:	4b42      	ldr	r3, [pc, #264]	; (8010e3c <xTaskIncrementTick+0x158>)
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	4a40      	ldr	r2, [pc, #256]	; (8010e38 <xTaskIncrementTick+0x154>)
 8010d36:	6013      	str	r3, [r2, #0]
 8010d38:	4a40      	ldr	r2, [pc, #256]	; (8010e3c <xTaskIncrementTick+0x158>)
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	6013      	str	r3, [r2, #0]
 8010d3e:	4b40      	ldr	r3, [pc, #256]	; (8010e40 <xTaskIncrementTick+0x15c>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	3301      	adds	r3, #1
 8010d44:	4a3e      	ldr	r2, [pc, #248]	; (8010e40 <xTaskIncrementTick+0x15c>)
 8010d46:	6013      	str	r3, [r2, #0]
 8010d48:	f000 fa9c 	bl	8011284 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010d4c:	4b3d      	ldr	r3, [pc, #244]	; (8010e44 <xTaskIncrementTick+0x160>)
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	693a      	ldr	r2, [r7, #16]
 8010d52:	429a      	cmp	r2, r3
 8010d54:	d34d      	bcc.n	8010df2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d56:	4b38      	ldr	r3, [pc, #224]	; (8010e38 <xTaskIncrementTick+0x154>)
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d101      	bne.n	8010d64 <xTaskIncrementTick+0x80>
 8010d60:	2301      	movs	r3, #1
 8010d62:	e000      	b.n	8010d66 <xTaskIncrementTick+0x82>
 8010d64:	2300      	movs	r3, #0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d004      	beq.n	8010d74 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d6a:	4b36      	ldr	r3, [pc, #216]	; (8010e44 <xTaskIncrementTick+0x160>)
 8010d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8010d70:	601a      	str	r2, [r3, #0]
					break;
 8010d72:	e03e      	b.n	8010df2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8010d74:	4b30      	ldr	r3, [pc, #192]	; (8010e38 <xTaskIncrementTick+0x154>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	68db      	ldr	r3, [r3, #12]
 8010d7a:	68db      	ldr	r3, [r3, #12]
 8010d7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010d7e:	68bb      	ldr	r3, [r7, #8]
 8010d80:	685b      	ldr	r3, [r3, #4]
 8010d82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010d84:	693a      	ldr	r2, [r7, #16]
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	429a      	cmp	r2, r3
 8010d8a:	d203      	bcs.n	8010d94 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010d8c:	4a2d      	ldr	r2, [pc, #180]	; (8010e44 <xTaskIncrementTick+0x160>)
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	6013      	str	r3, [r2, #0]
						break;
 8010d92:	e02e      	b.n	8010df2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010d94:	68bb      	ldr	r3, [r7, #8]
 8010d96:	3304      	adds	r3, #4
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7fe fd90 	bl	800f8be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010d9e:	68bb      	ldr	r3, [r7, #8]
 8010da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d004      	beq.n	8010db0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010da6:	68bb      	ldr	r3, [r7, #8]
 8010da8:	3318      	adds	r3, #24
 8010daa:	4618      	mov	r0, r3
 8010dac:	f7fe fd87 	bl	800f8be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010db0:	68bb      	ldr	r3, [r7, #8]
 8010db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010db4:	2201      	movs	r2, #1
 8010db6:	409a      	lsls	r2, r3
 8010db8:	4b23      	ldr	r3, [pc, #140]	; (8010e48 <xTaskIncrementTick+0x164>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	4313      	orrs	r3, r2
 8010dbe:	4a22      	ldr	r2, [pc, #136]	; (8010e48 <xTaskIncrementTick+0x164>)
 8010dc0:	6013      	str	r3, [r2, #0]
 8010dc2:	68bb      	ldr	r3, [r7, #8]
 8010dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dc6:	4613      	mov	r3, r2
 8010dc8:	009b      	lsls	r3, r3, #2
 8010dca:	4413      	add	r3, r2
 8010dcc:	009b      	lsls	r3, r3, #2
 8010dce:	4a1f      	ldr	r2, [pc, #124]	; (8010e4c <xTaskIncrementTick+0x168>)
 8010dd0:	441a      	add	r2, r3
 8010dd2:	68bb      	ldr	r3, [r7, #8]
 8010dd4:	3304      	adds	r3, #4
 8010dd6:	4619      	mov	r1, r3
 8010dd8:	4610      	mov	r0, r2
 8010dda:	f7fe fd13 	bl	800f804 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010dde:	68bb      	ldr	r3, [r7, #8]
 8010de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de2:	4b1b      	ldr	r3, [pc, #108]	; (8010e50 <xTaskIncrementTick+0x16c>)
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de8:	429a      	cmp	r2, r3
 8010dea:	d3b4      	bcc.n	8010d56 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8010dec:	2301      	movs	r3, #1
 8010dee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010df0:	e7b1      	b.n	8010d56 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010df2:	4b17      	ldr	r3, [pc, #92]	; (8010e50 <xTaskIncrementTick+0x16c>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010df8:	4914      	ldr	r1, [pc, #80]	; (8010e4c <xTaskIncrementTick+0x168>)
 8010dfa:	4613      	mov	r3, r2
 8010dfc:	009b      	lsls	r3, r3, #2
 8010dfe:	4413      	add	r3, r2
 8010e00:	009b      	lsls	r3, r3, #2
 8010e02:	440b      	add	r3, r1
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	2b01      	cmp	r3, #1
 8010e08:	d907      	bls.n	8010e1a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8010e0a:	2301      	movs	r3, #1
 8010e0c:	617b      	str	r3, [r7, #20]
 8010e0e:	e004      	b.n	8010e1a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010e10:	4b10      	ldr	r3, [pc, #64]	; (8010e54 <xTaskIncrementTick+0x170>)
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	3301      	adds	r3, #1
 8010e16:	4a0f      	ldr	r2, [pc, #60]	; (8010e54 <xTaskIncrementTick+0x170>)
 8010e18:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010e1a:	4b0f      	ldr	r3, [pc, #60]	; (8010e58 <xTaskIncrementTick+0x174>)
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d001      	beq.n	8010e26 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8010e22:	2301      	movs	r3, #1
 8010e24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010e26:	697b      	ldr	r3, [r7, #20]
}
 8010e28:	4618      	mov	r0, r3
 8010e2a:	3718      	adds	r7, #24
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bd80      	pop	{r7, pc}
 8010e30:	200015b0 	.word	0x200015b0
 8010e34:	2000158c 	.word	0x2000158c
 8010e38:	20001540 	.word	0x20001540
 8010e3c:	20001544 	.word	0x20001544
 8010e40:	200015a0 	.word	0x200015a0
 8010e44:	200015a8 	.word	0x200015a8
 8010e48:	20001590 	.word	0x20001590
 8010e4c:	2000148c 	.word	0x2000148c
 8010e50:	20001488 	.word	0x20001488
 8010e54:	20001598 	.word	0x20001598
 8010e58:	2000159c 	.word	0x2000159c

08010e5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010e5c:	b480      	push	{r7}
 8010e5e:	b087      	sub	sp, #28
 8010e60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010e62:	4b26      	ldr	r3, [pc, #152]	; (8010efc <vTaskSwitchContext+0xa0>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d003      	beq.n	8010e72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010e6a:	4b25      	ldr	r3, [pc, #148]	; (8010f00 <vTaskSwitchContext+0xa4>)
 8010e6c:	2201      	movs	r2, #1
 8010e6e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010e70:	e03e      	b.n	8010ef0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8010e72:	4b23      	ldr	r3, [pc, #140]	; (8010f00 <vTaskSwitchContext+0xa4>)
 8010e74:	2200      	movs	r2, #0
 8010e76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8010e78:	4b22      	ldr	r3, [pc, #136]	; (8010f04 <vTaskSwitchContext+0xa8>)
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	fab3 f383 	clz	r3, r3
 8010e84:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010e86:	7afb      	ldrb	r3, [r7, #11]
 8010e88:	f1c3 031f 	rsb	r3, r3, #31
 8010e8c:	617b      	str	r3, [r7, #20]
 8010e8e:	491e      	ldr	r1, [pc, #120]	; (8010f08 <vTaskSwitchContext+0xac>)
 8010e90:	697a      	ldr	r2, [r7, #20]
 8010e92:	4613      	mov	r3, r2
 8010e94:	009b      	lsls	r3, r3, #2
 8010e96:	4413      	add	r3, r2
 8010e98:	009b      	lsls	r3, r3, #2
 8010e9a:	440b      	add	r3, r1
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d109      	bne.n	8010eb6 <vTaskSwitchContext+0x5a>
	__asm volatile
 8010ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea6:	f383 8811 	msr	BASEPRI, r3
 8010eaa:	f3bf 8f6f 	isb	sy
 8010eae:	f3bf 8f4f 	dsb	sy
 8010eb2:	607b      	str	r3, [r7, #4]
 8010eb4:	e7fe      	b.n	8010eb4 <vTaskSwitchContext+0x58>
 8010eb6:	697a      	ldr	r2, [r7, #20]
 8010eb8:	4613      	mov	r3, r2
 8010eba:	009b      	lsls	r3, r3, #2
 8010ebc:	4413      	add	r3, r2
 8010ebe:	009b      	lsls	r3, r3, #2
 8010ec0:	4a11      	ldr	r2, [pc, #68]	; (8010f08 <vTaskSwitchContext+0xac>)
 8010ec2:	4413      	add	r3, r2
 8010ec4:	613b      	str	r3, [r7, #16]
 8010ec6:	693b      	ldr	r3, [r7, #16]
 8010ec8:	685b      	ldr	r3, [r3, #4]
 8010eca:	685a      	ldr	r2, [r3, #4]
 8010ecc:	693b      	ldr	r3, [r7, #16]
 8010ece:	605a      	str	r2, [r3, #4]
 8010ed0:	693b      	ldr	r3, [r7, #16]
 8010ed2:	685a      	ldr	r2, [r3, #4]
 8010ed4:	693b      	ldr	r3, [r7, #16]
 8010ed6:	3308      	adds	r3, #8
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	d104      	bne.n	8010ee6 <vTaskSwitchContext+0x8a>
 8010edc:	693b      	ldr	r3, [r7, #16]
 8010ede:	685b      	ldr	r3, [r3, #4]
 8010ee0:	685a      	ldr	r2, [r3, #4]
 8010ee2:	693b      	ldr	r3, [r7, #16]
 8010ee4:	605a      	str	r2, [r3, #4]
 8010ee6:	693b      	ldr	r3, [r7, #16]
 8010ee8:	685b      	ldr	r3, [r3, #4]
 8010eea:	68db      	ldr	r3, [r3, #12]
 8010eec:	4a07      	ldr	r2, [pc, #28]	; (8010f0c <vTaskSwitchContext+0xb0>)
 8010eee:	6013      	str	r3, [r2, #0]
}
 8010ef0:	bf00      	nop
 8010ef2:	371c      	adds	r7, #28
 8010ef4:	46bd      	mov	sp, r7
 8010ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efa:	4770      	bx	lr
 8010efc:	200015b0 	.word	0x200015b0
 8010f00:	2000159c 	.word	0x2000159c
 8010f04:	20001590 	.word	0x20001590
 8010f08:	2000148c 	.word	0x2000148c
 8010f0c:	20001488 	.word	0x20001488

08010f10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b084      	sub	sp, #16
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
 8010f18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d109      	bne.n	8010f34 <vTaskPlaceOnEventList+0x24>
 8010f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f24:	f383 8811 	msr	BASEPRI, r3
 8010f28:	f3bf 8f6f 	isb	sy
 8010f2c:	f3bf 8f4f 	dsb	sy
 8010f30:	60fb      	str	r3, [r7, #12]
 8010f32:	e7fe      	b.n	8010f32 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010f34:	4b07      	ldr	r3, [pc, #28]	; (8010f54 <vTaskPlaceOnEventList+0x44>)
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	3318      	adds	r3, #24
 8010f3a:	4619      	mov	r1, r3
 8010f3c:	6878      	ldr	r0, [r7, #4]
 8010f3e:	f7fe fc85 	bl	800f84c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010f42:	2101      	movs	r1, #1
 8010f44:	6838      	ldr	r0, [r7, #0]
 8010f46:	f000 fd5d 	bl	8011a04 <prvAddCurrentTaskToDelayedList>
}
 8010f4a:	bf00      	nop
 8010f4c:	3710      	adds	r7, #16
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd80      	pop	{r7, pc}
 8010f52:	bf00      	nop
 8010f54:	20001488 	.word	0x20001488

08010f58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b086      	sub	sp, #24
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	68db      	ldr	r3, [r3, #12]
 8010f64:	68db      	ldr	r3, [r3, #12]
 8010f66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010f68:	693b      	ldr	r3, [r7, #16]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d109      	bne.n	8010f82 <xTaskRemoveFromEventList+0x2a>
 8010f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f72:	f383 8811 	msr	BASEPRI, r3
 8010f76:	f3bf 8f6f 	isb	sy
 8010f7a:	f3bf 8f4f 	dsb	sy
 8010f7e:	60fb      	str	r3, [r7, #12]
 8010f80:	e7fe      	b.n	8010f80 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010f82:	693b      	ldr	r3, [r7, #16]
 8010f84:	3318      	adds	r3, #24
 8010f86:	4618      	mov	r0, r3
 8010f88:	f7fe fc99 	bl	800f8be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f8c:	4b1d      	ldr	r3, [pc, #116]	; (8011004 <xTaskRemoveFromEventList+0xac>)
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d11c      	bne.n	8010fce <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010f94:	693b      	ldr	r3, [r7, #16]
 8010f96:	3304      	adds	r3, #4
 8010f98:	4618      	mov	r0, r3
 8010f9a:	f7fe fc90 	bl	800f8be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010f9e:	693b      	ldr	r3, [r7, #16]
 8010fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fa2:	2201      	movs	r2, #1
 8010fa4:	409a      	lsls	r2, r3
 8010fa6:	4b18      	ldr	r3, [pc, #96]	; (8011008 <xTaskRemoveFromEventList+0xb0>)
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	4313      	orrs	r3, r2
 8010fac:	4a16      	ldr	r2, [pc, #88]	; (8011008 <xTaskRemoveFromEventList+0xb0>)
 8010fae:	6013      	str	r3, [r2, #0]
 8010fb0:	693b      	ldr	r3, [r7, #16]
 8010fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fb4:	4613      	mov	r3, r2
 8010fb6:	009b      	lsls	r3, r3, #2
 8010fb8:	4413      	add	r3, r2
 8010fba:	009b      	lsls	r3, r3, #2
 8010fbc:	4a13      	ldr	r2, [pc, #76]	; (801100c <xTaskRemoveFromEventList+0xb4>)
 8010fbe:	441a      	add	r2, r3
 8010fc0:	693b      	ldr	r3, [r7, #16]
 8010fc2:	3304      	adds	r3, #4
 8010fc4:	4619      	mov	r1, r3
 8010fc6:	4610      	mov	r0, r2
 8010fc8:	f7fe fc1c 	bl	800f804 <vListInsertEnd>
 8010fcc:	e005      	b.n	8010fda <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010fce:	693b      	ldr	r3, [r7, #16]
 8010fd0:	3318      	adds	r3, #24
 8010fd2:	4619      	mov	r1, r3
 8010fd4:	480e      	ldr	r0, [pc, #56]	; (8011010 <xTaskRemoveFromEventList+0xb8>)
 8010fd6:	f7fe fc15 	bl	800f804 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010fda:	693b      	ldr	r3, [r7, #16]
 8010fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fde:	4b0d      	ldr	r3, [pc, #52]	; (8011014 <xTaskRemoveFromEventList+0xbc>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fe4:	429a      	cmp	r2, r3
 8010fe6:	d905      	bls.n	8010ff4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010fe8:	2301      	movs	r3, #1
 8010fea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010fec:	4b0a      	ldr	r3, [pc, #40]	; (8011018 <xTaskRemoveFromEventList+0xc0>)
 8010fee:	2201      	movs	r2, #1
 8010ff0:	601a      	str	r2, [r3, #0]
 8010ff2:	e001      	b.n	8010ff8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8010ff8:	697b      	ldr	r3, [r7, #20]
}
 8010ffa:	4618      	mov	r0, r3
 8010ffc:	3718      	adds	r7, #24
 8010ffe:	46bd      	mov	sp, r7
 8011000:	bd80      	pop	{r7, pc}
 8011002:	bf00      	nop
 8011004:	200015b0 	.word	0x200015b0
 8011008:	20001590 	.word	0x20001590
 801100c:	2000148c 	.word	0x2000148c
 8011010:	20001548 	.word	0x20001548
 8011014:	20001488 	.word	0x20001488
 8011018:	2000159c 	.word	0x2000159c

0801101c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801101c:	b480      	push	{r7}
 801101e:	b083      	sub	sp, #12
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011024:	4b06      	ldr	r3, [pc, #24]	; (8011040 <vTaskInternalSetTimeOutState+0x24>)
 8011026:	681a      	ldr	r2, [r3, #0]
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801102c:	4b05      	ldr	r3, [pc, #20]	; (8011044 <vTaskInternalSetTimeOutState+0x28>)
 801102e:	681a      	ldr	r2, [r3, #0]
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	605a      	str	r2, [r3, #4]
}
 8011034:	bf00      	nop
 8011036:	370c      	adds	r7, #12
 8011038:	46bd      	mov	sp, r7
 801103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801103e:	4770      	bx	lr
 8011040:	200015a0 	.word	0x200015a0
 8011044:	2000158c 	.word	0x2000158c

08011048 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b088      	sub	sp, #32
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
 8011050:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d109      	bne.n	801106c <xTaskCheckForTimeOut+0x24>
 8011058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801105c:	f383 8811 	msr	BASEPRI, r3
 8011060:	f3bf 8f6f 	isb	sy
 8011064:	f3bf 8f4f 	dsb	sy
 8011068:	613b      	str	r3, [r7, #16]
 801106a:	e7fe      	b.n	801106a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d109      	bne.n	8011086 <xTaskCheckForTimeOut+0x3e>
 8011072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011076:	f383 8811 	msr	BASEPRI, r3
 801107a:	f3bf 8f6f 	isb	sy
 801107e:	f3bf 8f4f 	dsb	sy
 8011082:	60fb      	str	r3, [r7, #12]
 8011084:	e7fe      	b.n	8011084 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8011086:	f000 fe49 	bl	8011d1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801108a:	4b1d      	ldr	r3, [pc, #116]	; (8011100 <xTaskCheckForTimeOut+0xb8>)
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	685b      	ldr	r3, [r3, #4]
 8011094:	69ba      	ldr	r2, [r7, #24]
 8011096:	1ad3      	subs	r3, r2, r3
 8011098:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801109a:	683b      	ldr	r3, [r7, #0]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110a2:	d102      	bne.n	80110aa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80110a4:	2300      	movs	r3, #0
 80110a6:	61fb      	str	r3, [r7, #28]
 80110a8:	e023      	b.n	80110f2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	681a      	ldr	r2, [r3, #0]
 80110ae:	4b15      	ldr	r3, [pc, #84]	; (8011104 <xTaskCheckForTimeOut+0xbc>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	429a      	cmp	r2, r3
 80110b4:	d007      	beq.n	80110c6 <xTaskCheckForTimeOut+0x7e>
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	685b      	ldr	r3, [r3, #4]
 80110ba:	69ba      	ldr	r2, [r7, #24]
 80110bc:	429a      	cmp	r2, r3
 80110be:	d302      	bcc.n	80110c6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80110c0:	2301      	movs	r3, #1
 80110c2:	61fb      	str	r3, [r7, #28]
 80110c4:	e015      	b.n	80110f2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	697a      	ldr	r2, [r7, #20]
 80110cc:	429a      	cmp	r2, r3
 80110ce:	d20b      	bcs.n	80110e8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	681a      	ldr	r2, [r3, #0]
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	1ad2      	subs	r2, r2, r3
 80110d8:	683b      	ldr	r3, [r7, #0]
 80110da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80110dc:	6878      	ldr	r0, [r7, #4]
 80110de:	f7ff ff9d 	bl	801101c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80110e2:	2300      	movs	r3, #0
 80110e4:	61fb      	str	r3, [r7, #28]
 80110e6:	e004      	b.n	80110f2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80110e8:	683b      	ldr	r3, [r7, #0]
 80110ea:	2200      	movs	r2, #0
 80110ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80110ee:	2301      	movs	r3, #1
 80110f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80110f2:	f000 fe41 	bl	8011d78 <vPortExitCritical>

	return xReturn;
 80110f6:	69fb      	ldr	r3, [r7, #28]
}
 80110f8:	4618      	mov	r0, r3
 80110fa:	3720      	adds	r7, #32
 80110fc:	46bd      	mov	sp, r7
 80110fe:	bd80      	pop	{r7, pc}
 8011100:	2000158c 	.word	0x2000158c
 8011104:	200015a0 	.word	0x200015a0

08011108 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011108:	b480      	push	{r7}
 801110a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801110c:	4b03      	ldr	r3, [pc, #12]	; (801111c <vTaskMissedYield+0x14>)
 801110e:	2201      	movs	r2, #1
 8011110:	601a      	str	r2, [r3, #0]
}
 8011112:	bf00      	nop
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr
 801111c:	2000159c 	.word	0x2000159c

08011120 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b082      	sub	sp, #8
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011128:	f000 f852 	bl	80111d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801112c:	4b06      	ldr	r3, [pc, #24]	; (8011148 <prvIdleTask+0x28>)
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	2b01      	cmp	r3, #1
 8011132:	d9f9      	bls.n	8011128 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011134:	4b05      	ldr	r3, [pc, #20]	; (801114c <prvIdleTask+0x2c>)
 8011136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801113a:	601a      	str	r2, [r3, #0]
 801113c:	f3bf 8f4f 	dsb	sy
 8011140:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011144:	e7f0      	b.n	8011128 <prvIdleTask+0x8>
 8011146:	bf00      	nop
 8011148:	2000148c 	.word	0x2000148c
 801114c:	e000ed04 	.word	0xe000ed04

08011150 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011150:	b580      	push	{r7, lr}
 8011152:	b082      	sub	sp, #8
 8011154:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011156:	2300      	movs	r3, #0
 8011158:	607b      	str	r3, [r7, #4]
 801115a:	e00c      	b.n	8011176 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801115c:	687a      	ldr	r2, [r7, #4]
 801115e:	4613      	mov	r3, r2
 8011160:	009b      	lsls	r3, r3, #2
 8011162:	4413      	add	r3, r2
 8011164:	009b      	lsls	r3, r3, #2
 8011166:	4a12      	ldr	r2, [pc, #72]	; (80111b0 <prvInitialiseTaskLists+0x60>)
 8011168:	4413      	add	r3, r2
 801116a:	4618      	mov	r0, r3
 801116c:	f7fe fb1d 	bl	800f7aa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	3301      	adds	r3, #1
 8011174:	607b      	str	r3, [r7, #4]
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	2b06      	cmp	r3, #6
 801117a:	d9ef      	bls.n	801115c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801117c:	480d      	ldr	r0, [pc, #52]	; (80111b4 <prvInitialiseTaskLists+0x64>)
 801117e:	f7fe fb14 	bl	800f7aa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011182:	480d      	ldr	r0, [pc, #52]	; (80111b8 <prvInitialiseTaskLists+0x68>)
 8011184:	f7fe fb11 	bl	800f7aa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011188:	480c      	ldr	r0, [pc, #48]	; (80111bc <prvInitialiseTaskLists+0x6c>)
 801118a:	f7fe fb0e 	bl	800f7aa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801118e:	480c      	ldr	r0, [pc, #48]	; (80111c0 <prvInitialiseTaskLists+0x70>)
 8011190:	f7fe fb0b 	bl	800f7aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011194:	480b      	ldr	r0, [pc, #44]	; (80111c4 <prvInitialiseTaskLists+0x74>)
 8011196:	f7fe fb08 	bl	800f7aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801119a:	4b0b      	ldr	r3, [pc, #44]	; (80111c8 <prvInitialiseTaskLists+0x78>)
 801119c:	4a05      	ldr	r2, [pc, #20]	; (80111b4 <prvInitialiseTaskLists+0x64>)
 801119e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80111a0:	4b0a      	ldr	r3, [pc, #40]	; (80111cc <prvInitialiseTaskLists+0x7c>)
 80111a2:	4a05      	ldr	r2, [pc, #20]	; (80111b8 <prvInitialiseTaskLists+0x68>)
 80111a4:	601a      	str	r2, [r3, #0]
}
 80111a6:	bf00      	nop
 80111a8:	3708      	adds	r7, #8
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	2000148c 	.word	0x2000148c
 80111b4:	20001518 	.word	0x20001518
 80111b8:	2000152c 	.word	0x2000152c
 80111bc:	20001548 	.word	0x20001548
 80111c0:	2000155c 	.word	0x2000155c
 80111c4:	20001574 	.word	0x20001574
 80111c8:	20001540 	.word	0x20001540
 80111cc:	20001544 	.word	0x20001544

080111d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b082      	sub	sp, #8
 80111d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80111d6:	e019      	b.n	801120c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80111d8:	f000 fda0 	bl	8011d1c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80111dc:	4b0f      	ldr	r3, [pc, #60]	; (801121c <prvCheckTasksWaitingTermination+0x4c>)
 80111de:	68db      	ldr	r3, [r3, #12]
 80111e0:	68db      	ldr	r3, [r3, #12]
 80111e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	3304      	adds	r3, #4
 80111e8:	4618      	mov	r0, r3
 80111ea:	f7fe fb68 	bl	800f8be <uxListRemove>
				--uxCurrentNumberOfTasks;
 80111ee:	4b0c      	ldr	r3, [pc, #48]	; (8011220 <prvCheckTasksWaitingTermination+0x50>)
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	3b01      	subs	r3, #1
 80111f4:	4a0a      	ldr	r2, [pc, #40]	; (8011220 <prvCheckTasksWaitingTermination+0x50>)
 80111f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80111f8:	4b0a      	ldr	r3, [pc, #40]	; (8011224 <prvCheckTasksWaitingTermination+0x54>)
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	3b01      	subs	r3, #1
 80111fe:	4a09      	ldr	r2, [pc, #36]	; (8011224 <prvCheckTasksWaitingTermination+0x54>)
 8011200:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011202:	f000 fdb9 	bl	8011d78 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011206:	6878      	ldr	r0, [r7, #4]
 8011208:	f000 f80e 	bl	8011228 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801120c:	4b05      	ldr	r3, [pc, #20]	; (8011224 <prvCheckTasksWaitingTermination+0x54>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d1e1      	bne.n	80111d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011214:	bf00      	nop
 8011216:	3708      	adds	r7, #8
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}
 801121c:	2000155c 	.word	0x2000155c
 8011220:	20001588 	.word	0x20001588
 8011224:	20001570 	.word	0x20001570

08011228 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011228:	b580      	push	{r7, lr}
 801122a:	b084      	sub	sp, #16
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011236:	2b00      	cmp	r3, #0
 8011238:	d108      	bne.n	801124c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801123e:	4618      	mov	r0, r3
 8011240:	f000 ff48 	bl	80120d4 <vPortFree>
				vPortFree( pxTCB );
 8011244:	6878      	ldr	r0, [r7, #4]
 8011246:	f000 ff45 	bl	80120d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801124a:	e017      	b.n	801127c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011252:	2b01      	cmp	r3, #1
 8011254:	d103      	bne.n	801125e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011256:	6878      	ldr	r0, [r7, #4]
 8011258:	f000 ff3c 	bl	80120d4 <vPortFree>
	}
 801125c:	e00e      	b.n	801127c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011264:	2b02      	cmp	r3, #2
 8011266:	d009      	beq.n	801127c <prvDeleteTCB+0x54>
 8011268:	f04f 0350 	mov.w	r3, #80	; 0x50
 801126c:	f383 8811 	msr	BASEPRI, r3
 8011270:	f3bf 8f6f 	isb	sy
 8011274:	f3bf 8f4f 	dsb	sy
 8011278:	60fb      	str	r3, [r7, #12]
 801127a:	e7fe      	b.n	801127a <prvDeleteTCB+0x52>
	}
 801127c:	bf00      	nop
 801127e:	3710      	adds	r7, #16
 8011280:	46bd      	mov	sp, r7
 8011282:	bd80      	pop	{r7, pc}

08011284 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011284:	b480      	push	{r7}
 8011286:	b083      	sub	sp, #12
 8011288:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801128a:	4b0f      	ldr	r3, [pc, #60]	; (80112c8 <prvResetNextTaskUnblockTime+0x44>)
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d101      	bne.n	8011298 <prvResetNextTaskUnblockTime+0x14>
 8011294:	2301      	movs	r3, #1
 8011296:	e000      	b.n	801129a <prvResetNextTaskUnblockTime+0x16>
 8011298:	2300      	movs	r3, #0
 801129a:	2b00      	cmp	r3, #0
 801129c:	d004      	beq.n	80112a8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801129e:	4b0b      	ldr	r3, [pc, #44]	; (80112cc <prvResetNextTaskUnblockTime+0x48>)
 80112a0:	f04f 32ff 	mov.w	r2, #4294967295
 80112a4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80112a6:	e008      	b.n	80112ba <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80112a8:	4b07      	ldr	r3, [pc, #28]	; (80112c8 <prvResetNextTaskUnblockTime+0x44>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	68db      	ldr	r3, [r3, #12]
 80112ae:	68db      	ldr	r3, [r3, #12]
 80112b0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	685b      	ldr	r3, [r3, #4]
 80112b6:	4a05      	ldr	r2, [pc, #20]	; (80112cc <prvResetNextTaskUnblockTime+0x48>)
 80112b8:	6013      	str	r3, [r2, #0]
}
 80112ba:	bf00      	nop
 80112bc:	370c      	adds	r7, #12
 80112be:	46bd      	mov	sp, r7
 80112c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c4:	4770      	bx	lr
 80112c6:	bf00      	nop
 80112c8:	20001540 	.word	0x20001540
 80112cc:	200015a8 	.word	0x200015a8

080112d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80112d0:	b480      	push	{r7}
 80112d2:	b083      	sub	sp, #12
 80112d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80112d6:	4b0b      	ldr	r3, [pc, #44]	; (8011304 <xTaskGetSchedulerState+0x34>)
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d102      	bne.n	80112e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80112de:	2301      	movs	r3, #1
 80112e0:	607b      	str	r3, [r7, #4]
 80112e2:	e008      	b.n	80112f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80112e4:	4b08      	ldr	r3, [pc, #32]	; (8011308 <xTaskGetSchedulerState+0x38>)
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d102      	bne.n	80112f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80112ec:	2302      	movs	r3, #2
 80112ee:	607b      	str	r3, [r7, #4]
 80112f0:	e001      	b.n	80112f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80112f2:	2300      	movs	r3, #0
 80112f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80112f6:	687b      	ldr	r3, [r7, #4]
	}
 80112f8:	4618      	mov	r0, r3
 80112fa:	370c      	adds	r7, #12
 80112fc:	46bd      	mov	sp, r7
 80112fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011302:	4770      	bx	lr
 8011304:	20001594 	.word	0x20001594
 8011308:	200015b0 	.word	0x200015b0

0801130c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801130c:	b580      	push	{r7, lr}
 801130e:	b084      	sub	sp, #16
 8011310:	af00      	add	r7, sp, #0
 8011312:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011318:	2300      	movs	r3, #0
 801131a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2b00      	cmp	r3, #0
 8011320:	d06e      	beq.n	8011400 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011322:	68bb      	ldr	r3, [r7, #8]
 8011324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011326:	4b39      	ldr	r3, [pc, #228]	; (801140c <xTaskPriorityInherit+0x100>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801132c:	429a      	cmp	r2, r3
 801132e:	d25e      	bcs.n	80113ee <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011330:	68bb      	ldr	r3, [r7, #8]
 8011332:	699b      	ldr	r3, [r3, #24]
 8011334:	2b00      	cmp	r3, #0
 8011336:	db06      	blt.n	8011346 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011338:	4b34      	ldr	r3, [pc, #208]	; (801140c <xTaskPriorityInherit+0x100>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801133e:	f1c3 0207 	rsb	r2, r3, #7
 8011342:	68bb      	ldr	r3, [r7, #8]
 8011344:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011346:	68bb      	ldr	r3, [r7, #8]
 8011348:	6959      	ldr	r1, [r3, #20]
 801134a:	68bb      	ldr	r3, [r7, #8]
 801134c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801134e:	4613      	mov	r3, r2
 8011350:	009b      	lsls	r3, r3, #2
 8011352:	4413      	add	r3, r2
 8011354:	009b      	lsls	r3, r3, #2
 8011356:	4a2e      	ldr	r2, [pc, #184]	; (8011410 <xTaskPriorityInherit+0x104>)
 8011358:	4413      	add	r3, r2
 801135a:	4299      	cmp	r1, r3
 801135c:	d101      	bne.n	8011362 <xTaskPriorityInherit+0x56>
 801135e:	2301      	movs	r3, #1
 8011360:	e000      	b.n	8011364 <xTaskPriorityInherit+0x58>
 8011362:	2300      	movs	r3, #0
 8011364:	2b00      	cmp	r3, #0
 8011366:	d03a      	beq.n	80113de <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011368:	68bb      	ldr	r3, [r7, #8]
 801136a:	3304      	adds	r3, #4
 801136c:	4618      	mov	r0, r3
 801136e:	f7fe faa6 	bl	800f8be <uxListRemove>
 8011372:	4603      	mov	r3, r0
 8011374:	2b00      	cmp	r3, #0
 8011376:	d115      	bne.n	80113a4 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801137c:	4924      	ldr	r1, [pc, #144]	; (8011410 <xTaskPriorityInherit+0x104>)
 801137e:	4613      	mov	r3, r2
 8011380:	009b      	lsls	r3, r3, #2
 8011382:	4413      	add	r3, r2
 8011384:	009b      	lsls	r3, r3, #2
 8011386:	440b      	add	r3, r1
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d10a      	bne.n	80113a4 <xTaskPriorityInherit+0x98>
 801138e:	68bb      	ldr	r3, [r7, #8]
 8011390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011392:	2201      	movs	r2, #1
 8011394:	fa02 f303 	lsl.w	r3, r2, r3
 8011398:	43da      	mvns	r2, r3
 801139a:	4b1e      	ldr	r3, [pc, #120]	; (8011414 <xTaskPriorityInherit+0x108>)
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	4013      	ands	r3, r2
 80113a0:	4a1c      	ldr	r2, [pc, #112]	; (8011414 <xTaskPriorityInherit+0x108>)
 80113a2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80113a4:	4b19      	ldr	r3, [pc, #100]	; (801140c <xTaskPriorityInherit+0x100>)
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80113ae:	68bb      	ldr	r3, [r7, #8]
 80113b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113b2:	2201      	movs	r2, #1
 80113b4:	409a      	lsls	r2, r3
 80113b6:	4b17      	ldr	r3, [pc, #92]	; (8011414 <xTaskPriorityInherit+0x108>)
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	4313      	orrs	r3, r2
 80113bc:	4a15      	ldr	r2, [pc, #84]	; (8011414 <xTaskPriorityInherit+0x108>)
 80113be:	6013      	str	r3, [r2, #0]
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113c4:	4613      	mov	r3, r2
 80113c6:	009b      	lsls	r3, r3, #2
 80113c8:	4413      	add	r3, r2
 80113ca:	009b      	lsls	r3, r3, #2
 80113cc:	4a10      	ldr	r2, [pc, #64]	; (8011410 <xTaskPriorityInherit+0x104>)
 80113ce:	441a      	add	r2, r3
 80113d0:	68bb      	ldr	r3, [r7, #8]
 80113d2:	3304      	adds	r3, #4
 80113d4:	4619      	mov	r1, r3
 80113d6:	4610      	mov	r0, r2
 80113d8:	f7fe fa14 	bl	800f804 <vListInsertEnd>
 80113dc:	e004      	b.n	80113e8 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80113de:	4b0b      	ldr	r3, [pc, #44]	; (801140c <xTaskPriorityInherit+0x100>)
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113e4:	68bb      	ldr	r3, [r7, #8]
 80113e6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80113e8:	2301      	movs	r3, #1
 80113ea:	60fb      	str	r3, [r7, #12]
 80113ec:	e008      	b.n	8011400 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80113f2:	4b06      	ldr	r3, [pc, #24]	; (801140c <xTaskPriorityInherit+0x100>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d201      	bcs.n	8011400 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80113fc:	2301      	movs	r3, #1
 80113fe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011400:	68fb      	ldr	r3, [r7, #12]
	}
 8011402:	4618      	mov	r0, r3
 8011404:	3710      	adds	r7, #16
 8011406:	46bd      	mov	sp, r7
 8011408:	bd80      	pop	{r7, pc}
 801140a:	bf00      	nop
 801140c:	20001488 	.word	0x20001488
 8011410:	2000148c 	.word	0x2000148c
 8011414:	20001590 	.word	0x20001590

08011418 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011418:	b580      	push	{r7, lr}
 801141a:	b086      	sub	sp, #24
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011424:	2300      	movs	r3, #0
 8011426:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d06c      	beq.n	8011508 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801142e:	4b39      	ldr	r3, [pc, #228]	; (8011514 <xTaskPriorityDisinherit+0xfc>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	693a      	ldr	r2, [r7, #16]
 8011434:	429a      	cmp	r2, r3
 8011436:	d009      	beq.n	801144c <xTaskPriorityDisinherit+0x34>
 8011438:	f04f 0350 	mov.w	r3, #80	; 0x50
 801143c:	f383 8811 	msr	BASEPRI, r3
 8011440:	f3bf 8f6f 	isb	sy
 8011444:	f3bf 8f4f 	dsb	sy
 8011448:	60fb      	str	r3, [r7, #12]
 801144a:	e7fe      	b.n	801144a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011450:	2b00      	cmp	r3, #0
 8011452:	d109      	bne.n	8011468 <xTaskPriorityDisinherit+0x50>
 8011454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011458:	f383 8811 	msr	BASEPRI, r3
 801145c:	f3bf 8f6f 	isb	sy
 8011460:	f3bf 8f4f 	dsb	sy
 8011464:	60bb      	str	r3, [r7, #8]
 8011466:	e7fe      	b.n	8011466 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8011468:	693b      	ldr	r3, [r7, #16]
 801146a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801146c:	1e5a      	subs	r2, r3, #1
 801146e:	693b      	ldr	r3, [r7, #16]
 8011470:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011472:	693b      	ldr	r3, [r7, #16]
 8011474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011476:	693b      	ldr	r3, [r7, #16]
 8011478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801147a:	429a      	cmp	r2, r3
 801147c:	d044      	beq.n	8011508 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801147e:	693b      	ldr	r3, [r7, #16]
 8011480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011482:	2b00      	cmp	r3, #0
 8011484:	d140      	bne.n	8011508 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011486:	693b      	ldr	r3, [r7, #16]
 8011488:	3304      	adds	r3, #4
 801148a:	4618      	mov	r0, r3
 801148c:	f7fe fa17 	bl	800f8be <uxListRemove>
 8011490:	4603      	mov	r3, r0
 8011492:	2b00      	cmp	r3, #0
 8011494:	d115      	bne.n	80114c2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011496:	693b      	ldr	r3, [r7, #16]
 8011498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801149a:	491f      	ldr	r1, [pc, #124]	; (8011518 <xTaskPriorityDisinherit+0x100>)
 801149c:	4613      	mov	r3, r2
 801149e:	009b      	lsls	r3, r3, #2
 80114a0:	4413      	add	r3, r2
 80114a2:	009b      	lsls	r3, r3, #2
 80114a4:	440b      	add	r3, r1
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d10a      	bne.n	80114c2 <xTaskPriorityDisinherit+0xaa>
 80114ac:	693b      	ldr	r3, [r7, #16]
 80114ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114b0:	2201      	movs	r2, #1
 80114b2:	fa02 f303 	lsl.w	r3, r2, r3
 80114b6:	43da      	mvns	r2, r3
 80114b8:	4b18      	ldr	r3, [pc, #96]	; (801151c <xTaskPriorityDisinherit+0x104>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	4013      	ands	r3, r2
 80114be:	4a17      	ldr	r2, [pc, #92]	; (801151c <xTaskPriorityDisinherit+0x104>)
 80114c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80114c2:	693b      	ldr	r3, [r7, #16]
 80114c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80114c6:	693b      	ldr	r3, [r7, #16]
 80114c8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114ca:	693b      	ldr	r3, [r7, #16]
 80114cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114ce:	f1c3 0207 	rsb	r2, r3, #7
 80114d2:	693b      	ldr	r3, [r7, #16]
 80114d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80114d6:	693b      	ldr	r3, [r7, #16]
 80114d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114da:	2201      	movs	r2, #1
 80114dc:	409a      	lsls	r2, r3
 80114de:	4b0f      	ldr	r3, [pc, #60]	; (801151c <xTaskPriorityDisinherit+0x104>)
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	4313      	orrs	r3, r2
 80114e4:	4a0d      	ldr	r2, [pc, #52]	; (801151c <xTaskPriorityDisinherit+0x104>)
 80114e6:	6013      	str	r3, [r2, #0]
 80114e8:	693b      	ldr	r3, [r7, #16]
 80114ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114ec:	4613      	mov	r3, r2
 80114ee:	009b      	lsls	r3, r3, #2
 80114f0:	4413      	add	r3, r2
 80114f2:	009b      	lsls	r3, r3, #2
 80114f4:	4a08      	ldr	r2, [pc, #32]	; (8011518 <xTaskPriorityDisinherit+0x100>)
 80114f6:	441a      	add	r2, r3
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	3304      	adds	r3, #4
 80114fc:	4619      	mov	r1, r3
 80114fe:	4610      	mov	r0, r2
 8011500:	f7fe f980 	bl	800f804 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011504:	2301      	movs	r3, #1
 8011506:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011508:	697b      	ldr	r3, [r7, #20]
	}
 801150a:	4618      	mov	r0, r3
 801150c:	3718      	adds	r7, #24
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
 8011512:	bf00      	nop
 8011514:	20001488 	.word	0x20001488
 8011518:	2000148c 	.word	0x2000148c
 801151c:	20001590 	.word	0x20001590

08011520 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011520:	b580      	push	{r7, lr}
 8011522:	b088      	sub	sp, #32
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
 8011528:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801152e:	2301      	movs	r3, #1
 8011530:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	2b00      	cmp	r3, #0
 8011536:	f000 8086 	beq.w	8011646 <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801153a:	69bb      	ldr	r3, [r7, #24]
 801153c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801153e:	2b00      	cmp	r3, #0
 8011540:	d109      	bne.n	8011556 <vTaskPriorityDisinheritAfterTimeout+0x36>
 8011542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011546:	f383 8811 	msr	BASEPRI, r3
 801154a:	f3bf 8f6f 	isb	sy
 801154e:	f3bf 8f4f 	dsb	sy
 8011552:	60fb      	str	r3, [r7, #12]
 8011554:	e7fe      	b.n	8011554 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011556:	69bb      	ldr	r3, [r7, #24]
 8011558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801155a:	683a      	ldr	r2, [r7, #0]
 801155c:	429a      	cmp	r2, r3
 801155e:	d902      	bls.n	8011566 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	61fb      	str	r3, [r7, #28]
 8011564:	e002      	b.n	801156c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011566:	69bb      	ldr	r3, [r7, #24]
 8011568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801156a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801156c:	69bb      	ldr	r3, [r7, #24]
 801156e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011570:	69fa      	ldr	r2, [r7, #28]
 8011572:	429a      	cmp	r2, r3
 8011574:	d067      	beq.n	8011646 <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011576:	69bb      	ldr	r3, [r7, #24]
 8011578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801157a:	697a      	ldr	r2, [r7, #20]
 801157c:	429a      	cmp	r2, r3
 801157e:	d162      	bne.n	8011646 <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011580:	4b33      	ldr	r3, [pc, #204]	; (8011650 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	69ba      	ldr	r2, [r7, #24]
 8011586:	429a      	cmp	r2, r3
 8011588:	d109      	bne.n	801159e <vTaskPriorityDisinheritAfterTimeout+0x7e>
 801158a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801158e:	f383 8811 	msr	BASEPRI, r3
 8011592:	f3bf 8f6f 	isb	sy
 8011596:	f3bf 8f4f 	dsb	sy
 801159a:	60bb      	str	r3, [r7, #8]
 801159c:	e7fe      	b.n	801159c <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801159e:	69bb      	ldr	r3, [r7, #24]
 80115a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115a2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80115a4:	69bb      	ldr	r3, [r7, #24]
 80115a6:	69fa      	ldr	r2, [r7, #28]
 80115a8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80115aa:	69bb      	ldr	r3, [r7, #24]
 80115ac:	699b      	ldr	r3, [r3, #24]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	db04      	blt.n	80115bc <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80115b2:	69fb      	ldr	r3, [r7, #28]
 80115b4:	f1c3 0207 	rsb	r2, r3, #7
 80115b8:	69bb      	ldr	r3, [r7, #24]
 80115ba:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80115bc:	69bb      	ldr	r3, [r7, #24]
 80115be:	6959      	ldr	r1, [r3, #20]
 80115c0:	693a      	ldr	r2, [r7, #16]
 80115c2:	4613      	mov	r3, r2
 80115c4:	009b      	lsls	r3, r3, #2
 80115c6:	4413      	add	r3, r2
 80115c8:	009b      	lsls	r3, r3, #2
 80115ca:	4a22      	ldr	r2, [pc, #136]	; (8011654 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80115cc:	4413      	add	r3, r2
 80115ce:	4299      	cmp	r1, r3
 80115d0:	d101      	bne.n	80115d6 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80115d2:	2301      	movs	r3, #1
 80115d4:	e000      	b.n	80115d8 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 80115d6:	2300      	movs	r3, #0
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d034      	beq.n	8011646 <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80115dc:	69bb      	ldr	r3, [r7, #24]
 80115de:	3304      	adds	r3, #4
 80115e0:	4618      	mov	r0, r3
 80115e2:	f7fe f96c 	bl	800f8be <uxListRemove>
 80115e6:	4603      	mov	r3, r0
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d115      	bne.n	8011618 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80115ec:	69bb      	ldr	r3, [r7, #24]
 80115ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115f0:	4918      	ldr	r1, [pc, #96]	; (8011654 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80115f2:	4613      	mov	r3, r2
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	4413      	add	r3, r2
 80115f8:	009b      	lsls	r3, r3, #2
 80115fa:	440b      	add	r3, r1
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d10a      	bne.n	8011618 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8011602:	69bb      	ldr	r3, [r7, #24]
 8011604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011606:	2201      	movs	r2, #1
 8011608:	fa02 f303 	lsl.w	r3, r2, r3
 801160c:	43da      	mvns	r2, r3
 801160e:	4b12      	ldr	r3, [pc, #72]	; (8011658 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	4013      	ands	r3, r2
 8011614:	4a10      	ldr	r2, [pc, #64]	; (8011658 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011616:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011618:	69bb      	ldr	r3, [r7, #24]
 801161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801161c:	2201      	movs	r2, #1
 801161e:	409a      	lsls	r2, r3
 8011620:	4b0d      	ldr	r3, [pc, #52]	; (8011658 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	4313      	orrs	r3, r2
 8011626:	4a0c      	ldr	r2, [pc, #48]	; (8011658 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011628:	6013      	str	r3, [r2, #0]
 801162a:	69bb      	ldr	r3, [r7, #24]
 801162c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801162e:	4613      	mov	r3, r2
 8011630:	009b      	lsls	r3, r3, #2
 8011632:	4413      	add	r3, r2
 8011634:	009b      	lsls	r3, r3, #2
 8011636:	4a07      	ldr	r2, [pc, #28]	; (8011654 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8011638:	441a      	add	r2, r3
 801163a:	69bb      	ldr	r3, [r7, #24]
 801163c:	3304      	adds	r3, #4
 801163e:	4619      	mov	r1, r3
 8011640:	4610      	mov	r0, r2
 8011642:	f7fe f8df 	bl	800f804 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011646:	bf00      	nop
 8011648:	3720      	adds	r7, #32
 801164a:	46bd      	mov	sp, r7
 801164c:	bd80      	pop	{r7, pc}
 801164e:	bf00      	nop
 8011650:	20001488 	.word	0x20001488
 8011654:	2000148c 	.word	0x2000148c
 8011658:	20001590 	.word	0x20001590

0801165c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 801165c:	b480      	push	{r7}
 801165e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011660:	4b07      	ldr	r3, [pc, #28]	; (8011680 <pvTaskIncrementMutexHeldCount+0x24>)
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	2b00      	cmp	r3, #0
 8011666:	d004      	beq.n	8011672 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011668:	4b05      	ldr	r3, [pc, #20]	; (8011680 <pvTaskIncrementMutexHeldCount+0x24>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801166e:	3201      	adds	r2, #1
 8011670:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8011672:	4b03      	ldr	r3, [pc, #12]	; (8011680 <pvTaskIncrementMutexHeldCount+0x24>)
 8011674:	681b      	ldr	r3, [r3, #0]
	}
 8011676:	4618      	mov	r0, r3
 8011678:	46bd      	mov	sp, r7
 801167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167e:	4770      	bx	lr
 8011680:	20001488 	.word	0x20001488

08011684 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8011684:	b580      	push	{r7, lr}
 8011686:	b086      	sub	sp, #24
 8011688:	af00      	add	r7, sp, #0
 801168a:	60f8      	str	r0, [r7, #12]
 801168c:	60b9      	str	r1, [r7, #8]
 801168e:	607a      	str	r2, [r7, #4]
 8011690:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8011692:	f000 fb43 	bl	8011d1c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8011696:	4b26      	ldr	r3, [pc, #152]	; (8011730 <xTaskNotifyWait+0xac>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801169e:	b2db      	uxtb	r3, r3
 80116a0:	2b02      	cmp	r3, #2
 80116a2:	d01a      	beq.n	80116da <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80116a4:	4b22      	ldr	r3, [pc, #136]	; (8011730 <xTaskNotifyWait+0xac>)
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80116aa:	68fa      	ldr	r2, [r7, #12]
 80116ac:	43d2      	mvns	r2, r2
 80116ae:	400a      	ands	r2, r1
 80116b0:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80116b2:	4b1f      	ldr	r3, [pc, #124]	; (8011730 <xTaskNotifyWait+0xac>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	2201      	movs	r2, #1
 80116b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80116bc:	683b      	ldr	r3, [r7, #0]
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d00b      	beq.n	80116da <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80116c2:	2101      	movs	r1, #1
 80116c4:	6838      	ldr	r0, [r7, #0]
 80116c6:	f000 f99d 	bl	8011a04 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80116ca:	4b1a      	ldr	r3, [pc, #104]	; (8011734 <xTaskNotifyWait+0xb0>)
 80116cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80116d0:	601a      	str	r2, [r3, #0]
 80116d2:	f3bf 8f4f 	dsb	sy
 80116d6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80116da:	f000 fb4d 	bl	8011d78 <vPortExitCritical>

		taskENTER_CRITICAL();
 80116de:	f000 fb1d 	bl	8011d1c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d004      	beq.n	80116f2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80116e8:	4b11      	ldr	r3, [pc, #68]	; (8011730 <xTaskNotifyWait+0xac>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80116f2:	4b0f      	ldr	r3, [pc, #60]	; (8011730 <xTaskNotifyWait+0xac>)
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80116fa:	b2db      	uxtb	r3, r3
 80116fc:	2b02      	cmp	r3, #2
 80116fe:	d002      	beq.n	8011706 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8011700:	2300      	movs	r3, #0
 8011702:	617b      	str	r3, [r7, #20]
 8011704:	e008      	b.n	8011718 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8011706:	4b0a      	ldr	r3, [pc, #40]	; (8011730 <xTaskNotifyWait+0xac>)
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 801170c:	68ba      	ldr	r2, [r7, #8]
 801170e:	43d2      	mvns	r2, r2
 8011710:	400a      	ands	r2, r1
 8011712:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8011714:	2301      	movs	r3, #1
 8011716:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011718:	4b05      	ldr	r3, [pc, #20]	; (8011730 <xTaskNotifyWait+0xac>)
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	2200      	movs	r2, #0
 801171e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 8011722:	f000 fb29 	bl	8011d78 <vPortExitCritical>

		return xReturn;
 8011726:	697b      	ldr	r3, [r7, #20]
	}
 8011728:	4618      	mov	r0, r3
 801172a:	3718      	adds	r7, #24
 801172c:	46bd      	mov	sp, r7
 801172e:	bd80      	pop	{r7, pc}
 8011730:	20001488 	.word	0x20001488
 8011734:	e000ed04 	.word	0xe000ed04

08011738 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011738:	b580      	push	{r7, lr}
 801173a:	b08a      	sub	sp, #40	; 0x28
 801173c:	af00      	add	r7, sp, #0
 801173e:	60f8      	str	r0, [r7, #12]
 8011740:	60b9      	str	r1, [r7, #8]
 8011742:	603b      	str	r3, [r7, #0]
 8011744:	4613      	mov	r3, r2
 8011746:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011748:	2301      	movs	r3, #1
 801174a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d109      	bne.n	8011766 <xTaskGenericNotify+0x2e>
 8011752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011756:	f383 8811 	msr	BASEPRI, r3
 801175a:	f3bf 8f6f 	isb	sy
 801175e:	f3bf 8f4f 	dsb	sy
 8011762:	61bb      	str	r3, [r7, #24]
 8011764:	e7fe      	b.n	8011764 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801176a:	f000 fad7 	bl	8011d1c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d003      	beq.n	801177c <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011774:	6a3b      	ldr	r3, [r7, #32]
 8011776:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801177c:	6a3b      	ldr	r3, [r7, #32]
 801177e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011782:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011784:	6a3b      	ldr	r3, [r7, #32]
 8011786:	2202      	movs	r2, #2
 8011788:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 801178c:	79fb      	ldrb	r3, [r7, #7]
 801178e:	2b04      	cmp	r3, #4
 8011790:	d827      	bhi.n	80117e2 <xTaskGenericNotify+0xaa>
 8011792:	a201      	add	r2, pc, #4	; (adr r2, 8011798 <xTaskGenericNotify+0x60>)
 8011794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011798:	080117e3 	.word	0x080117e3
 801179c:	080117ad 	.word	0x080117ad
 80117a0:	080117bb 	.word	0x080117bb
 80117a4:	080117c7 	.word	0x080117c7
 80117a8:	080117cf 	.word	0x080117cf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80117ac:	6a3b      	ldr	r3, [r7, #32]
 80117ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80117b0:	68bb      	ldr	r3, [r7, #8]
 80117b2:	431a      	orrs	r2, r3
 80117b4:	6a3b      	ldr	r3, [r7, #32]
 80117b6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80117b8:	e013      	b.n	80117e2 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80117ba:	6a3b      	ldr	r3, [r7, #32]
 80117bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80117be:	1c5a      	adds	r2, r3, #1
 80117c0:	6a3b      	ldr	r3, [r7, #32]
 80117c2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80117c4:	e00d      	b.n	80117e2 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80117c6:	6a3b      	ldr	r3, [r7, #32]
 80117c8:	68ba      	ldr	r2, [r7, #8]
 80117ca:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80117cc:	e009      	b.n	80117e2 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80117ce:	7ffb      	ldrb	r3, [r7, #31]
 80117d0:	2b02      	cmp	r3, #2
 80117d2:	d003      	beq.n	80117dc <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80117d4:	6a3b      	ldr	r3, [r7, #32]
 80117d6:	68ba      	ldr	r2, [r7, #8]
 80117d8:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80117da:	e001      	b.n	80117e0 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 80117dc:	2300      	movs	r3, #0
 80117de:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80117e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80117e2:	7ffb      	ldrb	r3, [r7, #31]
 80117e4:	2b01      	cmp	r3, #1
 80117e6:	d138      	bne.n	801185a <xTaskGenericNotify+0x122>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80117e8:	6a3b      	ldr	r3, [r7, #32]
 80117ea:	3304      	adds	r3, #4
 80117ec:	4618      	mov	r0, r3
 80117ee:	f7fe f866 	bl	800f8be <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80117f2:	6a3b      	ldr	r3, [r7, #32]
 80117f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117f6:	2201      	movs	r2, #1
 80117f8:	409a      	lsls	r2, r3
 80117fa:	4b1b      	ldr	r3, [pc, #108]	; (8011868 <xTaskGenericNotify+0x130>)
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	4313      	orrs	r3, r2
 8011800:	4a19      	ldr	r2, [pc, #100]	; (8011868 <xTaskGenericNotify+0x130>)
 8011802:	6013      	str	r3, [r2, #0]
 8011804:	6a3b      	ldr	r3, [r7, #32]
 8011806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011808:	4613      	mov	r3, r2
 801180a:	009b      	lsls	r3, r3, #2
 801180c:	4413      	add	r3, r2
 801180e:	009b      	lsls	r3, r3, #2
 8011810:	4a16      	ldr	r2, [pc, #88]	; (801186c <xTaskGenericNotify+0x134>)
 8011812:	441a      	add	r2, r3
 8011814:	6a3b      	ldr	r3, [r7, #32]
 8011816:	3304      	adds	r3, #4
 8011818:	4619      	mov	r1, r3
 801181a:	4610      	mov	r0, r2
 801181c:	f7fd fff2 	bl	800f804 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011820:	6a3b      	ldr	r3, [r7, #32]
 8011822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011824:	2b00      	cmp	r3, #0
 8011826:	d009      	beq.n	801183c <xTaskGenericNotify+0x104>
 8011828:	f04f 0350 	mov.w	r3, #80	; 0x50
 801182c:	f383 8811 	msr	BASEPRI, r3
 8011830:	f3bf 8f6f 	isb	sy
 8011834:	f3bf 8f4f 	dsb	sy
 8011838:	617b      	str	r3, [r7, #20]
 801183a:	e7fe      	b.n	801183a <xTaskGenericNotify+0x102>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801183c:	6a3b      	ldr	r3, [r7, #32]
 801183e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011840:	4b0b      	ldr	r3, [pc, #44]	; (8011870 <xTaskGenericNotify+0x138>)
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011846:	429a      	cmp	r2, r3
 8011848:	d907      	bls.n	801185a <xTaskGenericNotify+0x122>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801184a:	4b0a      	ldr	r3, [pc, #40]	; (8011874 <xTaskGenericNotify+0x13c>)
 801184c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011850:	601a      	str	r2, [r3, #0]
 8011852:	f3bf 8f4f 	dsb	sy
 8011856:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801185a:	f000 fa8d 	bl	8011d78 <vPortExitCritical>

		return xReturn;
 801185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011860:	4618      	mov	r0, r3
 8011862:	3728      	adds	r7, #40	; 0x28
 8011864:	46bd      	mov	sp, r7
 8011866:	bd80      	pop	{r7, pc}
 8011868:	20001590 	.word	0x20001590
 801186c:	2000148c 	.word	0x2000148c
 8011870:	20001488 	.word	0x20001488
 8011874:	e000ed04 	.word	0xe000ed04

08011878 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011878:	b580      	push	{r7, lr}
 801187a:	b08e      	sub	sp, #56	; 0x38
 801187c:	af00      	add	r7, sp, #0
 801187e:	60f8      	str	r0, [r7, #12]
 8011880:	60b9      	str	r1, [r7, #8]
 8011882:	603b      	str	r3, [r7, #0]
 8011884:	4613      	mov	r3, r2
 8011886:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011888:	2301      	movs	r3, #1
 801188a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d109      	bne.n	80118a6 <xTaskGenericNotifyFromISR+0x2e>
 8011892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011896:	f383 8811 	msr	BASEPRI, r3
 801189a:	f3bf 8f6f 	isb	sy
 801189e:	f3bf 8f4f 	dsb	sy
 80118a2:	627b      	str	r3, [r7, #36]	; 0x24
 80118a4:	e7fe      	b.n	80118a4 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80118a6:	f000 fb15 	bl	8011ed4 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80118ae:	f3ef 8211 	mrs	r2, BASEPRI
 80118b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118b6:	f383 8811 	msr	BASEPRI, r3
 80118ba:	f3bf 8f6f 	isb	sy
 80118be:	f3bf 8f4f 	dsb	sy
 80118c2:	623a      	str	r2, [r7, #32]
 80118c4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80118c6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80118c8:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80118ca:	683b      	ldr	r3, [r7, #0]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d003      	beq.n	80118d8 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80118d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80118d4:	683b      	ldr	r3, [r7, #0]
 80118d6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80118d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80118de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80118e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118e4:	2202      	movs	r2, #2
 80118e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 80118ea:	79fb      	ldrb	r3, [r7, #7]
 80118ec:	2b04      	cmp	r3, #4
 80118ee:	d829      	bhi.n	8011944 <xTaskGenericNotifyFromISR+0xcc>
 80118f0:	a201      	add	r2, pc, #4	; (adr r2, 80118f8 <xTaskGenericNotifyFromISR+0x80>)
 80118f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118f6:	bf00      	nop
 80118f8:	08011945 	.word	0x08011945
 80118fc:	0801190d 	.word	0x0801190d
 8011900:	0801191b 	.word	0x0801191b
 8011904:	08011927 	.word	0x08011927
 8011908:	0801192f 	.word	0x0801192f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801190c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801190e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011910:	68bb      	ldr	r3, [r7, #8]
 8011912:	431a      	orrs	r2, r3
 8011914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011916:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8011918:	e014      	b.n	8011944 <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801191a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801191c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801191e:	1c5a      	adds	r2, r3, #1
 8011920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011922:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8011924:	e00e      	b.n	8011944 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011928:	68ba      	ldr	r2, [r7, #8]
 801192a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801192c:	e00a      	b.n	8011944 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801192e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011932:	2b02      	cmp	r3, #2
 8011934:	d003      	beq.n	801193e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011938:	68ba      	ldr	r2, [r7, #8]
 801193a:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801193c:	e001      	b.n	8011942 <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 801193e:	2300      	movs	r3, #0
 8011940:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8011942:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011944:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011948:	2b01      	cmp	r3, #1
 801194a:	d145      	bne.n	80119d8 <xTaskGenericNotifyFromISR+0x160>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801194c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011950:	2b00      	cmp	r3, #0
 8011952:	d009      	beq.n	8011968 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8011954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011958:	f383 8811 	msr	BASEPRI, r3
 801195c:	f3bf 8f6f 	isb	sy
 8011960:	f3bf 8f4f 	dsb	sy
 8011964:	61bb      	str	r3, [r7, #24]
 8011966:	e7fe      	b.n	8011966 <xTaskGenericNotifyFromISR+0xee>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011968:	4b20      	ldr	r3, [pc, #128]	; (80119ec <xTaskGenericNotifyFromISR+0x174>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d11c      	bne.n	80119aa <xTaskGenericNotifyFromISR+0x132>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011972:	3304      	adds	r3, #4
 8011974:	4618      	mov	r0, r3
 8011976:	f7fd ffa2 	bl	800f8be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801197a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801197c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801197e:	2201      	movs	r2, #1
 8011980:	409a      	lsls	r2, r3
 8011982:	4b1b      	ldr	r3, [pc, #108]	; (80119f0 <xTaskGenericNotifyFromISR+0x178>)
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	4313      	orrs	r3, r2
 8011988:	4a19      	ldr	r2, [pc, #100]	; (80119f0 <xTaskGenericNotifyFromISR+0x178>)
 801198a:	6013      	str	r3, [r2, #0]
 801198c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801198e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011990:	4613      	mov	r3, r2
 8011992:	009b      	lsls	r3, r3, #2
 8011994:	4413      	add	r3, r2
 8011996:	009b      	lsls	r3, r3, #2
 8011998:	4a16      	ldr	r2, [pc, #88]	; (80119f4 <xTaskGenericNotifyFromISR+0x17c>)
 801199a:	441a      	add	r2, r3
 801199c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801199e:	3304      	adds	r3, #4
 80119a0:	4619      	mov	r1, r3
 80119a2:	4610      	mov	r0, r2
 80119a4:	f7fd ff2e 	bl	800f804 <vListInsertEnd>
 80119a8:	e005      	b.n	80119b6 <xTaskGenericNotifyFromISR+0x13e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80119aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119ac:	3318      	adds	r3, #24
 80119ae:	4619      	mov	r1, r3
 80119b0:	4811      	ldr	r0, [pc, #68]	; (80119f8 <xTaskGenericNotifyFromISR+0x180>)
 80119b2:	f7fd ff27 	bl	800f804 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80119b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119ba:	4b10      	ldr	r3, [pc, #64]	; (80119fc <xTaskGenericNotifyFromISR+0x184>)
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119c0:	429a      	cmp	r2, r3
 80119c2:	d909      	bls.n	80119d8 <xTaskGenericNotifyFromISR+0x160>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80119c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d003      	beq.n	80119d2 <xTaskGenericNotifyFromISR+0x15a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80119ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119cc:	2201      	movs	r2, #1
 80119ce:	601a      	str	r2, [r3, #0]
 80119d0:	e002      	b.n	80119d8 <xTaskGenericNotifyFromISR+0x160>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 80119d2:	4b0b      	ldr	r3, [pc, #44]	; (8011a00 <xTaskGenericNotifyFromISR+0x188>)
 80119d4:	2201      	movs	r2, #1
 80119d6:	601a      	str	r2, [r3, #0]
 80119d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119da:	617b      	str	r3, [r7, #20]
	__asm volatile
 80119dc:	697b      	ldr	r3, [r7, #20]
 80119de:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80119e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3738      	adds	r7, #56	; 0x38
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}
 80119ec:	200015b0 	.word	0x200015b0
 80119f0:	20001590 	.word	0x20001590
 80119f4:	2000148c 	.word	0x2000148c
 80119f8:	20001548 	.word	0x20001548
 80119fc:	20001488 	.word	0x20001488
 8011a00:	2000159c 	.word	0x2000159c

08011a04 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011a04:	b580      	push	{r7, lr}
 8011a06:	b084      	sub	sp, #16
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	6078      	str	r0, [r7, #4]
 8011a0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011a0e:	4b29      	ldr	r3, [pc, #164]	; (8011ab4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011a14:	4b28      	ldr	r3, [pc, #160]	; (8011ab8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	3304      	adds	r3, #4
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	f7fd ff4f 	bl	800f8be <uxListRemove>
 8011a20:	4603      	mov	r3, r0
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d10b      	bne.n	8011a3e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8011a26:	4b24      	ldr	r3, [pc, #144]	; (8011ab8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a2c:	2201      	movs	r2, #1
 8011a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8011a32:	43da      	mvns	r2, r3
 8011a34:	4b21      	ldr	r3, [pc, #132]	; (8011abc <prvAddCurrentTaskToDelayedList+0xb8>)
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	4013      	ands	r3, r2
 8011a3a:	4a20      	ldr	r2, [pc, #128]	; (8011abc <prvAddCurrentTaskToDelayedList+0xb8>)
 8011a3c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a44:	d10a      	bne.n	8011a5c <prvAddCurrentTaskToDelayedList+0x58>
 8011a46:	683b      	ldr	r3, [r7, #0]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d007      	beq.n	8011a5c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a4c:	4b1a      	ldr	r3, [pc, #104]	; (8011ab8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	3304      	adds	r3, #4
 8011a52:	4619      	mov	r1, r3
 8011a54:	481a      	ldr	r0, [pc, #104]	; (8011ac0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011a56:	f7fd fed5 	bl	800f804 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011a5a:	e026      	b.n	8011aaa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011a5c:	68fa      	ldr	r2, [r7, #12]
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	4413      	add	r3, r2
 8011a62:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011a64:	4b14      	ldr	r3, [pc, #80]	; (8011ab8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	68ba      	ldr	r2, [r7, #8]
 8011a6a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011a6c:	68ba      	ldr	r2, [r7, #8]
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	429a      	cmp	r2, r3
 8011a72:	d209      	bcs.n	8011a88 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a74:	4b13      	ldr	r3, [pc, #76]	; (8011ac4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011a76:	681a      	ldr	r2, [r3, #0]
 8011a78:	4b0f      	ldr	r3, [pc, #60]	; (8011ab8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	3304      	adds	r3, #4
 8011a7e:	4619      	mov	r1, r3
 8011a80:	4610      	mov	r0, r2
 8011a82:	f7fd fee3 	bl	800f84c <vListInsert>
}
 8011a86:	e010      	b.n	8011aaa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a88:	4b0f      	ldr	r3, [pc, #60]	; (8011ac8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011a8a:	681a      	ldr	r2, [r3, #0]
 8011a8c:	4b0a      	ldr	r3, [pc, #40]	; (8011ab8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	3304      	adds	r3, #4
 8011a92:	4619      	mov	r1, r3
 8011a94:	4610      	mov	r0, r2
 8011a96:	f7fd fed9 	bl	800f84c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011a9a:	4b0c      	ldr	r3, [pc, #48]	; (8011acc <prvAddCurrentTaskToDelayedList+0xc8>)
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	68ba      	ldr	r2, [r7, #8]
 8011aa0:	429a      	cmp	r2, r3
 8011aa2:	d202      	bcs.n	8011aaa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011aa4:	4a09      	ldr	r2, [pc, #36]	; (8011acc <prvAddCurrentTaskToDelayedList+0xc8>)
 8011aa6:	68bb      	ldr	r3, [r7, #8]
 8011aa8:	6013      	str	r3, [r2, #0]
}
 8011aaa:	bf00      	nop
 8011aac:	3710      	adds	r7, #16
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	bd80      	pop	{r7, pc}
 8011ab2:	bf00      	nop
 8011ab4:	2000158c 	.word	0x2000158c
 8011ab8:	20001488 	.word	0x20001488
 8011abc:	20001590 	.word	0x20001590
 8011ac0:	20001574 	.word	0x20001574
 8011ac4:	20001544 	.word	0x20001544
 8011ac8:	20001540 	.word	0x20001540
 8011acc:	200015a8 	.word	0x200015a8

08011ad0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011ad0:	b480      	push	{r7}
 8011ad2:	b085      	sub	sp, #20
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	60f8      	str	r0, [r7, #12]
 8011ad8:	60b9      	str	r1, [r7, #8]
 8011ada:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	3b04      	subs	r3, #4
 8011ae0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	3b04      	subs	r3, #4
 8011aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011af0:	68bb      	ldr	r3, [r7, #8]
 8011af2:	f023 0201 	bic.w	r2, r3, #1
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	3b04      	subs	r3, #4
 8011afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011b00:	4a0c      	ldr	r2, [pc, #48]	; (8011b34 <pxPortInitialiseStack+0x64>)
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	3b14      	subs	r3, #20
 8011b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011b0c:	687a      	ldr	r2, [r7, #4]
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	3b04      	subs	r3, #4
 8011b16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	f06f 0202 	mvn.w	r2, #2
 8011b1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	3b20      	subs	r3, #32
 8011b24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011b26:	68fb      	ldr	r3, [r7, #12]
}
 8011b28:	4618      	mov	r0, r3
 8011b2a:	3714      	adds	r7, #20
 8011b2c:	46bd      	mov	sp, r7
 8011b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b32:	4770      	bx	lr
 8011b34:	08011b39 	.word	0x08011b39

08011b38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011b38:	b480      	push	{r7}
 8011b3a:	b085      	sub	sp, #20
 8011b3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011b42:	4b11      	ldr	r3, [pc, #68]	; (8011b88 <prvTaskExitError+0x50>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b4a:	d009      	beq.n	8011b60 <prvTaskExitError+0x28>
	__asm volatile
 8011b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b50:	f383 8811 	msr	BASEPRI, r3
 8011b54:	f3bf 8f6f 	isb	sy
 8011b58:	f3bf 8f4f 	dsb	sy
 8011b5c:	60fb      	str	r3, [r7, #12]
 8011b5e:	e7fe      	b.n	8011b5e <prvTaskExitError+0x26>
 8011b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b64:	f383 8811 	msr	BASEPRI, r3
 8011b68:	f3bf 8f6f 	isb	sy
 8011b6c:	f3bf 8f4f 	dsb	sy
 8011b70:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011b72:	bf00      	nop
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d0fc      	beq.n	8011b74 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011b7a:	bf00      	nop
 8011b7c:	3714      	adds	r7, #20
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b84:	4770      	bx	lr
 8011b86:	bf00      	nop
 8011b88:	20000dd0 	.word	0x20000dd0
 8011b8c:	00000000 	.word	0x00000000

08011b90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011b90:	4b07      	ldr	r3, [pc, #28]	; (8011bb0 <pxCurrentTCBConst2>)
 8011b92:	6819      	ldr	r1, [r3, #0]
 8011b94:	6808      	ldr	r0, [r1, #0]
 8011b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b9a:	f380 8809 	msr	PSP, r0
 8011b9e:	f3bf 8f6f 	isb	sy
 8011ba2:	f04f 0000 	mov.w	r0, #0
 8011ba6:	f380 8811 	msr	BASEPRI, r0
 8011baa:	4770      	bx	lr
 8011bac:	f3af 8000 	nop.w

08011bb0 <pxCurrentTCBConst2>:
 8011bb0:	20001488 	.word	0x20001488
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011bb4:	bf00      	nop
 8011bb6:	bf00      	nop

08011bb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011bb8:	4808      	ldr	r0, [pc, #32]	; (8011bdc <prvPortStartFirstTask+0x24>)
 8011bba:	6800      	ldr	r0, [r0, #0]
 8011bbc:	6800      	ldr	r0, [r0, #0]
 8011bbe:	f380 8808 	msr	MSP, r0
 8011bc2:	f04f 0000 	mov.w	r0, #0
 8011bc6:	f380 8814 	msr	CONTROL, r0
 8011bca:	b662      	cpsie	i
 8011bcc:	b661      	cpsie	f
 8011bce:	f3bf 8f4f 	dsb	sy
 8011bd2:	f3bf 8f6f 	isb	sy
 8011bd6:	df00      	svc	0
 8011bd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011bda:	bf00      	nop
 8011bdc:	e000ed08 	.word	0xe000ed08

08011be0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b086      	sub	sp, #24
 8011be4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011be6:	4b44      	ldr	r3, [pc, #272]	; (8011cf8 <xPortStartScheduler+0x118>)
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	4a44      	ldr	r2, [pc, #272]	; (8011cfc <xPortStartScheduler+0x11c>)
 8011bec:	4293      	cmp	r3, r2
 8011bee:	d109      	bne.n	8011c04 <xPortStartScheduler+0x24>
 8011bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bf4:	f383 8811 	msr	BASEPRI, r3
 8011bf8:	f3bf 8f6f 	isb	sy
 8011bfc:	f3bf 8f4f 	dsb	sy
 8011c00:	613b      	str	r3, [r7, #16]
 8011c02:	e7fe      	b.n	8011c02 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011c04:	4b3c      	ldr	r3, [pc, #240]	; (8011cf8 <xPortStartScheduler+0x118>)
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	4a3d      	ldr	r2, [pc, #244]	; (8011d00 <xPortStartScheduler+0x120>)
 8011c0a:	4293      	cmp	r3, r2
 8011c0c:	d109      	bne.n	8011c22 <xPortStartScheduler+0x42>
 8011c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c12:	f383 8811 	msr	BASEPRI, r3
 8011c16:	f3bf 8f6f 	isb	sy
 8011c1a:	f3bf 8f4f 	dsb	sy
 8011c1e:	60fb      	str	r3, [r7, #12]
 8011c20:	e7fe      	b.n	8011c20 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011c22:	4b38      	ldr	r3, [pc, #224]	; (8011d04 <xPortStartScheduler+0x124>)
 8011c24:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011c26:	697b      	ldr	r3, [r7, #20]
 8011c28:	781b      	ldrb	r3, [r3, #0]
 8011c2a:	b2db      	uxtb	r3, r3
 8011c2c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011c2e:	697b      	ldr	r3, [r7, #20]
 8011c30:	22ff      	movs	r2, #255	; 0xff
 8011c32:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011c34:	697b      	ldr	r3, [r7, #20]
 8011c36:	781b      	ldrb	r3, [r3, #0]
 8011c38:	b2db      	uxtb	r3, r3
 8011c3a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011c3c:	78fb      	ldrb	r3, [r7, #3]
 8011c3e:	b2db      	uxtb	r3, r3
 8011c40:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011c44:	b2da      	uxtb	r2, r3
 8011c46:	4b30      	ldr	r3, [pc, #192]	; (8011d08 <xPortStartScheduler+0x128>)
 8011c48:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011c4a:	4b30      	ldr	r3, [pc, #192]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c4c:	2207      	movs	r2, #7
 8011c4e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c50:	e009      	b.n	8011c66 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8011c52:	4b2e      	ldr	r3, [pc, #184]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	3b01      	subs	r3, #1
 8011c58:	4a2c      	ldr	r2, [pc, #176]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c5a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011c5c:	78fb      	ldrb	r3, [r7, #3]
 8011c5e:	b2db      	uxtb	r3, r3
 8011c60:	005b      	lsls	r3, r3, #1
 8011c62:	b2db      	uxtb	r3, r3
 8011c64:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c66:	78fb      	ldrb	r3, [r7, #3]
 8011c68:	b2db      	uxtb	r3, r3
 8011c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011c6e:	2b80      	cmp	r3, #128	; 0x80
 8011c70:	d0ef      	beq.n	8011c52 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011c72:	4b26      	ldr	r3, [pc, #152]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	f1c3 0307 	rsb	r3, r3, #7
 8011c7a:	2b04      	cmp	r3, #4
 8011c7c:	d009      	beq.n	8011c92 <xPortStartScheduler+0xb2>
 8011c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c82:	f383 8811 	msr	BASEPRI, r3
 8011c86:	f3bf 8f6f 	isb	sy
 8011c8a:	f3bf 8f4f 	dsb	sy
 8011c8e:	60bb      	str	r3, [r7, #8]
 8011c90:	e7fe      	b.n	8011c90 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011c92:	4b1e      	ldr	r3, [pc, #120]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	021b      	lsls	r3, r3, #8
 8011c98:	4a1c      	ldr	r2, [pc, #112]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c9a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011c9c:	4b1b      	ldr	r3, [pc, #108]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011ca4:	4a19      	ldr	r2, [pc, #100]	; (8011d0c <xPortStartScheduler+0x12c>)
 8011ca6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	b2da      	uxtb	r2, r3
 8011cac:	697b      	ldr	r3, [r7, #20]
 8011cae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011cb0:	4b17      	ldr	r3, [pc, #92]	; (8011d10 <xPortStartScheduler+0x130>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	4a16      	ldr	r2, [pc, #88]	; (8011d10 <xPortStartScheduler+0x130>)
 8011cb6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011cba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011cbc:	4b14      	ldr	r3, [pc, #80]	; (8011d10 <xPortStartScheduler+0x130>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	4a13      	ldr	r2, [pc, #76]	; (8011d10 <xPortStartScheduler+0x130>)
 8011cc2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011cc6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011cc8:	f000 f8d6 	bl	8011e78 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011ccc:	4b11      	ldr	r3, [pc, #68]	; (8011d14 <xPortStartScheduler+0x134>)
 8011cce:	2200      	movs	r2, #0
 8011cd0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011cd2:	f000 f8f5 	bl	8011ec0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011cd6:	4b10      	ldr	r3, [pc, #64]	; (8011d18 <xPortStartScheduler+0x138>)
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	4a0f      	ldr	r2, [pc, #60]	; (8011d18 <xPortStartScheduler+0x138>)
 8011cdc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011ce0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011ce2:	f7ff ff69 	bl	8011bb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011ce6:	f7ff f8b9 	bl	8010e5c <vTaskSwitchContext>
	prvTaskExitError();
 8011cea:	f7ff ff25 	bl	8011b38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011cee:	2300      	movs	r3, #0
}
 8011cf0:	4618      	mov	r0, r3
 8011cf2:	3718      	adds	r7, #24
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	bd80      	pop	{r7, pc}
 8011cf8:	e000ed00 	.word	0xe000ed00
 8011cfc:	410fc271 	.word	0x410fc271
 8011d00:	410fc270 	.word	0x410fc270
 8011d04:	e000e400 	.word	0xe000e400
 8011d08:	200015b4 	.word	0x200015b4
 8011d0c:	200015b8 	.word	0x200015b8
 8011d10:	e000ed20 	.word	0xe000ed20
 8011d14:	20000dd0 	.word	0x20000dd0
 8011d18:	e000ef34 	.word	0xe000ef34

08011d1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011d1c:	b480      	push	{r7}
 8011d1e:	b083      	sub	sp, #12
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d26:	f383 8811 	msr	BASEPRI, r3
 8011d2a:	f3bf 8f6f 	isb	sy
 8011d2e:	f3bf 8f4f 	dsb	sy
 8011d32:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011d34:	4b0e      	ldr	r3, [pc, #56]	; (8011d70 <vPortEnterCritical+0x54>)
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	3301      	adds	r3, #1
 8011d3a:	4a0d      	ldr	r2, [pc, #52]	; (8011d70 <vPortEnterCritical+0x54>)
 8011d3c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011d3e:	4b0c      	ldr	r3, [pc, #48]	; (8011d70 <vPortEnterCritical+0x54>)
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	2b01      	cmp	r3, #1
 8011d44:	d10e      	bne.n	8011d64 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011d46:	4b0b      	ldr	r3, [pc, #44]	; (8011d74 <vPortEnterCritical+0x58>)
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	b2db      	uxtb	r3, r3
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d009      	beq.n	8011d64 <vPortEnterCritical+0x48>
 8011d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d54:	f383 8811 	msr	BASEPRI, r3
 8011d58:	f3bf 8f6f 	isb	sy
 8011d5c:	f3bf 8f4f 	dsb	sy
 8011d60:	603b      	str	r3, [r7, #0]
 8011d62:	e7fe      	b.n	8011d62 <vPortEnterCritical+0x46>
	}
}
 8011d64:	bf00      	nop
 8011d66:	370c      	adds	r7, #12
 8011d68:	46bd      	mov	sp, r7
 8011d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d6e:	4770      	bx	lr
 8011d70:	20000dd0 	.word	0x20000dd0
 8011d74:	e000ed04 	.word	0xe000ed04

08011d78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011d78:	b480      	push	{r7}
 8011d7a:	b083      	sub	sp, #12
 8011d7c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011d7e:	4b11      	ldr	r3, [pc, #68]	; (8011dc4 <vPortExitCritical+0x4c>)
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d109      	bne.n	8011d9a <vPortExitCritical+0x22>
 8011d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d8a:	f383 8811 	msr	BASEPRI, r3
 8011d8e:	f3bf 8f6f 	isb	sy
 8011d92:	f3bf 8f4f 	dsb	sy
 8011d96:	607b      	str	r3, [r7, #4]
 8011d98:	e7fe      	b.n	8011d98 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8011d9a:	4b0a      	ldr	r3, [pc, #40]	; (8011dc4 <vPortExitCritical+0x4c>)
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	3b01      	subs	r3, #1
 8011da0:	4a08      	ldr	r2, [pc, #32]	; (8011dc4 <vPortExitCritical+0x4c>)
 8011da2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011da4:	4b07      	ldr	r3, [pc, #28]	; (8011dc4 <vPortExitCritical+0x4c>)
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d104      	bne.n	8011db6 <vPortExitCritical+0x3e>
 8011dac:	2300      	movs	r3, #0
 8011dae:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8011db6:	bf00      	nop
 8011db8:	370c      	adds	r7, #12
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc0:	4770      	bx	lr
 8011dc2:	bf00      	nop
 8011dc4:	20000dd0 	.word	0x20000dd0
	...

08011dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011dd0:	f3ef 8009 	mrs	r0, PSP
 8011dd4:	f3bf 8f6f 	isb	sy
 8011dd8:	4b15      	ldr	r3, [pc, #84]	; (8011e30 <pxCurrentTCBConst>)
 8011dda:	681a      	ldr	r2, [r3, #0]
 8011ddc:	f01e 0f10 	tst.w	lr, #16
 8011de0:	bf08      	it	eq
 8011de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dea:	6010      	str	r0, [r2, #0]
 8011dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011df0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011df4:	f380 8811 	msr	BASEPRI, r0
 8011df8:	f3bf 8f4f 	dsb	sy
 8011dfc:	f3bf 8f6f 	isb	sy
 8011e00:	f7ff f82c 	bl	8010e5c <vTaskSwitchContext>
 8011e04:	f04f 0000 	mov.w	r0, #0
 8011e08:	f380 8811 	msr	BASEPRI, r0
 8011e0c:	bc09      	pop	{r0, r3}
 8011e0e:	6819      	ldr	r1, [r3, #0]
 8011e10:	6808      	ldr	r0, [r1, #0]
 8011e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e16:	f01e 0f10 	tst.w	lr, #16
 8011e1a:	bf08      	it	eq
 8011e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011e20:	f380 8809 	msr	PSP, r0
 8011e24:	f3bf 8f6f 	isb	sy
 8011e28:	4770      	bx	lr
 8011e2a:	bf00      	nop
 8011e2c:	f3af 8000 	nop.w

08011e30 <pxCurrentTCBConst>:
 8011e30:	20001488 	.word	0x20001488
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011e34:	bf00      	nop
 8011e36:	bf00      	nop

08011e38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011e38:	b580      	push	{r7, lr}
 8011e3a:	b082      	sub	sp, #8
 8011e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8011e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e42:	f383 8811 	msr	BASEPRI, r3
 8011e46:	f3bf 8f6f 	isb	sy
 8011e4a:	f3bf 8f4f 	dsb	sy
 8011e4e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011e50:	f7fe ff48 	bl	8010ce4 <xTaskIncrementTick>
 8011e54:	4603      	mov	r3, r0
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d003      	beq.n	8011e62 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011e5a:	4b06      	ldr	r3, [pc, #24]	; (8011e74 <SysTick_Handler+0x3c>)
 8011e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e60:	601a      	str	r2, [r3, #0]
 8011e62:	2300      	movs	r3, #0
 8011e64:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011e66:	683b      	ldr	r3, [r7, #0]
 8011e68:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8011e6c:	bf00      	nop
 8011e6e:	3708      	adds	r7, #8
 8011e70:	46bd      	mov	sp, r7
 8011e72:	bd80      	pop	{r7, pc}
 8011e74:	e000ed04 	.word	0xe000ed04

08011e78 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011e78:	b480      	push	{r7}
 8011e7a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011e7c:	4b0b      	ldr	r3, [pc, #44]	; (8011eac <vPortSetupTimerInterrupt+0x34>)
 8011e7e:	2200      	movs	r2, #0
 8011e80:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011e82:	4b0b      	ldr	r3, [pc, #44]	; (8011eb0 <vPortSetupTimerInterrupt+0x38>)
 8011e84:	2200      	movs	r2, #0
 8011e86:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011e88:	4b0a      	ldr	r3, [pc, #40]	; (8011eb4 <vPortSetupTimerInterrupt+0x3c>)
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	4a0a      	ldr	r2, [pc, #40]	; (8011eb8 <vPortSetupTimerInterrupt+0x40>)
 8011e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8011e92:	099b      	lsrs	r3, r3, #6
 8011e94:	4a09      	ldr	r2, [pc, #36]	; (8011ebc <vPortSetupTimerInterrupt+0x44>)
 8011e96:	3b01      	subs	r3, #1
 8011e98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011e9a:	4b04      	ldr	r3, [pc, #16]	; (8011eac <vPortSetupTimerInterrupt+0x34>)
 8011e9c:	2207      	movs	r2, #7
 8011e9e:	601a      	str	r2, [r3, #0]
}
 8011ea0:	bf00      	nop
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea8:	4770      	bx	lr
 8011eaa:	bf00      	nop
 8011eac:	e000e010 	.word	0xe000e010
 8011eb0:	e000e018 	.word	0xe000e018
 8011eb4:	20000cb4 	.word	0x20000cb4
 8011eb8:	10624dd3 	.word	0x10624dd3
 8011ebc:	e000e014 	.word	0xe000e014

08011ec0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011ec0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011ed0 <vPortEnableVFP+0x10>
 8011ec4:	6801      	ldr	r1, [r0, #0]
 8011ec6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011eca:	6001      	str	r1, [r0, #0]
 8011ecc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011ece:	bf00      	nop
 8011ed0:	e000ed88 	.word	0xe000ed88

08011ed4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011ed4:	b480      	push	{r7}
 8011ed6:	b085      	sub	sp, #20
 8011ed8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011eda:	f3ef 8305 	mrs	r3, IPSR
 8011ede:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	2b0f      	cmp	r3, #15
 8011ee4:	d913      	bls.n	8011f0e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011ee6:	4a16      	ldr	r2, [pc, #88]	; (8011f40 <vPortValidateInterruptPriority+0x6c>)
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	4413      	add	r3, r2
 8011eec:	781b      	ldrb	r3, [r3, #0]
 8011eee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011ef0:	4b14      	ldr	r3, [pc, #80]	; (8011f44 <vPortValidateInterruptPriority+0x70>)
 8011ef2:	781b      	ldrb	r3, [r3, #0]
 8011ef4:	7afa      	ldrb	r2, [r7, #11]
 8011ef6:	429a      	cmp	r2, r3
 8011ef8:	d209      	bcs.n	8011f0e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8011efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011efe:	f383 8811 	msr	BASEPRI, r3
 8011f02:	f3bf 8f6f 	isb	sy
 8011f06:	f3bf 8f4f 	dsb	sy
 8011f0a:	607b      	str	r3, [r7, #4]
 8011f0c:	e7fe      	b.n	8011f0c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011f0e:	4b0e      	ldr	r3, [pc, #56]	; (8011f48 <vPortValidateInterruptPriority+0x74>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011f16:	4b0d      	ldr	r3, [pc, #52]	; (8011f4c <vPortValidateInterruptPriority+0x78>)
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	429a      	cmp	r2, r3
 8011f1c:	d909      	bls.n	8011f32 <vPortValidateInterruptPriority+0x5e>
 8011f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f22:	f383 8811 	msr	BASEPRI, r3
 8011f26:	f3bf 8f6f 	isb	sy
 8011f2a:	f3bf 8f4f 	dsb	sy
 8011f2e:	603b      	str	r3, [r7, #0]
 8011f30:	e7fe      	b.n	8011f30 <vPortValidateInterruptPriority+0x5c>
	}
 8011f32:	bf00      	nop
 8011f34:	3714      	adds	r7, #20
 8011f36:	46bd      	mov	sp, r7
 8011f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f3c:	4770      	bx	lr
 8011f3e:	bf00      	nop
 8011f40:	e000e3f0 	.word	0xe000e3f0
 8011f44:	200015b4 	.word	0x200015b4
 8011f48:	e000ed0c 	.word	0xe000ed0c
 8011f4c:	200015b8 	.word	0x200015b8

08011f50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011f50:	b580      	push	{r7, lr}
 8011f52:	b08a      	sub	sp, #40	; 0x28
 8011f54:	af00      	add	r7, sp, #0
 8011f56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011f58:	2300      	movs	r3, #0
 8011f5a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011f5c:	f7fe fe18 	bl	8010b90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011f60:	4b57      	ldr	r3, [pc, #348]	; (80120c0 <pvPortMalloc+0x170>)
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d101      	bne.n	8011f6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011f68:	f000 f90c 	bl	8012184 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011f6c:	4b55      	ldr	r3, [pc, #340]	; (80120c4 <pvPortMalloc+0x174>)
 8011f6e:	681a      	ldr	r2, [r3, #0]
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	4013      	ands	r3, r2
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	f040 808c 	bne.w	8012092 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d01c      	beq.n	8011fba <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8011f80:	2208      	movs	r2, #8
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	4413      	add	r3, r2
 8011f86:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f003 0307 	and.w	r3, r3, #7
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d013      	beq.n	8011fba <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	f023 0307 	bic.w	r3, r3, #7
 8011f98:	3308      	adds	r3, #8
 8011f9a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	f003 0307 	and.w	r3, r3, #7
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d009      	beq.n	8011fba <pvPortMalloc+0x6a>
 8011fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011faa:	f383 8811 	msr	BASEPRI, r3
 8011fae:	f3bf 8f6f 	isb	sy
 8011fb2:	f3bf 8f4f 	dsb	sy
 8011fb6:	617b      	str	r3, [r7, #20]
 8011fb8:	e7fe      	b.n	8011fb8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d068      	beq.n	8012092 <pvPortMalloc+0x142>
 8011fc0:	4b41      	ldr	r3, [pc, #260]	; (80120c8 <pvPortMalloc+0x178>)
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	687a      	ldr	r2, [r7, #4]
 8011fc6:	429a      	cmp	r2, r3
 8011fc8:	d863      	bhi.n	8012092 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011fca:	4b40      	ldr	r3, [pc, #256]	; (80120cc <pvPortMalloc+0x17c>)
 8011fcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011fce:	4b3f      	ldr	r3, [pc, #252]	; (80120cc <pvPortMalloc+0x17c>)
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011fd4:	e004      	b.n	8011fe0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8011fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fe2:	685b      	ldr	r3, [r3, #4]
 8011fe4:	687a      	ldr	r2, [r7, #4]
 8011fe6:	429a      	cmp	r2, r3
 8011fe8:	d903      	bls.n	8011ff2 <pvPortMalloc+0xa2>
 8011fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d1f1      	bne.n	8011fd6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011ff2:	4b33      	ldr	r3, [pc, #204]	; (80120c0 <pvPortMalloc+0x170>)
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ff8:	429a      	cmp	r2, r3
 8011ffa:	d04a      	beq.n	8012092 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011ffc:	6a3b      	ldr	r3, [r7, #32]
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	2208      	movs	r2, #8
 8012002:	4413      	add	r3, r2
 8012004:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012008:	681a      	ldr	r2, [r3, #0]
 801200a:	6a3b      	ldr	r3, [r7, #32]
 801200c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801200e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012010:	685a      	ldr	r2, [r3, #4]
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	1ad2      	subs	r2, r2, r3
 8012016:	2308      	movs	r3, #8
 8012018:	005b      	lsls	r3, r3, #1
 801201a:	429a      	cmp	r2, r3
 801201c:	d91e      	bls.n	801205c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801201e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	4413      	add	r3, r2
 8012024:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012026:	69bb      	ldr	r3, [r7, #24]
 8012028:	f003 0307 	and.w	r3, r3, #7
 801202c:	2b00      	cmp	r3, #0
 801202e:	d009      	beq.n	8012044 <pvPortMalloc+0xf4>
 8012030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012034:	f383 8811 	msr	BASEPRI, r3
 8012038:	f3bf 8f6f 	isb	sy
 801203c:	f3bf 8f4f 	dsb	sy
 8012040:	613b      	str	r3, [r7, #16]
 8012042:	e7fe      	b.n	8012042 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012046:	685a      	ldr	r2, [r3, #4]
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	1ad2      	subs	r2, r2, r3
 801204c:	69bb      	ldr	r3, [r7, #24]
 801204e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012052:	687a      	ldr	r2, [r7, #4]
 8012054:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012056:	69b8      	ldr	r0, [r7, #24]
 8012058:	f000 f8f6 	bl	8012248 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801205c:	4b1a      	ldr	r3, [pc, #104]	; (80120c8 <pvPortMalloc+0x178>)
 801205e:	681a      	ldr	r2, [r3, #0]
 8012060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012062:	685b      	ldr	r3, [r3, #4]
 8012064:	1ad3      	subs	r3, r2, r3
 8012066:	4a18      	ldr	r2, [pc, #96]	; (80120c8 <pvPortMalloc+0x178>)
 8012068:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801206a:	4b17      	ldr	r3, [pc, #92]	; (80120c8 <pvPortMalloc+0x178>)
 801206c:	681a      	ldr	r2, [r3, #0]
 801206e:	4b18      	ldr	r3, [pc, #96]	; (80120d0 <pvPortMalloc+0x180>)
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	429a      	cmp	r2, r3
 8012074:	d203      	bcs.n	801207e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012076:	4b14      	ldr	r3, [pc, #80]	; (80120c8 <pvPortMalloc+0x178>)
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	4a15      	ldr	r2, [pc, #84]	; (80120d0 <pvPortMalloc+0x180>)
 801207c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801207e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012080:	685a      	ldr	r2, [r3, #4]
 8012082:	4b10      	ldr	r3, [pc, #64]	; (80120c4 <pvPortMalloc+0x174>)
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	431a      	orrs	r2, r3
 8012088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801208a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801208c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801208e:	2200      	movs	r2, #0
 8012090:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012092:	f7fe fd8b 	bl	8010bac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012096:	69fb      	ldr	r3, [r7, #28]
 8012098:	f003 0307 	and.w	r3, r3, #7
 801209c:	2b00      	cmp	r3, #0
 801209e:	d009      	beq.n	80120b4 <pvPortMalloc+0x164>
 80120a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120a4:	f383 8811 	msr	BASEPRI, r3
 80120a8:	f3bf 8f6f 	isb	sy
 80120ac:	f3bf 8f4f 	dsb	sy
 80120b0:	60fb      	str	r3, [r7, #12]
 80120b2:	e7fe      	b.n	80120b2 <pvPortMalloc+0x162>
	return pvReturn;
 80120b4:	69fb      	ldr	r3, [r7, #28]
}
 80120b6:	4618      	mov	r0, r3
 80120b8:	3728      	adds	r7, #40	; 0x28
 80120ba:	46bd      	mov	sp, r7
 80120bc:	bd80      	pop	{r7, pc}
 80120be:	bf00      	nop
 80120c0:	200051c4 	.word	0x200051c4
 80120c4:	200051d0 	.word	0x200051d0
 80120c8:	200051c8 	.word	0x200051c8
 80120cc:	200051bc 	.word	0x200051bc
 80120d0:	200051cc 	.word	0x200051cc

080120d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80120d4:	b580      	push	{r7, lr}
 80120d6:	b086      	sub	sp, #24
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d046      	beq.n	8012174 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80120e6:	2308      	movs	r3, #8
 80120e8:	425b      	negs	r3, r3
 80120ea:	697a      	ldr	r2, [r7, #20]
 80120ec:	4413      	add	r3, r2
 80120ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80120f0:	697b      	ldr	r3, [r7, #20]
 80120f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80120f4:	693b      	ldr	r3, [r7, #16]
 80120f6:	685a      	ldr	r2, [r3, #4]
 80120f8:	4b20      	ldr	r3, [pc, #128]	; (801217c <vPortFree+0xa8>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4013      	ands	r3, r2
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d109      	bne.n	8012116 <vPortFree+0x42>
 8012102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012106:	f383 8811 	msr	BASEPRI, r3
 801210a:	f3bf 8f6f 	isb	sy
 801210e:	f3bf 8f4f 	dsb	sy
 8012112:	60fb      	str	r3, [r7, #12]
 8012114:	e7fe      	b.n	8012114 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012116:	693b      	ldr	r3, [r7, #16]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	2b00      	cmp	r3, #0
 801211c:	d009      	beq.n	8012132 <vPortFree+0x5e>
 801211e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012122:	f383 8811 	msr	BASEPRI, r3
 8012126:	f3bf 8f6f 	isb	sy
 801212a:	f3bf 8f4f 	dsb	sy
 801212e:	60bb      	str	r3, [r7, #8]
 8012130:	e7fe      	b.n	8012130 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012132:	693b      	ldr	r3, [r7, #16]
 8012134:	685a      	ldr	r2, [r3, #4]
 8012136:	4b11      	ldr	r3, [pc, #68]	; (801217c <vPortFree+0xa8>)
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	4013      	ands	r3, r2
 801213c:	2b00      	cmp	r3, #0
 801213e:	d019      	beq.n	8012174 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	2b00      	cmp	r3, #0
 8012146:	d115      	bne.n	8012174 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012148:	693b      	ldr	r3, [r7, #16]
 801214a:	685a      	ldr	r2, [r3, #4]
 801214c:	4b0b      	ldr	r3, [pc, #44]	; (801217c <vPortFree+0xa8>)
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	43db      	mvns	r3, r3
 8012152:	401a      	ands	r2, r3
 8012154:	693b      	ldr	r3, [r7, #16]
 8012156:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012158:	f7fe fd1a 	bl	8010b90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801215c:	693b      	ldr	r3, [r7, #16]
 801215e:	685a      	ldr	r2, [r3, #4]
 8012160:	4b07      	ldr	r3, [pc, #28]	; (8012180 <vPortFree+0xac>)
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	4413      	add	r3, r2
 8012166:	4a06      	ldr	r2, [pc, #24]	; (8012180 <vPortFree+0xac>)
 8012168:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801216a:	6938      	ldr	r0, [r7, #16]
 801216c:	f000 f86c 	bl	8012248 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8012170:	f7fe fd1c 	bl	8010bac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012174:	bf00      	nop
 8012176:	3718      	adds	r7, #24
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}
 801217c:	200051d0 	.word	0x200051d0
 8012180:	200051c8 	.word	0x200051c8

08012184 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012184:	b480      	push	{r7}
 8012186:	b085      	sub	sp, #20
 8012188:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801218a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801218e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012190:	4b27      	ldr	r3, [pc, #156]	; (8012230 <prvHeapInit+0xac>)
 8012192:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	f003 0307 	and.w	r3, r3, #7
 801219a:	2b00      	cmp	r3, #0
 801219c:	d00c      	beq.n	80121b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	3307      	adds	r3, #7
 80121a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	f023 0307 	bic.w	r3, r3, #7
 80121aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80121ac:	68ba      	ldr	r2, [r7, #8]
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	1ad3      	subs	r3, r2, r3
 80121b2:	4a1f      	ldr	r2, [pc, #124]	; (8012230 <prvHeapInit+0xac>)
 80121b4:	4413      	add	r3, r2
 80121b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80121bc:	4a1d      	ldr	r2, [pc, #116]	; (8012234 <prvHeapInit+0xb0>)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80121c2:	4b1c      	ldr	r3, [pc, #112]	; (8012234 <prvHeapInit+0xb0>)
 80121c4:	2200      	movs	r2, #0
 80121c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	68ba      	ldr	r2, [r7, #8]
 80121cc:	4413      	add	r3, r2
 80121ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80121d0:	2208      	movs	r2, #8
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	1a9b      	subs	r3, r3, r2
 80121d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	f023 0307 	bic.w	r3, r3, #7
 80121de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	4a15      	ldr	r2, [pc, #84]	; (8012238 <prvHeapInit+0xb4>)
 80121e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80121e6:	4b14      	ldr	r3, [pc, #80]	; (8012238 <prvHeapInit+0xb4>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	2200      	movs	r2, #0
 80121ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80121ee:	4b12      	ldr	r3, [pc, #72]	; (8012238 <prvHeapInit+0xb4>)
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	2200      	movs	r2, #0
 80121f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80121fa:	683b      	ldr	r3, [r7, #0]
 80121fc:	68fa      	ldr	r2, [r7, #12]
 80121fe:	1ad2      	subs	r2, r2, r3
 8012200:	683b      	ldr	r3, [r7, #0]
 8012202:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012204:	4b0c      	ldr	r3, [pc, #48]	; (8012238 <prvHeapInit+0xb4>)
 8012206:	681a      	ldr	r2, [r3, #0]
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801220c:	683b      	ldr	r3, [r7, #0]
 801220e:	685b      	ldr	r3, [r3, #4]
 8012210:	4a0a      	ldr	r2, [pc, #40]	; (801223c <prvHeapInit+0xb8>)
 8012212:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012214:	683b      	ldr	r3, [r7, #0]
 8012216:	685b      	ldr	r3, [r3, #4]
 8012218:	4a09      	ldr	r2, [pc, #36]	; (8012240 <prvHeapInit+0xbc>)
 801221a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801221c:	4b09      	ldr	r3, [pc, #36]	; (8012244 <prvHeapInit+0xc0>)
 801221e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012222:	601a      	str	r2, [r3, #0]
}
 8012224:	bf00      	nop
 8012226:	3714      	adds	r7, #20
 8012228:	46bd      	mov	sp, r7
 801222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801222e:	4770      	bx	lr
 8012230:	200015bc 	.word	0x200015bc
 8012234:	200051bc 	.word	0x200051bc
 8012238:	200051c4 	.word	0x200051c4
 801223c:	200051cc 	.word	0x200051cc
 8012240:	200051c8 	.word	0x200051c8
 8012244:	200051d0 	.word	0x200051d0

08012248 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012248:	b480      	push	{r7}
 801224a:	b085      	sub	sp, #20
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012250:	4b28      	ldr	r3, [pc, #160]	; (80122f4 <prvInsertBlockIntoFreeList+0xac>)
 8012252:	60fb      	str	r3, [r7, #12]
 8012254:	e002      	b.n	801225c <prvInsertBlockIntoFreeList+0x14>
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	60fb      	str	r3, [r7, #12]
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	687a      	ldr	r2, [r7, #4]
 8012262:	429a      	cmp	r2, r3
 8012264:	d8f7      	bhi.n	8012256 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	685b      	ldr	r3, [r3, #4]
 801226e:	68ba      	ldr	r2, [r7, #8]
 8012270:	4413      	add	r3, r2
 8012272:	687a      	ldr	r2, [r7, #4]
 8012274:	429a      	cmp	r2, r3
 8012276:	d108      	bne.n	801228a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	685a      	ldr	r2, [r3, #4]
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	685b      	ldr	r3, [r3, #4]
 8012280:	441a      	add	r2, r3
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	685b      	ldr	r3, [r3, #4]
 8012292:	68ba      	ldr	r2, [r7, #8]
 8012294:	441a      	add	r2, r3
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	429a      	cmp	r2, r3
 801229c:	d118      	bne.n	80122d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	4b15      	ldr	r3, [pc, #84]	; (80122f8 <prvInsertBlockIntoFreeList+0xb0>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	429a      	cmp	r2, r3
 80122a8:	d00d      	beq.n	80122c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	685a      	ldr	r2, [r3, #4]
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	685b      	ldr	r3, [r3, #4]
 80122b4:	441a      	add	r2, r3
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	681a      	ldr	r2, [r3, #0]
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	601a      	str	r2, [r3, #0]
 80122c4:	e008      	b.n	80122d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80122c6:	4b0c      	ldr	r3, [pc, #48]	; (80122f8 <prvInsertBlockIntoFreeList+0xb0>)
 80122c8:	681a      	ldr	r2, [r3, #0]
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	601a      	str	r2, [r3, #0]
 80122ce:	e003      	b.n	80122d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	681a      	ldr	r2, [r3, #0]
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80122d8:	68fa      	ldr	r2, [r7, #12]
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	429a      	cmp	r2, r3
 80122de:	d002      	beq.n	80122e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	687a      	ldr	r2, [r7, #4]
 80122e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80122e6:	bf00      	nop
 80122e8:	3714      	adds	r7, #20
 80122ea:	46bd      	mov	sp, r7
 80122ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f0:	4770      	bx	lr
 80122f2:	bf00      	nop
 80122f4:	200051bc 	.word	0x200051bc
 80122f8:	200051c4 	.word	0x200051c4

080122fc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80122fc:	b580      	push	{r7, lr}
 80122fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012300:	2200      	movs	r2, #0
 8012302:	4912      	ldr	r1, [pc, #72]	; (801234c <MX_USB_DEVICE_Init+0x50>)
 8012304:	4812      	ldr	r0, [pc, #72]	; (8012350 <MX_USB_DEVICE_Init+0x54>)
 8012306:	f7fb fe07 	bl	800df18 <USBD_Init>
 801230a:	4603      	mov	r3, r0
 801230c:	2b00      	cmp	r3, #0
 801230e:	d001      	beq.n	8012314 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012310:	f7f1 f86e 	bl	80033f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012314:	490f      	ldr	r1, [pc, #60]	; (8012354 <MX_USB_DEVICE_Init+0x58>)
 8012316:	480e      	ldr	r0, [pc, #56]	; (8012350 <MX_USB_DEVICE_Init+0x54>)
 8012318:	f7fb fe29 	bl	800df6e <USBD_RegisterClass>
 801231c:	4603      	mov	r3, r0
 801231e:	2b00      	cmp	r3, #0
 8012320:	d001      	beq.n	8012326 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012322:	f7f1 f865 	bl	80033f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012326:	490c      	ldr	r1, [pc, #48]	; (8012358 <MX_USB_DEVICE_Init+0x5c>)
 8012328:	4809      	ldr	r0, [pc, #36]	; (8012350 <MX_USB_DEVICE_Init+0x54>)
 801232a:	f7fb fd57 	bl	800dddc <USBD_CDC_RegisterInterface>
 801232e:	4603      	mov	r3, r0
 8012330:	2b00      	cmp	r3, #0
 8012332:	d001      	beq.n	8012338 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012334:	f7f1 f85c 	bl	80033f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012338:	4805      	ldr	r0, [pc, #20]	; (8012350 <MX_USB_DEVICE_Init+0x54>)
 801233a:	f7fb fe32 	bl	800dfa2 <USBD_Start>
 801233e:	4603      	mov	r3, r0
 8012340:	2b00      	cmp	r3, #0
 8012342:	d001      	beq.n	8012348 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012344:	f7f1 f854 	bl	80033f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012348:	bf00      	nop
 801234a:	bd80      	pop	{r7, pc}
 801234c:	20000de4 	.word	0x20000de4
 8012350:	20005ee4 	.word	0x20005ee4
 8012354:	20000ccc 	.word	0x20000ccc
 8012358:	20000dd4 	.word	0x20000dd4

0801235c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801235c:	b580      	push	{r7, lr}
 801235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012360:	2200      	movs	r2, #0
 8012362:	4905      	ldr	r1, [pc, #20]	; (8012378 <CDC_Init_FS+0x1c>)
 8012364:	4805      	ldr	r0, [pc, #20]	; (801237c <CDC_Init_FS+0x20>)
 8012366:	f7fb fd50 	bl	800de0a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801236a:	4905      	ldr	r1, [pc, #20]	; (8012380 <CDC_Init_FS+0x24>)
 801236c:	4803      	ldr	r0, [pc, #12]	; (801237c <CDC_Init_FS+0x20>)
 801236e:	f7fb fd66 	bl	800de3e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012372:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012374:	4618      	mov	r0, r3
 8012376:	bd80      	pop	{r7, pc}
 8012378:	20006380 	.word	0x20006380
 801237c:	20005ee4 	.word	0x20005ee4
 8012380:	20006180 	.word	0x20006180

08012384 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012384:	b480      	push	{r7}
 8012386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012388:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801238a:	4618      	mov	r0, r3
 801238c:	46bd      	mov	sp, r7
 801238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012392:	4770      	bx	lr

08012394 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012394:	b480      	push	{r7}
 8012396:	b083      	sub	sp, #12
 8012398:	af00      	add	r7, sp, #0
 801239a:	4603      	mov	r3, r0
 801239c:	6039      	str	r1, [r7, #0]
 801239e:	71fb      	strb	r3, [r7, #7]
 80123a0:	4613      	mov	r3, r2
 80123a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80123a4:	79fb      	ldrb	r3, [r7, #7]
 80123a6:	2b23      	cmp	r3, #35	; 0x23
 80123a8:	f200 808c 	bhi.w	80124c4 <CDC_Control_FS+0x130>
 80123ac:	a201      	add	r2, pc, #4	; (adr r2, 80123b4 <CDC_Control_FS+0x20>)
 80123ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123b2:	bf00      	nop
 80123b4:	080124c5 	.word	0x080124c5
 80123b8:	080124c5 	.word	0x080124c5
 80123bc:	080124c5 	.word	0x080124c5
 80123c0:	080124c5 	.word	0x080124c5
 80123c4:	080124c5 	.word	0x080124c5
 80123c8:	080124c5 	.word	0x080124c5
 80123cc:	080124c5 	.word	0x080124c5
 80123d0:	080124c5 	.word	0x080124c5
 80123d4:	080124c5 	.word	0x080124c5
 80123d8:	080124c5 	.word	0x080124c5
 80123dc:	080124c5 	.word	0x080124c5
 80123e0:	080124c5 	.word	0x080124c5
 80123e4:	080124c5 	.word	0x080124c5
 80123e8:	080124c5 	.word	0x080124c5
 80123ec:	080124c5 	.word	0x080124c5
 80123f0:	080124c5 	.word	0x080124c5
 80123f4:	080124c5 	.word	0x080124c5
 80123f8:	080124c5 	.word	0x080124c5
 80123fc:	080124c5 	.word	0x080124c5
 8012400:	080124c5 	.word	0x080124c5
 8012404:	080124c5 	.word	0x080124c5
 8012408:	080124c5 	.word	0x080124c5
 801240c:	080124c5 	.word	0x080124c5
 8012410:	080124c5 	.word	0x080124c5
 8012414:	080124c5 	.word	0x080124c5
 8012418:	080124c5 	.word	0x080124c5
 801241c:	080124c5 	.word	0x080124c5
 8012420:	080124c5 	.word	0x080124c5
 8012424:	080124c5 	.word	0x080124c5
 8012428:	080124c5 	.word	0x080124c5
 801242c:	080124c5 	.word	0x080124c5
 8012430:	080124c5 	.word	0x080124c5
 8012434:	08012445 	.word	0x08012445
 8012438:	0801247f 	.word	0x0801247f
 801243c:	080124c5 	.word	0x080124c5
 8012440:	080124c5 	.word	0x080124c5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	TempBuf_USB[0]=pbuf[0];
 8012444:	683b      	ldr	r3, [r7, #0]
 8012446:	781a      	ldrb	r2, [r3, #0]
 8012448:	4b22      	ldr	r3, [pc, #136]	; (80124d4 <CDC_Control_FS+0x140>)
 801244a:	701a      	strb	r2, [r3, #0]
    	TempBuf_USB[1]=pbuf[1];
 801244c:	683b      	ldr	r3, [r7, #0]
 801244e:	785a      	ldrb	r2, [r3, #1]
 8012450:	4b20      	ldr	r3, [pc, #128]	; (80124d4 <CDC_Control_FS+0x140>)
 8012452:	705a      	strb	r2, [r3, #1]
    	TempBuf_USB[2]=pbuf[2];
 8012454:	683b      	ldr	r3, [r7, #0]
 8012456:	789a      	ldrb	r2, [r3, #2]
 8012458:	4b1e      	ldr	r3, [pc, #120]	; (80124d4 <CDC_Control_FS+0x140>)
 801245a:	709a      	strb	r2, [r3, #2]
    	TempBuf_USB[3]=pbuf[3];
 801245c:	683b      	ldr	r3, [r7, #0]
 801245e:	78da      	ldrb	r2, [r3, #3]
 8012460:	4b1c      	ldr	r3, [pc, #112]	; (80124d4 <CDC_Control_FS+0x140>)
 8012462:	70da      	strb	r2, [r3, #3]
    	TempBuf_USB[4]=pbuf[4];
 8012464:	683b      	ldr	r3, [r7, #0]
 8012466:	791a      	ldrb	r2, [r3, #4]
 8012468:	4b1a      	ldr	r3, [pc, #104]	; (80124d4 <CDC_Control_FS+0x140>)
 801246a:	711a      	strb	r2, [r3, #4]
    	TempBuf_USB[5]=pbuf[5];
 801246c:	683b      	ldr	r3, [r7, #0]
 801246e:	795a      	ldrb	r2, [r3, #5]
 8012470:	4b18      	ldr	r3, [pc, #96]	; (80124d4 <CDC_Control_FS+0x140>)
 8012472:	715a      	strb	r2, [r3, #5]
    	TempBuf_USB[6]=pbuf[6];
 8012474:	683b      	ldr	r3, [r7, #0]
 8012476:	799a      	ldrb	r2, [r3, #6]
 8012478:	4b16      	ldr	r3, [pc, #88]	; (80124d4 <CDC_Control_FS+0x140>)
 801247a:	719a      	strb	r2, [r3, #6]
    	break;
 801247c:	e023      	b.n	80124c6 <CDC_Control_FS+0x132>


    case CDC_GET_LINE_CODING:
        pbuf[0]=TempBuf_USB[0];
 801247e:	4b15      	ldr	r3, [pc, #84]	; (80124d4 <CDC_Control_FS+0x140>)
 8012480:	781a      	ldrb	r2, [r3, #0]
 8012482:	683b      	ldr	r3, [r7, #0]
 8012484:	701a      	strb	r2, [r3, #0]
        pbuf[1]=TempBuf_USB[1];
 8012486:	683b      	ldr	r3, [r7, #0]
 8012488:	3301      	adds	r3, #1
 801248a:	4a12      	ldr	r2, [pc, #72]	; (80124d4 <CDC_Control_FS+0x140>)
 801248c:	7852      	ldrb	r2, [r2, #1]
 801248e:	701a      	strb	r2, [r3, #0]
        pbuf[2]=TempBuf_USB[2];
 8012490:	683b      	ldr	r3, [r7, #0]
 8012492:	3302      	adds	r3, #2
 8012494:	4a0f      	ldr	r2, [pc, #60]	; (80124d4 <CDC_Control_FS+0x140>)
 8012496:	7892      	ldrb	r2, [r2, #2]
 8012498:	701a      	strb	r2, [r3, #0]
        pbuf[3]=TempBuf_USB[3];
 801249a:	683b      	ldr	r3, [r7, #0]
 801249c:	3303      	adds	r3, #3
 801249e:	4a0d      	ldr	r2, [pc, #52]	; (80124d4 <CDC_Control_FS+0x140>)
 80124a0:	78d2      	ldrb	r2, [r2, #3]
 80124a2:	701a      	strb	r2, [r3, #0]
        pbuf[4]=TempBuf_USB[4];
 80124a4:	683b      	ldr	r3, [r7, #0]
 80124a6:	3304      	adds	r3, #4
 80124a8:	4a0a      	ldr	r2, [pc, #40]	; (80124d4 <CDC_Control_FS+0x140>)
 80124aa:	7912      	ldrb	r2, [r2, #4]
 80124ac:	701a      	strb	r2, [r3, #0]
        pbuf[5]=TempBuf_USB[5];
 80124ae:	683b      	ldr	r3, [r7, #0]
 80124b0:	3305      	adds	r3, #5
 80124b2:	4a08      	ldr	r2, [pc, #32]	; (80124d4 <CDC_Control_FS+0x140>)
 80124b4:	7952      	ldrb	r2, [r2, #5]
 80124b6:	701a      	strb	r2, [r3, #0]
        pbuf[6]=TempBuf_USB[6];
 80124b8:	683b      	ldr	r3, [r7, #0]
 80124ba:	3306      	adds	r3, #6
 80124bc:	4a05      	ldr	r2, [pc, #20]	; (80124d4 <CDC_Control_FS+0x140>)
 80124be:	7992      	ldrb	r2, [r2, #6]
 80124c0:	701a      	strb	r2, [r3, #0]
    break;
 80124c2:	e000      	b.n	80124c6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80124c4:	bf00      	nop
  }

  return (USBD_OK);
 80124c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80124c8:	4618      	mov	r0, r3
 80124ca:	370c      	adds	r7, #12
 80124cc:	46bd      	mov	sp, r7
 80124ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d2:	4770      	bx	lr
 80124d4:	20006580 	.word	0x20006580

080124d8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	b082      	sub	sp, #8
 80124dc:	af00      	add	r7, sp, #0
 80124de:	6078      	str	r0, [r7, #4]
 80124e0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	ringBuff_PushArray(&usb_rx_ringbuff, Buf, (uint16_t)*Len);
 80124e2:	683b      	ldr	r3, [r7, #0]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	b29b      	uxth	r3, r3
 80124e8:	461a      	mov	r2, r3
 80124ea:	6879      	ldr	r1, [r7, #4]
 80124ec:	4807      	ldr	r0, [pc, #28]	; (801250c <CDC_Receive_FS+0x34>)
 80124ee:	f7f0 fff6 	bl	80034de <ringBuff_PushArray>
//	if ( END_CHAR == Buf[*Len - 1]) {
//		osSignalSet(USB_RX_Check_Handle, 0x01);
//	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80124f2:	6879      	ldr	r1, [r7, #4]
 80124f4:	4806      	ldr	r0, [pc, #24]	; (8012510 <CDC_Receive_FS+0x38>)
 80124f6:	f7fb fca2 	bl	800de3e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80124fa:	4805      	ldr	r0, [pc, #20]	; (8012510 <CDC_Receive_FS+0x38>)
 80124fc:	f7fb fce2 	bl	800dec4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012500:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012502:	4618      	mov	r0, r3
 8012504:	3708      	adds	r7, #8
 8012506:	46bd      	mov	sp, r7
 8012508:	bd80      	pop	{r7, pc}
 801250a:	bf00      	nop
 801250c:	20000054 	.word	0x20000054
 8012510:	20005ee4 	.word	0x20005ee4

08012514 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b084      	sub	sp, #16
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
 801251c:	460b      	mov	r3, r1
 801251e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012520:	2300      	movs	r3, #0
 8012522:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012524:	4b0d      	ldr	r3, [pc, #52]	; (801255c <CDC_Transmit_FS+0x48>)
 8012526:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 801252a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801252c:	68bb      	ldr	r3, [r7, #8]
 801252e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012532:	2b00      	cmp	r3, #0
 8012534:	d001      	beq.n	801253a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012536:	2301      	movs	r3, #1
 8012538:	e00b      	b.n	8012552 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801253a:	887b      	ldrh	r3, [r7, #2]
 801253c:	461a      	mov	r2, r3
 801253e:	6879      	ldr	r1, [r7, #4]
 8012540:	4806      	ldr	r0, [pc, #24]	; (801255c <CDC_Transmit_FS+0x48>)
 8012542:	f7fb fc62 	bl	800de0a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012546:	4805      	ldr	r0, [pc, #20]	; (801255c <CDC_Transmit_FS+0x48>)
 8012548:	f7fb fc8d 	bl	800de66 <USBD_CDC_TransmitPacket>
 801254c:	4603      	mov	r3, r0
 801254e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012550:	7bfb      	ldrb	r3, [r7, #15]
}
 8012552:	4618      	mov	r0, r3
 8012554:	3710      	adds	r7, #16
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}
 801255a:	bf00      	nop
 801255c:	20005ee4 	.word	0x20005ee4

08012560 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012560:	b480      	push	{r7}
 8012562:	b083      	sub	sp, #12
 8012564:	af00      	add	r7, sp, #0
 8012566:	4603      	mov	r3, r0
 8012568:	6039      	str	r1, [r7, #0]
 801256a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	2212      	movs	r2, #18
 8012570:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012572:	4b03      	ldr	r3, [pc, #12]	; (8012580 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012574:	4618      	mov	r0, r3
 8012576:	370c      	adds	r7, #12
 8012578:	46bd      	mov	sp, r7
 801257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801257e:	4770      	bx	lr
 8012580:	20000e00 	.word	0x20000e00

08012584 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012584:	b480      	push	{r7}
 8012586:	b083      	sub	sp, #12
 8012588:	af00      	add	r7, sp, #0
 801258a:	4603      	mov	r3, r0
 801258c:	6039      	str	r1, [r7, #0]
 801258e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012590:	683b      	ldr	r3, [r7, #0]
 8012592:	2204      	movs	r2, #4
 8012594:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012596:	4b03      	ldr	r3, [pc, #12]	; (80125a4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012598:	4618      	mov	r0, r3
 801259a:	370c      	adds	r7, #12
 801259c:	46bd      	mov	sp, r7
 801259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125a2:	4770      	bx	lr
 80125a4:	20000e14 	.word	0x20000e14

080125a8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80125a8:	b580      	push	{r7, lr}
 80125aa:	b082      	sub	sp, #8
 80125ac:	af00      	add	r7, sp, #0
 80125ae:	4603      	mov	r3, r0
 80125b0:	6039      	str	r1, [r7, #0]
 80125b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80125b4:	79fb      	ldrb	r3, [r7, #7]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d105      	bne.n	80125c6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80125ba:	683a      	ldr	r2, [r7, #0]
 80125bc:	4907      	ldr	r1, [pc, #28]	; (80125dc <USBD_FS_ProductStrDescriptor+0x34>)
 80125be:	4808      	ldr	r0, [pc, #32]	; (80125e0 <USBD_FS_ProductStrDescriptor+0x38>)
 80125c0:	f7fc fc26 	bl	800ee10 <USBD_GetString>
 80125c4:	e004      	b.n	80125d0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80125c6:	683a      	ldr	r2, [r7, #0]
 80125c8:	4904      	ldr	r1, [pc, #16]	; (80125dc <USBD_FS_ProductStrDescriptor+0x34>)
 80125ca:	4805      	ldr	r0, [pc, #20]	; (80125e0 <USBD_FS_ProductStrDescriptor+0x38>)
 80125cc:	f7fc fc20 	bl	800ee10 <USBD_GetString>
  }
  return USBD_StrDesc;
 80125d0:	4b02      	ldr	r3, [pc, #8]	; (80125dc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80125d2:	4618      	mov	r0, r3
 80125d4:	3708      	adds	r7, #8
 80125d6:	46bd      	mov	sp, r7
 80125d8:	bd80      	pop	{r7, pc}
 80125da:	bf00      	nop
 80125dc:	20006588 	.word	0x20006588
 80125e0:	08018f94 	.word	0x08018f94

080125e4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b082      	sub	sp, #8
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	4603      	mov	r3, r0
 80125ec:	6039      	str	r1, [r7, #0]
 80125ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80125f0:	683a      	ldr	r2, [r7, #0]
 80125f2:	4904      	ldr	r1, [pc, #16]	; (8012604 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80125f4:	4804      	ldr	r0, [pc, #16]	; (8012608 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80125f6:	f7fc fc0b 	bl	800ee10 <USBD_GetString>
  return USBD_StrDesc;
 80125fa:	4b02      	ldr	r3, [pc, #8]	; (8012604 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80125fc:	4618      	mov	r0, r3
 80125fe:	3708      	adds	r7, #8
 8012600:	46bd      	mov	sp, r7
 8012602:	bd80      	pop	{r7, pc}
 8012604:	20006588 	.word	0x20006588
 8012608:	08018fac 	.word	0x08018fac

0801260c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801260c:	b580      	push	{r7, lr}
 801260e:	b082      	sub	sp, #8
 8012610:	af00      	add	r7, sp, #0
 8012612:	4603      	mov	r3, r0
 8012614:	6039      	str	r1, [r7, #0]
 8012616:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	221a      	movs	r2, #26
 801261c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801261e:	f000 f843 	bl	80126a8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012622:	4b02      	ldr	r3, [pc, #8]	; (801262c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012624:	4618      	mov	r0, r3
 8012626:	3708      	adds	r7, #8
 8012628:	46bd      	mov	sp, r7
 801262a:	bd80      	pop	{r7, pc}
 801262c:	20000e18 	.word	0x20000e18

08012630 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b082      	sub	sp, #8
 8012634:	af00      	add	r7, sp, #0
 8012636:	4603      	mov	r3, r0
 8012638:	6039      	str	r1, [r7, #0]
 801263a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801263c:	79fb      	ldrb	r3, [r7, #7]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d105      	bne.n	801264e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012642:	683a      	ldr	r2, [r7, #0]
 8012644:	4907      	ldr	r1, [pc, #28]	; (8012664 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012646:	4808      	ldr	r0, [pc, #32]	; (8012668 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012648:	f7fc fbe2 	bl	800ee10 <USBD_GetString>
 801264c:	e004      	b.n	8012658 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801264e:	683a      	ldr	r2, [r7, #0]
 8012650:	4904      	ldr	r1, [pc, #16]	; (8012664 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012652:	4805      	ldr	r0, [pc, #20]	; (8012668 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012654:	f7fc fbdc 	bl	800ee10 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012658:	4b02      	ldr	r3, [pc, #8]	; (8012664 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801265a:	4618      	mov	r0, r3
 801265c:	3708      	adds	r7, #8
 801265e:	46bd      	mov	sp, r7
 8012660:	bd80      	pop	{r7, pc}
 8012662:	bf00      	nop
 8012664:	20006588 	.word	0x20006588
 8012668:	08018fc0 	.word	0x08018fc0

0801266c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801266c:	b580      	push	{r7, lr}
 801266e:	b082      	sub	sp, #8
 8012670:	af00      	add	r7, sp, #0
 8012672:	4603      	mov	r3, r0
 8012674:	6039      	str	r1, [r7, #0]
 8012676:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012678:	79fb      	ldrb	r3, [r7, #7]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d105      	bne.n	801268a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801267e:	683a      	ldr	r2, [r7, #0]
 8012680:	4907      	ldr	r1, [pc, #28]	; (80126a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012682:	4808      	ldr	r0, [pc, #32]	; (80126a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012684:	f7fc fbc4 	bl	800ee10 <USBD_GetString>
 8012688:	e004      	b.n	8012694 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801268a:	683a      	ldr	r2, [r7, #0]
 801268c:	4904      	ldr	r1, [pc, #16]	; (80126a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801268e:	4805      	ldr	r0, [pc, #20]	; (80126a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012690:	f7fc fbbe 	bl	800ee10 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012694:	4b02      	ldr	r3, [pc, #8]	; (80126a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012696:	4618      	mov	r0, r3
 8012698:	3708      	adds	r7, #8
 801269a:	46bd      	mov	sp, r7
 801269c:	bd80      	pop	{r7, pc}
 801269e:	bf00      	nop
 80126a0:	20006588 	.word	0x20006588
 80126a4:	08018fcc 	.word	0x08018fcc

080126a8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b084      	sub	sp, #16
 80126ac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80126ae:	4b0f      	ldr	r3, [pc, #60]	; (80126ec <Get_SerialNum+0x44>)
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80126b4:	4b0e      	ldr	r3, [pc, #56]	; (80126f0 <Get_SerialNum+0x48>)
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80126ba:	4b0e      	ldr	r3, [pc, #56]	; (80126f4 <Get_SerialNum+0x4c>)
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80126c0:	68fa      	ldr	r2, [r7, #12]
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	4413      	add	r3, r2
 80126c6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d009      	beq.n	80126e2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80126ce:	2208      	movs	r2, #8
 80126d0:	4909      	ldr	r1, [pc, #36]	; (80126f8 <Get_SerialNum+0x50>)
 80126d2:	68f8      	ldr	r0, [r7, #12]
 80126d4:	f000 f814 	bl	8012700 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80126d8:	2204      	movs	r2, #4
 80126da:	4908      	ldr	r1, [pc, #32]	; (80126fc <Get_SerialNum+0x54>)
 80126dc:	68b8      	ldr	r0, [r7, #8]
 80126de:	f000 f80f 	bl	8012700 <IntToUnicode>
  }
}
 80126e2:	bf00      	nop
 80126e4:	3710      	adds	r7, #16
 80126e6:	46bd      	mov	sp, r7
 80126e8:	bd80      	pop	{r7, pc}
 80126ea:	bf00      	nop
 80126ec:	1fff7a10 	.word	0x1fff7a10
 80126f0:	1fff7a14 	.word	0x1fff7a14
 80126f4:	1fff7a18 	.word	0x1fff7a18
 80126f8:	20000e1a 	.word	0x20000e1a
 80126fc:	20000e2a 	.word	0x20000e2a

08012700 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012700:	b480      	push	{r7}
 8012702:	b087      	sub	sp, #28
 8012704:	af00      	add	r7, sp, #0
 8012706:	60f8      	str	r0, [r7, #12]
 8012708:	60b9      	str	r1, [r7, #8]
 801270a:	4613      	mov	r3, r2
 801270c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801270e:	2300      	movs	r3, #0
 8012710:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012712:	2300      	movs	r3, #0
 8012714:	75fb      	strb	r3, [r7, #23]
 8012716:	e027      	b.n	8012768 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	0f1b      	lsrs	r3, r3, #28
 801271c:	2b09      	cmp	r3, #9
 801271e:	d80b      	bhi.n	8012738 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	0f1b      	lsrs	r3, r3, #28
 8012724:	b2da      	uxtb	r2, r3
 8012726:	7dfb      	ldrb	r3, [r7, #23]
 8012728:	005b      	lsls	r3, r3, #1
 801272a:	4619      	mov	r1, r3
 801272c:	68bb      	ldr	r3, [r7, #8]
 801272e:	440b      	add	r3, r1
 8012730:	3230      	adds	r2, #48	; 0x30
 8012732:	b2d2      	uxtb	r2, r2
 8012734:	701a      	strb	r2, [r3, #0]
 8012736:	e00a      	b.n	801274e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	0f1b      	lsrs	r3, r3, #28
 801273c:	b2da      	uxtb	r2, r3
 801273e:	7dfb      	ldrb	r3, [r7, #23]
 8012740:	005b      	lsls	r3, r3, #1
 8012742:	4619      	mov	r1, r3
 8012744:	68bb      	ldr	r3, [r7, #8]
 8012746:	440b      	add	r3, r1
 8012748:	3237      	adds	r2, #55	; 0x37
 801274a:	b2d2      	uxtb	r2, r2
 801274c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	011b      	lsls	r3, r3, #4
 8012752:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012754:	7dfb      	ldrb	r3, [r7, #23]
 8012756:	005b      	lsls	r3, r3, #1
 8012758:	3301      	adds	r3, #1
 801275a:	68ba      	ldr	r2, [r7, #8]
 801275c:	4413      	add	r3, r2
 801275e:	2200      	movs	r2, #0
 8012760:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012762:	7dfb      	ldrb	r3, [r7, #23]
 8012764:	3301      	adds	r3, #1
 8012766:	75fb      	strb	r3, [r7, #23]
 8012768:	7dfa      	ldrb	r2, [r7, #23]
 801276a:	79fb      	ldrb	r3, [r7, #7]
 801276c:	429a      	cmp	r2, r3
 801276e:	d3d3      	bcc.n	8012718 <IntToUnicode+0x18>
  }
}
 8012770:	bf00      	nop
 8012772:	371c      	adds	r7, #28
 8012774:	46bd      	mov	sp, r7
 8012776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801277a:	4770      	bx	lr

0801277c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801277c:	b580      	push	{r7, lr}
 801277e:	b08a      	sub	sp, #40	; 0x28
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012784:	f107 0314 	add.w	r3, r7, #20
 8012788:	2200      	movs	r2, #0
 801278a:	601a      	str	r2, [r3, #0]
 801278c:	605a      	str	r2, [r3, #4]
 801278e:	609a      	str	r2, [r3, #8]
 8012790:	60da      	str	r2, [r3, #12]
 8012792:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801279c:	d13a      	bne.n	8012814 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801279e:	2300      	movs	r3, #0
 80127a0:	613b      	str	r3, [r7, #16]
 80127a2:	4b1e      	ldr	r3, [pc, #120]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127a6:	4a1d      	ldr	r2, [pc, #116]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127a8:	f043 0301 	orr.w	r3, r3, #1
 80127ac:	6313      	str	r3, [r2, #48]	; 0x30
 80127ae:	4b1b      	ldr	r3, [pc, #108]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127b2:	f003 0301 	and.w	r3, r3, #1
 80127b6:	613b      	str	r3, [r7, #16]
 80127b8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80127ba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80127be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80127c0:	2302      	movs	r3, #2
 80127c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80127c4:	2300      	movs	r3, #0
 80127c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80127c8:	2303      	movs	r3, #3
 80127ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80127cc:	230a      	movs	r3, #10
 80127ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80127d0:	f107 0314 	add.w	r3, r7, #20
 80127d4:	4619      	mov	r1, r3
 80127d6:	4812      	ldr	r0, [pc, #72]	; (8012820 <HAL_PCD_MspInit+0xa4>)
 80127d8:	f7f6 fb38 	bl	8008e4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80127dc:	4b0f      	ldr	r3, [pc, #60]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127e0:	4a0e      	ldr	r2, [pc, #56]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80127e6:	6353      	str	r3, [r2, #52]	; 0x34
 80127e8:	2300      	movs	r3, #0
 80127ea:	60fb      	str	r3, [r7, #12]
 80127ec:	4b0b      	ldr	r3, [pc, #44]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80127f0:	4a0a      	ldr	r2, [pc, #40]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80127f6:	6453      	str	r3, [r2, #68]	; 0x44
 80127f8:	4b08      	ldr	r3, [pc, #32]	; (801281c <HAL_PCD_MspInit+0xa0>)
 80127fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80127fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012800:	60fb      	str	r3, [r7, #12]
 8012802:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012804:	2200      	movs	r2, #0
 8012806:	2105      	movs	r1, #5
 8012808:	2043      	movs	r0, #67	; 0x43
 801280a:	f7f5 ff57 	bl	80086bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801280e:	2043      	movs	r0, #67	; 0x43
 8012810:	f7f5 ff70 	bl	80086f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012814:	bf00      	nop
 8012816:	3728      	adds	r7, #40	; 0x28
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}
 801281c:	40023800 	.word	0x40023800
 8012820:	40020000 	.word	0x40020000

08012824 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012824:	b580      	push	{r7, lr}
 8012826:	b082      	sub	sp, #8
 8012828:	af00      	add	r7, sp, #0
 801282a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8012838:	4619      	mov	r1, r3
 801283a:	4610      	mov	r0, r2
 801283c:	f7fb fbfa 	bl	800e034 <USBD_LL_SetupStage>
}
 8012840:	bf00      	nop
 8012842:	3708      	adds	r7, #8
 8012844:	46bd      	mov	sp, r7
 8012846:	bd80      	pop	{r7, pc}

08012848 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012848:	b580      	push	{r7, lr}
 801284a:	b082      	sub	sp, #8
 801284c:	af00      	add	r7, sp, #0
 801284e:	6078      	str	r0, [r7, #4]
 8012850:	460b      	mov	r3, r1
 8012852:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801285a:	78fa      	ldrb	r2, [r7, #3]
 801285c:	6879      	ldr	r1, [r7, #4]
 801285e:	4613      	mov	r3, r2
 8012860:	00db      	lsls	r3, r3, #3
 8012862:	1a9b      	subs	r3, r3, r2
 8012864:	009b      	lsls	r3, r3, #2
 8012866:	440b      	add	r3, r1
 8012868:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801286c:	681a      	ldr	r2, [r3, #0]
 801286e:	78fb      	ldrb	r3, [r7, #3]
 8012870:	4619      	mov	r1, r3
 8012872:	f7fb fc2a 	bl	800e0ca <USBD_LL_DataOutStage>
}
 8012876:	bf00      	nop
 8012878:	3708      	adds	r7, #8
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}

0801287e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801287e:	b580      	push	{r7, lr}
 8012880:	b082      	sub	sp, #8
 8012882:	af00      	add	r7, sp, #0
 8012884:	6078      	str	r0, [r7, #4]
 8012886:	460b      	mov	r3, r1
 8012888:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012890:	78fa      	ldrb	r2, [r7, #3]
 8012892:	6879      	ldr	r1, [r7, #4]
 8012894:	4613      	mov	r3, r2
 8012896:	00db      	lsls	r3, r3, #3
 8012898:	1a9b      	subs	r3, r3, r2
 801289a:	009b      	lsls	r3, r3, #2
 801289c:	440b      	add	r3, r1
 801289e:	3348      	adds	r3, #72	; 0x48
 80128a0:	681a      	ldr	r2, [r3, #0]
 80128a2:	78fb      	ldrb	r3, [r7, #3]
 80128a4:	4619      	mov	r1, r3
 80128a6:	f7fb fc81 	bl	800e1ac <USBD_LL_DataInStage>
}
 80128aa:	bf00      	nop
 80128ac:	3708      	adds	r7, #8
 80128ae:	46bd      	mov	sp, r7
 80128b0:	bd80      	pop	{r7, pc}

080128b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80128b2:	b580      	push	{r7, lr}
 80128b4:	b082      	sub	sp, #8
 80128b6:	af00      	add	r7, sp, #0
 80128b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80128c0:	4618      	mov	r0, r3
 80128c2:	f7fb fd8f 	bl	800e3e4 <USBD_LL_SOF>
}
 80128c6:	bf00      	nop
 80128c8:	3708      	adds	r7, #8
 80128ca:	46bd      	mov	sp, r7
 80128cc:	bd80      	pop	{r7, pc}

080128ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80128ce:	b580      	push	{r7, lr}
 80128d0:	b084      	sub	sp, #16
 80128d2:	af00      	add	r7, sp, #0
 80128d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80128d6:	2301      	movs	r3, #1
 80128d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	68db      	ldr	r3, [r3, #12]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d102      	bne.n	80128e8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80128e2:	2300      	movs	r3, #0
 80128e4:	73fb      	strb	r3, [r7, #15]
 80128e6:	e008      	b.n	80128fa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	68db      	ldr	r3, [r3, #12]
 80128ec:	2b02      	cmp	r3, #2
 80128ee:	d102      	bne.n	80128f6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80128f0:	2301      	movs	r3, #1
 80128f2:	73fb      	strb	r3, [r7, #15]
 80128f4:	e001      	b.n	80128fa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80128f6:	f7f0 fd7b 	bl	80033f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012900:	7bfa      	ldrb	r2, [r7, #15]
 8012902:	4611      	mov	r1, r2
 8012904:	4618      	mov	r0, r3
 8012906:	f7fb fd37 	bl	800e378 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012910:	4618      	mov	r0, r3
 8012912:	f7fb fcf0 	bl	800e2f6 <USBD_LL_Reset>
}
 8012916:	bf00      	nop
 8012918:	3710      	adds	r7, #16
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}
	...

08012920 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b082      	sub	sp, #8
 8012924:	af00      	add	r7, sp, #0
 8012926:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801292e:	4618      	mov	r0, r3
 8012930:	f7fb fd32 	bl	800e398 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	687a      	ldr	r2, [r7, #4]
 8012940:	6812      	ldr	r2, [r2, #0]
 8012942:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012946:	f043 0301 	orr.w	r3, r3, #1
 801294a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	6a1b      	ldr	r3, [r3, #32]
 8012950:	2b00      	cmp	r3, #0
 8012952:	d005      	beq.n	8012960 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012954:	4b04      	ldr	r3, [pc, #16]	; (8012968 <HAL_PCD_SuspendCallback+0x48>)
 8012956:	691b      	ldr	r3, [r3, #16]
 8012958:	4a03      	ldr	r2, [pc, #12]	; (8012968 <HAL_PCD_SuspendCallback+0x48>)
 801295a:	f043 0306 	orr.w	r3, r3, #6
 801295e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012960:	bf00      	nop
 8012962:	3708      	adds	r7, #8
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}
 8012968:	e000ed00 	.word	0xe000ed00

0801296c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801296c:	b580      	push	{r7, lr}
 801296e:	b082      	sub	sp, #8
 8012970:	af00      	add	r7, sp, #0
 8012972:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801297a:	4618      	mov	r0, r3
 801297c:	f7fb fd21 	bl	800e3c2 <USBD_LL_Resume>
}
 8012980:	bf00      	nop
 8012982:	3708      	adds	r7, #8
 8012984:	46bd      	mov	sp, r7
 8012986:	bd80      	pop	{r7, pc}

08012988 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b082      	sub	sp, #8
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
 8012990:	460b      	mov	r3, r1
 8012992:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801299a:	78fa      	ldrb	r2, [r7, #3]
 801299c:	4611      	mov	r1, r2
 801299e:	4618      	mov	r0, r3
 80129a0:	f7fb fd47 	bl	800e432 <USBD_LL_IsoOUTIncomplete>
}
 80129a4:	bf00      	nop
 80129a6:	3708      	adds	r7, #8
 80129a8:	46bd      	mov	sp, r7
 80129aa:	bd80      	pop	{r7, pc}

080129ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129ac:	b580      	push	{r7, lr}
 80129ae:	b082      	sub	sp, #8
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	6078      	str	r0, [r7, #4]
 80129b4:	460b      	mov	r3, r1
 80129b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80129be:	78fa      	ldrb	r2, [r7, #3]
 80129c0:	4611      	mov	r1, r2
 80129c2:	4618      	mov	r0, r3
 80129c4:	f7fb fd28 	bl	800e418 <USBD_LL_IsoINIncomplete>
}
 80129c8:	bf00      	nop
 80129ca:	3708      	adds	r7, #8
 80129cc:	46bd      	mov	sp, r7
 80129ce:	bd80      	pop	{r7, pc}

080129d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b082      	sub	sp, #8
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80129de:	4618      	mov	r0, r3
 80129e0:	f7fb fd34 	bl	800e44c <USBD_LL_DevConnected>
}
 80129e4:	bf00      	nop
 80129e6:	3708      	adds	r7, #8
 80129e8:	46bd      	mov	sp, r7
 80129ea:	bd80      	pop	{r7, pc}

080129ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129ec:	b580      	push	{r7, lr}
 80129ee:	b082      	sub	sp, #8
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80129fa:	4618      	mov	r0, r3
 80129fc:	f7fb fd31 	bl	800e462 <USBD_LL_DevDisconnected>
}
 8012a00:	bf00      	nop
 8012a02:	3708      	adds	r7, #8
 8012a04:	46bd      	mov	sp, r7
 8012a06:	bd80      	pop	{r7, pc}

08012a08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012a08:	b580      	push	{r7, lr}
 8012a0a:	b082      	sub	sp, #8
 8012a0c:	af00      	add	r7, sp, #0
 8012a0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	781b      	ldrb	r3, [r3, #0]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d13c      	bne.n	8012a92 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012a18:	4a20      	ldr	r2, [pc, #128]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	4a1e      	ldr	r2, [pc, #120]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a24:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8012a28:	4b1c      	ldr	r3, [pc, #112]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a2a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8012a2e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8012a30:	4b1a      	ldr	r3, [pc, #104]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a32:	2204      	movs	r2, #4
 8012a34:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8012a36:	4b19      	ldr	r3, [pc, #100]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a38:	2202      	movs	r2, #2
 8012a3a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8012a3c:	4b17      	ldr	r3, [pc, #92]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a3e:	2200      	movs	r2, #0
 8012a40:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012a42:	4b16      	ldr	r3, [pc, #88]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a44:	2202      	movs	r2, #2
 8012a46:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012a48:	4b14      	ldr	r3, [pc, #80]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a4a:	2200      	movs	r2, #0
 8012a4c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8012a4e:	4b13      	ldr	r3, [pc, #76]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a50:	2200      	movs	r2, #0
 8012a52:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012a54:	4b11      	ldr	r3, [pc, #68]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a56:	2200      	movs	r2, #0
 8012a58:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012a5a:	4b10      	ldr	r3, [pc, #64]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012a60:	4b0e      	ldr	r3, [pc, #56]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a62:	2200      	movs	r2, #0
 8012a64:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012a66:	480d      	ldr	r0, [pc, #52]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a68:	f7f6 fbfa 	bl	8009260 <HAL_PCD_Init>
 8012a6c:	4603      	mov	r3, r0
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d001      	beq.n	8012a76 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012a72:	f7f0 fcbd 	bl	80033f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012a76:	2180      	movs	r1, #128	; 0x80
 8012a78:	4808      	ldr	r0, [pc, #32]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a7a:	f7f7 fd5e 	bl	800a53a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8012a7e:	2240      	movs	r2, #64	; 0x40
 8012a80:	2100      	movs	r1, #0
 8012a82:	4806      	ldr	r0, [pc, #24]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a84:	f7f7 fd12 	bl	800a4ac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012a88:	2280      	movs	r2, #128	; 0x80
 8012a8a:	2101      	movs	r1, #1
 8012a8c:	4803      	ldr	r0, [pc, #12]	; (8012a9c <USBD_LL_Init+0x94>)
 8012a8e:	f7f7 fd0d 	bl	800a4ac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012a92:	2300      	movs	r3, #0
}
 8012a94:	4618      	mov	r0, r3
 8012a96:	3708      	adds	r7, #8
 8012a98:	46bd      	mov	sp, r7
 8012a9a:	bd80      	pop	{r7, pc}
 8012a9c:	20006788 	.word	0x20006788

08012aa0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012aa0:	b580      	push	{r7, lr}
 8012aa2:	b084      	sub	sp, #16
 8012aa4:	af00      	add	r7, sp, #0
 8012aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012aac:	2300      	movs	r3, #0
 8012aae:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7f6 fcef 	bl	800949a <HAL_PCD_Start>
 8012abc:	4603      	mov	r3, r0
 8012abe:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8012ac0:	7bfb      	ldrb	r3, [r7, #15]
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f000 f92e 	bl	8012d24 <USBD_Get_USB_Status>
 8012ac8:	4603      	mov	r3, r0
 8012aca:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8012acc:	7bbb      	ldrb	r3, [r7, #14]
}
 8012ace:	4618      	mov	r0, r3
 8012ad0:	3710      	adds	r7, #16
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bd80      	pop	{r7, pc}

08012ad6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012ad6:	b580      	push	{r7, lr}
 8012ad8:	b084      	sub	sp, #16
 8012ada:	af00      	add	r7, sp, #0
 8012adc:	6078      	str	r0, [r7, #4]
 8012ade:	4608      	mov	r0, r1
 8012ae0:	4611      	mov	r1, r2
 8012ae2:	461a      	mov	r2, r3
 8012ae4:	4603      	mov	r3, r0
 8012ae6:	70fb      	strb	r3, [r7, #3]
 8012ae8:	460b      	mov	r3, r1
 8012aea:	70bb      	strb	r3, [r7, #2]
 8012aec:	4613      	mov	r3, r2
 8012aee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012af0:	2300      	movs	r3, #0
 8012af2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012af4:	2300      	movs	r3, #0
 8012af6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8012afe:	78bb      	ldrb	r3, [r7, #2]
 8012b00:	883a      	ldrh	r2, [r7, #0]
 8012b02:	78f9      	ldrb	r1, [r7, #3]
 8012b04:	f7f7 f8c4 	bl	8009c90 <HAL_PCD_EP_Open>
 8012b08:	4603      	mov	r3, r0
 8012b0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012b0c:	7bfb      	ldrb	r3, [r7, #15]
 8012b0e:	4618      	mov	r0, r3
 8012b10:	f000 f908 	bl	8012d24 <USBD_Get_USB_Status>
 8012b14:	4603      	mov	r3, r0
 8012b16:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8012b18:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	3710      	adds	r7, #16
 8012b1e:	46bd      	mov	sp, r7
 8012b20:	bd80      	pop	{r7, pc}

08012b22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b22:	b580      	push	{r7, lr}
 8012b24:	b084      	sub	sp, #16
 8012b26:	af00      	add	r7, sp, #0
 8012b28:	6078      	str	r0, [r7, #4]
 8012b2a:	460b      	mov	r3, r1
 8012b2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b2e:	2300      	movs	r3, #0
 8012b30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b32:	2300      	movs	r3, #0
 8012b34:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012b3c:	78fa      	ldrb	r2, [r7, #3]
 8012b3e:	4611      	mov	r1, r2
 8012b40:	4618      	mov	r0, r3
 8012b42:	f7f7 f90d 	bl	8009d60 <HAL_PCD_EP_Close>
 8012b46:	4603      	mov	r3, r0
 8012b48:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8012b4a:	7bfb      	ldrb	r3, [r7, #15]
 8012b4c:	4618      	mov	r0, r3
 8012b4e:	f000 f8e9 	bl	8012d24 <USBD_Get_USB_Status>
 8012b52:	4603      	mov	r3, r0
 8012b54:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8012b56:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b58:	4618      	mov	r0, r3
 8012b5a:	3710      	adds	r7, #16
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}

08012b60 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b084      	sub	sp, #16
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
 8012b68:	460b      	mov	r3, r1
 8012b6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b70:	2300      	movs	r3, #0
 8012b72:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012b7a:	78fa      	ldrb	r2, [r7, #3]
 8012b7c:	4611      	mov	r1, r2
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f7f7 f9e5 	bl	8009f4e <HAL_PCD_EP_SetStall>
 8012b84:	4603      	mov	r3, r0
 8012b86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012b88:	7bfb      	ldrb	r3, [r7, #15]
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f000 f8ca 	bl	8012d24 <USBD_Get_USB_Status>
 8012b90:	4603      	mov	r3, r0
 8012b92:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8012b94:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b96:	4618      	mov	r0, r3
 8012b98:	3710      	adds	r7, #16
 8012b9a:	46bd      	mov	sp, r7
 8012b9c:	bd80      	pop	{r7, pc}

08012b9e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b9e:	b580      	push	{r7, lr}
 8012ba0:	b084      	sub	sp, #16
 8012ba2:	af00      	add	r7, sp, #0
 8012ba4:	6078      	str	r0, [r7, #4]
 8012ba6:	460b      	mov	r3, r1
 8012ba8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012baa:	2300      	movs	r3, #0
 8012bac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012bae:	2300      	movs	r3, #0
 8012bb0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012bb8:	78fa      	ldrb	r2, [r7, #3]
 8012bba:	4611      	mov	r1, r2
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	f7f7 fa2a 	bl	800a016 <HAL_PCD_EP_ClrStall>
 8012bc2:	4603      	mov	r3, r0
 8012bc4:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8012bc6:	7bfb      	ldrb	r3, [r7, #15]
 8012bc8:	4618      	mov	r0, r3
 8012bca:	f000 f8ab 	bl	8012d24 <USBD_Get_USB_Status>
 8012bce:	4603      	mov	r3, r0
 8012bd0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 8012bd2:	7bbb      	ldrb	r3, [r7, #14]
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3710      	adds	r7, #16
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012bdc:	b480      	push	{r7}
 8012bde:	b085      	sub	sp, #20
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
 8012be4:	460b      	mov	r3, r1
 8012be6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012bee:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8012bf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	da0b      	bge.n	8012c10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8012bf8:	78fb      	ldrb	r3, [r7, #3]
 8012bfa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012bfe:	68f9      	ldr	r1, [r7, #12]
 8012c00:	4613      	mov	r3, r2
 8012c02:	00db      	lsls	r3, r3, #3
 8012c04:	1a9b      	subs	r3, r3, r2
 8012c06:	009b      	lsls	r3, r3, #2
 8012c08:	440b      	add	r3, r1
 8012c0a:	333e      	adds	r3, #62	; 0x3e
 8012c0c:	781b      	ldrb	r3, [r3, #0]
 8012c0e:	e00b      	b.n	8012c28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8012c10:	78fb      	ldrb	r3, [r7, #3]
 8012c12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012c16:	68f9      	ldr	r1, [r7, #12]
 8012c18:	4613      	mov	r3, r2
 8012c1a:	00db      	lsls	r3, r3, #3
 8012c1c:	1a9b      	subs	r3, r3, r2
 8012c1e:	009b      	lsls	r3, r3, #2
 8012c20:	440b      	add	r3, r1
 8012c22:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012c26:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	3714      	adds	r7, #20
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c32:	4770      	bx	lr

08012c34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	6078      	str	r0, [r7, #4]
 8012c3c:	460b      	mov	r3, r1
 8012c3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c40:	2300      	movs	r3, #0
 8012c42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c44:	2300      	movs	r3, #0
 8012c46:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012c4e:	78fa      	ldrb	r2, [r7, #3]
 8012c50:	4611      	mov	r1, r2
 8012c52:	4618      	mov	r0, r3
 8012c54:	f7f6 fff7 	bl	8009c46 <HAL_PCD_SetAddress>
 8012c58:	4603      	mov	r3, r0
 8012c5a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c5c:	7bfb      	ldrb	r3, [r7, #15]
 8012c5e:	4618      	mov	r0, r3
 8012c60:	f000 f860 	bl	8012d24 <USBD_Get_USB_Status>
 8012c64:	4603      	mov	r3, r0
 8012c66:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8012c68:	7bbb      	ldrb	r3, [r7, #14]
}
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	3710      	adds	r7, #16
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bd80      	pop	{r7, pc}

08012c72 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012c72:	b580      	push	{r7, lr}
 8012c74:	b086      	sub	sp, #24
 8012c76:	af00      	add	r7, sp, #0
 8012c78:	60f8      	str	r0, [r7, #12]
 8012c7a:	607a      	str	r2, [r7, #4]
 8012c7c:	461a      	mov	r2, r3
 8012c7e:	460b      	mov	r3, r1
 8012c80:	72fb      	strb	r3, [r7, #11]
 8012c82:	4613      	mov	r3, r2
 8012c84:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c86:	2300      	movs	r3, #0
 8012c88:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c8a:	2300      	movs	r3, #0
 8012c8c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8012c94:	893b      	ldrh	r3, [r7, #8]
 8012c96:	7af9      	ldrb	r1, [r7, #11]
 8012c98:	687a      	ldr	r2, [r7, #4]
 8012c9a:	f7f7 f90e 	bl	8009eba <HAL_PCD_EP_Transmit>
 8012c9e:	4603      	mov	r3, r0
 8012ca0:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8012ca2:	7dfb      	ldrb	r3, [r7, #23]
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	f000 f83d 	bl	8012d24 <USBD_Get_USB_Status>
 8012caa:	4603      	mov	r3, r0
 8012cac:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8012cae:	7dbb      	ldrb	r3, [r7, #22]
}
 8012cb0:	4618      	mov	r0, r3
 8012cb2:	3718      	adds	r7, #24
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	bd80      	pop	{r7, pc}

08012cb8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b086      	sub	sp, #24
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	60f8      	str	r0, [r7, #12]
 8012cc0:	607a      	str	r2, [r7, #4]
 8012cc2:	461a      	mov	r2, r3
 8012cc4:	460b      	mov	r3, r1
 8012cc6:	72fb      	strb	r3, [r7, #11]
 8012cc8:	4613      	mov	r3, r2
 8012cca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ccc:	2300      	movs	r3, #0
 8012cce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8012cda:	893b      	ldrh	r3, [r7, #8]
 8012cdc:	7af9      	ldrb	r1, [r7, #11]
 8012cde:	687a      	ldr	r2, [r7, #4]
 8012ce0:	f7f7 f888 	bl	8009df4 <HAL_PCD_EP_Receive>
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8012ce8:	7dfb      	ldrb	r3, [r7, #23]
 8012cea:	4618      	mov	r0, r3
 8012cec:	f000 f81a 	bl	8012d24 <USBD_Get_USB_Status>
 8012cf0:	4603      	mov	r3, r0
 8012cf2:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8012cf4:	7dbb      	ldrb	r3, [r7, #22]
}
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	3718      	adds	r7, #24
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	bd80      	pop	{r7, pc}

08012cfe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012cfe:	b580      	push	{r7, lr}
 8012d00:	b082      	sub	sp, #8
 8012d02:	af00      	add	r7, sp, #0
 8012d04:	6078      	str	r0, [r7, #4]
 8012d06:	460b      	mov	r3, r1
 8012d08:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012d10:	78fa      	ldrb	r2, [r7, #3]
 8012d12:	4611      	mov	r1, r2
 8012d14:	4618      	mov	r0, r3
 8012d16:	f7f7 f8b8 	bl	8009e8a <HAL_PCD_EP_GetRxCount>
 8012d1a:	4603      	mov	r3, r0
}
 8012d1c:	4618      	mov	r0, r3
 8012d1e:	3708      	adds	r7, #8
 8012d20:	46bd      	mov	sp, r7
 8012d22:	bd80      	pop	{r7, pc}

08012d24 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012d24:	b480      	push	{r7}
 8012d26:	b085      	sub	sp, #20
 8012d28:	af00      	add	r7, sp, #0
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d2e:	2300      	movs	r3, #0
 8012d30:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012d32:	79fb      	ldrb	r3, [r7, #7]
 8012d34:	2b03      	cmp	r3, #3
 8012d36:	d817      	bhi.n	8012d68 <USBD_Get_USB_Status+0x44>
 8012d38:	a201      	add	r2, pc, #4	; (adr r2, 8012d40 <USBD_Get_USB_Status+0x1c>)
 8012d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d3e:	bf00      	nop
 8012d40:	08012d51 	.word	0x08012d51
 8012d44:	08012d57 	.word	0x08012d57
 8012d48:	08012d5d 	.word	0x08012d5d
 8012d4c:	08012d63 	.word	0x08012d63
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012d50:	2300      	movs	r3, #0
 8012d52:	73fb      	strb	r3, [r7, #15]
    break;
 8012d54:	e00b      	b.n	8012d6e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012d56:	2302      	movs	r3, #2
 8012d58:	73fb      	strb	r3, [r7, #15]
    break;
 8012d5a:	e008      	b.n	8012d6e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012d5c:	2301      	movs	r3, #1
 8012d5e:	73fb      	strb	r3, [r7, #15]
    break;
 8012d60:	e005      	b.n	8012d6e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012d62:	2302      	movs	r3, #2
 8012d64:	73fb      	strb	r3, [r7, #15]
    break;
 8012d66:	e002      	b.n	8012d6e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012d68:	2302      	movs	r3, #2
 8012d6a:	73fb      	strb	r3, [r7, #15]
    break;
 8012d6c:	bf00      	nop
  }
  return usb_status;
 8012d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d70:	4618      	mov	r0, r3
 8012d72:	3714      	adds	r7, #20
 8012d74:	46bd      	mov	sp, r7
 8012d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d7a:	4770      	bx	lr

08012d7c <__errno>:
 8012d7c:	4b01      	ldr	r3, [pc, #4]	; (8012d84 <__errno+0x8>)
 8012d7e:	6818      	ldr	r0, [r3, #0]
 8012d80:	4770      	bx	lr
 8012d82:	bf00      	nop
 8012d84:	20000e34 	.word	0x20000e34

08012d88 <__libc_init_array>:
 8012d88:	b570      	push	{r4, r5, r6, lr}
 8012d8a:	4e0d      	ldr	r6, [pc, #52]	; (8012dc0 <__libc_init_array+0x38>)
 8012d8c:	4c0d      	ldr	r4, [pc, #52]	; (8012dc4 <__libc_init_array+0x3c>)
 8012d8e:	1ba4      	subs	r4, r4, r6
 8012d90:	10a4      	asrs	r4, r4, #2
 8012d92:	2500      	movs	r5, #0
 8012d94:	42a5      	cmp	r5, r4
 8012d96:	d109      	bne.n	8012dac <__libc_init_array+0x24>
 8012d98:	4e0b      	ldr	r6, [pc, #44]	; (8012dc8 <__libc_init_array+0x40>)
 8012d9a:	4c0c      	ldr	r4, [pc, #48]	; (8012dcc <__libc_init_array+0x44>)
 8012d9c:	f005 fece 	bl	8018b3c <_init>
 8012da0:	1ba4      	subs	r4, r4, r6
 8012da2:	10a4      	asrs	r4, r4, #2
 8012da4:	2500      	movs	r5, #0
 8012da6:	42a5      	cmp	r5, r4
 8012da8:	d105      	bne.n	8012db6 <__libc_init_array+0x2e>
 8012daa:	bd70      	pop	{r4, r5, r6, pc}
 8012dac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012db0:	4798      	blx	r3
 8012db2:	3501      	adds	r5, #1
 8012db4:	e7ee      	b.n	8012d94 <__libc_init_array+0xc>
 8012db6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012dba:	4798      	blx	r3
 8012dbc:	3501      	adds	r5, #1
 8012dbe:	e7f2      	b.n	8012da6 <__libc_init_array+0x1e>
 8012dc0:	08019560 	.word	0x08019560
 8012dc4:	08019560 	.word	0x08019560
 8012dc8:	08019560 	.word	0x08019560
 8012dcc:	08019564 	.word	0x08019564

08012dd0 <malloc>:
 8012dd0:	4b02      	ldr	r3, [pc, #8]	; (8012ddc <malloc+0xc>)
 8012dd2:	4601      	mov	r1, r0
 8012dd4:	6818      	ldr	r0, [r3, #0]
 8012dd6:	f000 b885 	b.w	8012ee4 <_malloc_r>
 8012dda:	bf00      	nop
 8012ddc:	20000e34 	.word	0x20000e34

08012de0 <free>:
 8012de0:	4b02      	ldr	r3, [pc, #8]	; (8012dec <free+0xc>)
 8012de2:	4601      	mov	r1, r0
 8012de4:	6818      	ldr	r0, [r3, #0]
 8012de6:	f000 b82f 	b.w	8012e48 <_free_r>
 8012dea:	bf00      	nop
 8012dec:	20000e34 	.word	0x20000e34

08012df0 <memcpy>:
 8012df0:	b510      	push	{r4, lr}
 8012df2:	1e43      	subs	r3, r0, #1
 8012df4:	440a      	add	r2, r1
 8012df6:	4291      	cmp	r1, r2
 8012df8:	d100      	bne.n	8012dfc <memcpy+0xc>
 8012dfa:	bd10      	pop	{r4, pc}
 8012dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012e04:	e7f7      	b.n	8012df6 <memcpy+0x6>

08012e06 <memmove>:
 8012e06:	4288      	cmp	r0, r1
 8012e08:	b510      	push	{r4, lr}
 8012e0a:	eb01 0302 	add.w	r3, r1, r2
 8012e0e:	d807      	bhi.n	8012e20 <memmove+0x1a>
 8012e10:	1e42      	subs	r2, r0, #1
 8012e12:	4299      	cmp	r1, r3
 8012e14:	d00a      	beq.n	8012e2c <memmove+0x26>
 8012e16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012e1a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012e1e:	e7f8      	b.n	8012e12 <memmove+0xc>
 8012e20:	4283      	cmp	r3, r0
 8012e22:	d9f5      	bls.n	8012e10 <memmove+0xa>
 8012e24:	1881      	adds	r1, r0, r2
 8012e26:	1ad2      	subs	r2, r2, r3
 8012e28:	42d3      	cmn	r3, r2
 8012e2a:	d100      	bne.n	8012e2e <memmove+0x28>
 8012e2c:	bd10      	pop	{r4, pc}
 8012e2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012e32:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012e36:	e7f7      	b.n	8012e28 <memmove+0x22>

08012e38 <memset>:
 8012e38:	4402      	add	r2, r0
 8012e3a:	4603      	mov	r3, r0
 8012e3c:	4293      	cmp	r3, r2
 8012e3e:	d100      	bne.n	8012e42 <memset+0xa>
 8012e40:	4770      	bx	lr
 8012e42:	f803 1b01 	strb.w	r1, [r3], #1
 8012e46:	e7f9      	b.n	8012e3c <memset+0x4>

08012e48 <_free_r>:
 8012e48:	b538      	push	{r3, r4, r5, lr}
 8012e4a:	4605      	mov	r5, r0
 8012e4c:	2900      	cmp	r1, #0
 8012e4e:	d045      	beq.n	8012edc <_free_r+0x94>
 8012e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012e54:	1f0c      	subs	r4, r1, #4
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	bfb8      	it	lt
 8012e5a:	18e4      	addlt	r4, r4, r3
 8012e5c:	f002 ffce 	bl	8015dfc <__malloc_lock>
 8012e60:	4a1f      	ldr	r2, [pc, #124]	; (8012ee0 <_free_r+0x98>)
 8012e62:	6813      	ldr	r3, [r2, #0]
 8012e64:	4610      	mov	r0, r2
 8012e66:	b933      	cbnz	r3, 8012e76 <_free_r+0x2e>
 8012e68:	6063      	str	r3, [r4, #4]
 8012e6a:	6014      	str	r4, [r2, #0]
 8012e6c:	4628      	mov	r0, r5
 8012e6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012e72:	f002 bfc4 	b.w	8015dfe <__malloc_unlock>
 8012e76:	42a3      	cmp	r3, r4
 8012e78:	d90c      	bls.n	8012e94 <_free_r+0x4c>
 8012e7a:	6821      	ldr	r1, [r4, #0]
 8012e7c:	1862      	adds	r2, r4, r1
 8012e7e:	4293      	cmp	r3, r2
 8012e80:	bf04      	itt	eq
 8012e82:	681a      	ldreq	r2, [r3, #0]
 8012e84:	685b      	ldreq	r3, [r3, #4]
 8012e86:	6063      	str	r3, [r4, #4]
 8012e88:	bf04      	itt	eq
 8012e8a:	1852      	addeq	r2, r2, r1
 8012e8c:	6022      	streq	r2, [r4, #0]
 8012e8e:	6004      	str	r4, [r0, #0]
 8012e90:	e7ec      	b.n	8012e6c <_free_r+0x24>
 8012e92:	4613      	mov	r3, r2
 8012e94:	685a      	ldr	r2, [r3, #4]
 8012e96:	b10a      	cbz	r2, 8012e9c <_free_r+0x54>
 8012e98:	42a2      	cmp	r2, r4
 8012e9a:	d9fa      	bls.n	8012e92 <_free_r+0x4a>
 8012e9c:	6819      	ldr	r1, [r3, #0]
 8012e9e:	1858      	adds	r0, r3, r1
 8012ea0:	42a0      	cmp	r0, r4
 8012ea2:	d10b      	bne.n	8012ebc <_free_r+0x74>
 8012ea4:	6820      	ldr	r0, [r4, #0]
 8012ea6:	4401      	add	r1, r0
 8012ea8:	1858      	adds	r0, r3, r1
 8012eaa:	4282      	cmp	r2, r0
 8012eac:	6019      	str	r1, [r3, #0]
 8012eae:	d1dd      	bne.n	8012e6c <_free_r+0x24>
 8012eb0:	6810      	ldr	r0, [r2, #0]
 8012eb2:	6852      	ldr	r2, [r2, #4]
 8012eb4:	605a      	str	r2, [r3, #4]
 8012eb6:	4401      	add	r1, r0
 8012eb8:	6019      	str	r1, [r3, #0]
 8012eba:	e7d7      	b.n	8012e6c <_free_r+0x24>
 8012ebc:	d902      	bls.n	8012ec4 <_free_r+0x7c>
 8012ebe:	230c      	movs	r3, #12
 8012ec0:	602b      	str	r3, [r5, #0]
 8012ec2:	e7d3      	b.n	8012e6c <_free_r+0x24>
 8012ec4:	6820      	ldr	r0, [r4, #0]
 8012ec6:	1821      	adds	r1, r4, r0
 8012ec8:	428a      	cmp	r2, r1
 8012eca:	bf04      	itt	eq
 8012ecc:	6811      	ldreq	r1, [r2, #0]
 8012ece:	6852      	ldreq	r2, [r2, #4]
 8012ed0:	6062      	str	r2, [r4, #4]
 8012ed2:	bf04      	itt	eq
 8012ed4:	1809      	addeq	r1, r1, r0
 8012ed6:	6021      	streq	r1, [r4, #0]
 8012ed8:	605c      	str	r4, [r3, #4]
 8012eda:	e7c7      	b.n	8012e6c <_free_r+0x24>
 8012edc:	bd38      	pop	{r3, r4, r5, pc}
 8012ede:	bf00      	nop
 8012ee0:	200051d4 	.word	0x200051d4

08012ee4 <_malloc_r>:
 8012ee4:	b570      	push	{r4, r5, r6, lr}
 8012ee6:	1ccd      	adds	r5, r1, #3
 8012ee8:	f025 0503 	bic.w	r5, r5, #3
 8012eec:	3508      	adds	r5, #8
 8012eee:	2d0c      	cmp	r5, #12
 8012ef0:	bf38      	it	cc
 8012ef2:	250c      	movcc	r5, #12
 8012ef4:	2d00      	cmp	r5, #0
 8012ef6:	4606      	mov	r6, r0
 8012ef8:	db01      	blt.n	8012efe <_malloc_r+0x1a>
 8012efa:	42a9      	cmp	r1, r5
 8012efc:	d903      	bls.n	8012f06 <_malloc_r+0x22>
 8012efe:	230c      	movs	r3, #12
 8012f00:	6033      	str	r3, [r6, #0]
 8012f02:	2000      	movs	r0, #0
 8012f04:	bd70      	pop	{r4, r5, r6, pc}
 8012f06:	f002 ff79 	bl	8015dfc <__malloc_lock>
 8012f0a:	4a21      	ldr	r2, [pc, #132]	; (8012f90 <_malloc_r+0xac>)
 8012f0c:	6814      	ldr	r4, [r2, #0]
 8012f0e:	4621      	mov	r1, r4
 8012f10:	b991      	cbnz	r1, 8012f38 <_malloc_r+0x54>
 8012f12:	4c20      	ldr	r4, [pc, #128]	; (8012f94 <_malloc_r+0xb0>)
 8012f14:	6823      	ldr	r3, [r4, #0]
 8012f16:	b91b      	cbnz	r3, 8012f20 <_malloc_r+0x3c>
 8012f18:	4630      	mov	r0, r6
 8012f1a:	f000 fe7b 	bl	8013c14 <_sbrk_r>
 8012f1e:	6020      	str	r0, [r4, #0]
 8012f20:	4629      	mov	r1, r5
 8012f22:	4630      	mov	r0, r6
 8012f24:	f000 fe76 	bl	8013c14 <_sbrk_r>
 8012f28:	1c43      	adds	r3, r0, #1
 8012f2a:	d124      	bne.n	8012f76 <_malloc_r+0x92>
 8012f2c:	230c      	movs	r3, #12
 8012f2e:	6033      	str	r3, [r6, #0]
 8012f30:	4630      	mov	r0, r6
 8012f32:	f002 ff64 	bl	8015dfe <__malloc_unlock>
 8012f36:	e7e4      	b.n	8012f02 <_malloc_r+0x1e>
 8012f38:	680b      	ldr	r3, [r1, #0]
 8012f3a:	1b5b      	subs	r3, r3, r5
 8012f3c:	d418      	bmi.n	8012f70 <_malloc_r+0x8c>
 8012f3e:	2b0b      	cmp	r3, #11
 8012f40:	d90f      	bls.n	8012f62 <_malloc_r+0x7e>
 8012f42:	600b      	str	r3, [r1, #0]
 8012f44:	50cd      	str	r5, [r1, r3]
 8012f46:	18cc      	adds	r4, r1, r3
 8012f48:	4630      	mov	r0, r6
 8012f4a:	f002 ff58 	bl	8015dfe <__malloc_unlock>
 8012f4e:	f104 000b 	add.w	r0, r4, #11
 8012f52:	1d23      	adds	r3, r4, #4
 8012f54:	f020 0007 	bic.w	r0, r0, #7
 8012f58:	1ac3      	subs	r3, r0, r3
 8012f5a:	d0d3      	beq.n	8012f04 <_malloc_r+0x20>
 8012f5c:	425a      	negs	r2, r3
 8012f5e:	50e2      	str	r2, [r4, r3]
 8012f60:	e7d0      	b.n	8012f04 <_malloc_r+0x20>
 8012f62:	428c      	cmp	r4, r1
 8012f64:	684b      	ldr	r3, [r1, #4]
 8012f66:	bf16      	itet	ne
 8012f68:	6063      	strne	r3, [r4, #4]
 8012f6a:	6013      	streq	r3, [r2, #0]
 8012f6c:	460c      	movne	r4, r1
 8012f6e:	e7eb      	b.n	8012f48 <_malloc_r+0x64>
 8012f70:	460c      	mov	r4, r1
 8012f72:	6849      	ldr	r1, [r1, #4]
 8012f74:	e7cc      	b.n	8012f10 <_malloc_r+0x2c>
 8012f76:	1cc4      	adds	r4, r0, #3
 8012f78:	f024 0403 	bic.w	r4, r4, #3
 8012f7c:	42a0      	cmp	r0, r4
 8012f7e:	d005      	beq.n	8012f8c <_malloc_r+0xa8>
 8012f80:	1a21      	subs	r1, r4, r0
 8012f82:	4630      	mov	r0, r6
 8012f84:	f000 fe46 	bl	8013c14 <_sbrk_r>
 8012f88:	3001      	adds	r0, #1
 8012f8a:	d0cf      	beq.n	8012f2c <_malloc_r+0x48>
 8012f8c:	6025      	str	r5, [r4, #0]
 8012f8e:	e7db      	b.n	8012f48 <_malloc_r+0x64>
 8012f90:	200051d4 	.word	0x200051d4
 8012f94:	200051d8 	.word	0x200051d8

08012f98 <__cvt>:
 8012f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012f9c:	ec55 4b10 	vmov	r4, r5, d0
 8012fa0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012fa2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012fa6:	2d00      	cmp	r5, #0
 8012fa8:	460e      	mov	r6, r1
 8012faa:	4691      	mov	r9, r2
 8012fac:	4619      	mov	r1, r3
 8012fae:	bfb8      	it	lt
 8012fb0:	4622      	movlt	r2, r4
 8012fb2:	462b      	mov	r3, r5
 8012fb4:	f027 0720 	bic.w	r7, r7, #32
 8012fb8:	bfbb      	ittet	lt
 8012fba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012fbe:	461d      	movlt	r5, r3
 8012fc0:	2300      	movge	r3, #0
 8012fc2:	232d      	movlt	r3, #45	; 0x2d
 8012fc4:	bfb8      	it	lt
 8012fc6:	4614      	movlt	r4, r2
 8012fc8:	2f46      	cmp	r7, #70	; 0x46
 8012fca:	700b      	strb	r3, [r1, #0]
 8012fcc:	d004      	beq.n	8012fd8 <__cvt+0x40>
 8012fce:	2f45      	cmp	r7, #69	; 0x45
 8012fd0:	d100      	bne.n	8012fd4 <__cvt+0x3c>
 8012fd2:	3601      	adds	r6, #1
 8012fd4:	2102      	movs	r1, #2
 8012fd6:	e000      	b.n	8012fda <__cvt+0x42>
 8012fd8:	2103      	movs	r1, #3
 8012fda:	ab03      	add	r3, sp, #12
 8012fdc:	9301      	str	r3, [sp, #4]
 8012fde:	ab02      	add	r3, sp, #8
 8012fe0:	9300      	str	r3, [sp, #0]
 8012fe2:	4632      	mov	r2, r6
 8012fe4:	4653      	mov	r3, sl
 8012fe6:	ec45 4b10 	vmov	d0, r4, r5
 8012fea:	f001 fdf5 	bl	8014bd8 <_dtoa_r>
 8012fee:	2f47      	cmp	r7, #71	; 0x47
 8012ff0:	4680      	mov	r8, r0
 8012ff2:	d102      	bne.n	8012ffa <__cvt+0x62>
 8012ff4:	f019 0f01 	tst.w	r9, #1
 8012ff8:	d026      	beq.n	8013048 <__cvt+0xb0>
 8012ffa:	2f46      	cmp	r7, #70	; 0x46
 8012ffc:	eb08 0906 	add.w	r9, r8, r6
 8013000:	d111      	bne.n	8013026 <__cvt+0x8e>
 8013002:	f898 3000 	ldrb.w	r3, [r8]
 8013006:	2b30      	cmp	r3, #48	; 0x30
 8013008:	d10a      	bne.n	8013020 <__cvt+0x88>
 801300a:	2200      	movs	r2, #0
 801300c:	2300      	movs	r3, #0
 801300e:	4620      	mov	r0, r4
 8013010:	4629      	mov	r1, r5
 8013012:	f7ed fd69 	bl	8000ae8 <__aeabi_dcmpeq>
 8013016:	b918      	cbnz	r0, 8013020 <__cvt+0x88>
 8013018:	f1c6 0601 	rsb	r6, r6, #1
 801301c:	f8ca 6000 	str.w	r6, [sl]
 8013020:	f8da 3000 	ldr.w	r3, [sl]
 8013024:	4499      	add	r9, r3
 8013026:	2200      	movs	r2, #0
 8013028:	2300      	movs	r3, #0
 801302a:	4620      	mov	r0, r4
 801302c:	4629      	mov	r1, r5
 801302e:	f7ed fd5b 	bl	8000ae8 <__aeabi_dcmpeq>
 8013032:	b938      	cbnz	r0, 8013044 <__cvt+0xac>
 8013034:	2230      	movs	r2, #48	; 0x30
 8013036:	9b03      	ldr	r3, [sp, #12]
 8013038:	454b      	cmp	r3, r9
 801303a:	d205      	bcs.n	8013048 <__cvt+0xb0>
 801303c:	1c59      	adds	r1, r3, #1
 801303e:	9103      	str	r1, [sp, #12]
 8013040:	701a      	strb	r2, [r3, #0]
 8013042:	e7f8      	b.n	8013036 <__cvt+0x9e>
 8013044:	f8cd 900c 	str.w	r9, [sp, #12]
 8013048:	9b03      	ldr	r3, [sp, #12]
 801304a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801304c:	eba3 0308 	sub.w	r3, r3, r8
 8013050:	4640      	mov	r0, r8
 8013052:	6013      	str	r3, [r2, #0]
 8013054:	b004      	add	sp, #16
 8013056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801305a <__exponent>:
 801305a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801305c:	2900      	cmp	r1, #0
 801305e:	4604      	mov	r4, r0
 8013060:	bfba      	itte	lt
 8013062:	4249      	neglt	r1, r1
 8013064:	232d      	movlt	r3, #45	; 0x2d
 8013066:	232b      	movge	r3, #43	; 0x2b
 8013068:	2909      	cmp	r1, #9
 801306a:	f804 2b02 	strb.w	r2, [r4], #2
 801306e:	7043      	strb	r3, [r0, #1]
 8013070:	dd20      	ble.n	80130b4 <__exponent+0x5a>
 8013072:	f10d 0307 	add.w	r3, sp, #7
 8013076:	461f      	mov	r7, r3
 8013078:	260a      	movs	r6, #10
 801307a:	fb91 f5f6 	sdiv	r5, r1, r6
 801307e:	fb06 1115 	mls	r1, r6, r5, r1
 8013082:	3130      	adds	r1, #48	; 0x30
 8013084:	2d09      	cmp	r5, #9
 8013086:	f803 1c01 	strb.w	r1, [r3, #-1]
 801308a:	f103 32ff 	add.w	r2, r3, #4294967295
 801308e:	4629      	mov	r1, r5
 8013090:	dc09      	bgt.n	80130a6 <__exponent+0x4c>
 8013092:	3130      	adds	r1, #48	; 0x30
 8013094:	3b02      	subs	r3, #2
 8013096:	f802 1c01 	strb.w	r1, [r2, #-1]
 801309a:	42bb      	cmp	r3, r7
 801309c:	4622      	mov	r2, r4
 801309e:	d304      	bcc.n	80130aa <__exponent+0x50>
 80130a0:	1a10      	subs	r0, r2, r0
 80130a2:	b003      	add	sp, #12
 80130a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130a6:	4613      	mov	r3, r2
 80130a8:	e7e7      	b.n	801307a <__exponent+0x20>
 80130aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80130ae:	f804 2b01 	strb.w	r2, [r4], #1
 80130b2:	e7f2      	b.n	801309a <__exponent+0x40>
 80130b4:	2330      	movs	r3, #48	; 0x30
 80130b6:	4419      	add	r1, r3
 80130b8:	7083      	strb	r3, [r0, #2]
 80130ba:	1d02      	adds	r2, r0, #4
 80130bc:	70c1      	strb	r1, [r0, #3]
 80130be:	e7ef      	b.n	80130a0 <__exponent+0x46>

080130c0 <_printf_float>:
 80130c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130c4:	b08d      	sub	sp, #52	; 0x34
 80130c6:	460c      	mov	r4, r1
 80130c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80130cc:	4616      	mov	r6, r2
 80130ce:	461f      	mov	r7, r3
 80130d0:	4605      	mov	r5, r0
 80130d2:	f002 fe73 	bl	8015dbc <_localeconv_r>
 80130d6:	6803      	ldr	r3, [r0, #0]
 80130d8:	9304      	str	r3, [sp, #16]
 80130da:	4618      	mov	r0, r3
 80130dc:	f7ed f882 	bl	80001e4 <strlen>
 80130e0:	2300      	movs	r3, #0
 80130e2:	930a      	str	r3, [sp, #40]	; 0x28
 80130e4:	f8d8 3000 	ldr.w	r3, [r8]
 80130e8:	9005      	str	r0, [sp, #20]
 80130ea:	3307      	adds	r3, #7
 80130ec:	f023 0307 	bic.w	r3, r3, #7
 80130f0:	f103 0208 	add.w	r2, r3, #8
 80130f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80130f8:	f8d4 b000 	ldr.w	fp, [r4]
 80130fc:	f8c8 2000 	str.w	r2, [r8]
 8013100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013104:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013108:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801310c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013110:	9307      	str	r3, [sp, #28]
 8013112:	f8cd 8018 	str.w	r8, [sp, #24]
 8013116:	f04f 32ff 	mov.w	r2, #4294967295
 801311a:	4ba7      	ldr	r3, [pc, #668]	; (80133b8 <_printf_float+0x2f8>)
 801311c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013120:	f7ed fd14 	bl	8000b4c <__aeabi_dcmpun>
 8013124:	bb70      	cbnz	r0, 8013184 <_printf_float+0xc4>
 8013126:	f04f 32ff 	mov.w	r2, #4294967295
 801312a:	4ba3      	ldr	r3, [pc, #652]	; (80133b8 <_printf_float+0x2f8>)
 801312c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013130:	f7ed fcee 	bl	8000b10 <__aeabi_dcmple>
 8013134:	bb30      	cbnz	r0, 8013184 <_printf_float+0xc4>
 8013136:	2200      	movs	r2, #0
 8013138:	2300      	movs	r3, #0
 801313a:	4640      	mov	r0, r8
 801313c:	4649      	mov	r1, r9
 801313e:	f7ed fcdd 	bl	8000afc <__aeabi_dcmplt>
 8013142:	b110      	cbz	r0, 801314a <_printf_float+0x8a>
 8013144:	232d      	movs	r3, #45	; 0x2d
 8013146:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801314a:	4a9c      	ldr	r2, [pc, #624]	; (80133bc <_printf_float+0x2fc>)
 801314c:	4b9c      	ldr	r3, [pc, #624]	; (80133c0 <_printf_float+0x300>)
 801314e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013152:	bf8c      	ite	hi
 8013154:	4690      	movhi	r8, r2
 8013156:	4698      	movls	r8, r3
 8013158:	2303      	movs	r3, #3
 801315a:	f02b 0204 	bic.w	r2, fp, #4
 801315e:	6123      	str	r3, [r4, #16]
 8013160:	6022      	str	r2, [r4, #0]
 8013162:	f04f 0900 	mov.w	r9, #0
 8013166:	9700      	str	r7, [sp, #0]
 8013168:	4633      	mov	r3, r6
 801316a:	aa0b      	add	r2, sp, #44	; 0x2c
 801316c:	4621      	mov	r1, r4
 801316e:	4628      	mov	r0, r5
 8013170:	f000 f9e6 	bl	8013540 <_printf_common>
 8013174:	3001      	adds	r0, #1
 8013176:	f040 808d 	bne.w	8013294 <_printf_float+0x1d4>
 801317a:	f04f 30ff 	mov.w	r0, #4294967295
 801317e:	b00d      	add	sp, #52	; 0x34
 8013180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013184:	4642      	mov	r2, r8
 8013186:	464b      	mov	r3, r9
 8013188:	4640      	mov	r0, r8
 801318a:	4649      	mov	r1, r9
 801318c:	f7ed fcde 	bl	8000b4c <__aeabi_dcmpun>
 8013190:	b110      	cbz	r0, 8013198 <_printf_float+0xd8>
 8013192:	4a8c      	ldr	r2, [pc, #560]	; (80133c4 <_printf_float+0x304>)
 8013194:	4b8c      	ldr	r3, [pc, #560]	; (80133c8 <_printf_float+0x308>)
 8013196:	e7da      	b.n	801314e <_printf_float+0x8e>
 8013198:	6861      	ldr	r1, [r4, #4]
 801319a:	1c4b      	adds	r3, r1, #1
 801319c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80131a0:	a80a      	add	r0, sp, #40	; 0x28
 80131a2:	d13e      	bne.n	8013222 <_printf_float+0x162>
 80131a4:	2306      	movs	r3, #6
 80131a6:	6063      	str	r3, [r4, #4]
 80131a8:	2300      	movs	r3, #0
 80131aa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80131ae:	ab09      	add	r3, sp, #36	; 0x24
 80131b0:	9300      	str	r3, [sp, #0]
 80131b2:	ec49 8b10 	vmov	d0, r8, r9
 80131b6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80131ba:	6022      	str	r2, [r4, #0]
 80131bc:	f8cd a004 	str.w	sl, [sp, #4]
 80131c0:	6861      	ldr	r1, [r4, #4]
 80131c2:	4628      	mov	r0, r5
 80131c4:	f7ff fee8 	bl	8012f98 <__cvt>
 80131c8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80131cc:	2b47      	cmp	r3, #71	; 0x47
 80131ce:	4680      	mov	r8, r0
 80131d0:	d109      	bne.n	80131e6 <_printf_float+0x126>
 80131d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131d4:	1cd8      	adds	r0, r3, #3
 80131d6:	db02      	blt.n	80131de <_printf_float+0x11e>
 80131d8:	6862      	ldr	r2, [r4, #4]
 80131da:	4293      	cmp	r3, r2
 80131dc:	dd47      	ble.n	801326e <_printf_float+0x1ae>
 80131de:	f1aa 0a02 	sub.w	sl, sl, #2
 80131e2:	fa5f fa8a 	uxtb.w	sl, sl
 80131e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80131ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80131ec:	d824      	bhi.n	8013238 <_printf_float+0x178>
 80131ee:	3901      	subs	r1, #1
 80131f0:	4652      	mov	r2, sl
 80131f2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80131f6:	9109      	str	r1, [sp, #36]	; 0x24
 80131f8:	f7ff ff2f 	bl	801305a <__exponent>
 80131fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80131fe:	1813      	adds	r3, r2, r0
 8013200:	2a01      	cmp	r2, #1
 8013202:	4681      	mov	r9, r0
 8013204:	6123      	str	r3, [r4, #16]
 8013206:	dc02      	bgt.n	801320e <_printf_float+0x14e>
 8013208:	6822      	ldr	r2, [r4, #0]
 801320a:	07d1      	lsls	r1, r2, #31
 801320c:	d501      	bpl.n	8013212 <_printf_float+0x152>
 801320e:	3301      	adds	r3, #1
 8013210:	6123      	str	r3, [r4, #16]
 8013212:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013216:	2b00      	cmp	r3, #0
 8013218:	d0a5      	beq.n	8013166 <_printf_float+0xa6>
 801321a:	232d      	movs	r3, #45	; 0x2d
 801321c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013220:	e7a1      	b.n	8013166 <_printf_float+0xa6>
 8013222:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8013226:	f000 8177 	beq.w	8013518 <_printf_float+0x458>
 801322a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801322e:	d1bb      	bne.n	80131a8 <_printf_float+0xe8>
 8013230:	2900      	cmp	r1, #0
 8013232:	d1b9      	bne.n	80131a8 <_printf_float+0xe8>
 8013234:	2301      	movs	r3, #1
 8013236:	e7b6      	b.n	80131a6 <_printf_float+0xe6>
 8013238:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801323c:	d119      	bne.n	8013272 <_printf_float+0x1b2>
 801323e:	2900      	cmp	r1, #0
 8013240:	6863      	ldr	r3, [r4, #4]
 8013242:	dd0c      	ble.n	801325e <_printf_float+0x19e>
 8013244:	6121      	str	r1, [r4, #16]
 8013246:	b913      	cbnz	r3, 801324e <_printf_float+0x18e>
 8013248:	6822      	ldr	r2, [r4, #0]
 801324a:	07d2      	lsls	r2, r2, #31
 801324c:	d502      	bpl.n	8013254 <_printf_float+0x194>
 801324e:	3301      	adds	r3, #1
 8013250:	440b      	add	r3, r1
 8013252:	6123      	str	r3, [r4, #16]
 8013254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013256:	65a3      	str	r3, [r4, #88]	; 0x58
 8013258:	f04f 0900 	mov.w	r9, #0
 801325c:	e7d9      	b.n	8013212 <_printf_float+0x152>
 801325e:	b913      	cbnz	r3, 8013266 <_printf_float+0x1a6>
 8013260:	6822      	ldr	r2, [r4, #0]
 8013262:	07d0      	lsls	r0, r2, #31
 8013264:	d501      	bpl.n	801326a <_printf_float+0x1aa>
 8013266:	3302      	adds	r3, #2
 8013268:	e7f3      	b.n	8013252 <_printf_float+0x192>
 801326a:	2301      	movs	r3, #1
 801326c:	e7f1      	b.n	8013252 <_printf_float+0x192>
 801326e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8013272:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013276:	4293      	cmp	r3, r2
 8013278:	db05      	blt.n	8013286 <_printf_float+0x1c6>
 801327a:	6822      	ldr	r2, [r4, #0]
 801327c:	6123      	str	r3, [r4, #16]
 801327e:	07d1      	lsls	r1, r2, #31
 8013280:	d5e8      	bpl.n	8013254 <_printf_float+0x194>
 8013282:	3301      	adds	r3, #1
 8013284:	e7e5      	b.n	8013252 <_printf_float+0x192>
 8013286:	2b00      	cmp	r3, #0
 8013288:	bfd4      	ite	le
 801328a:	f1c3 0302 	rsble	r3, r3, #2
 801328e:	2301      	movgt	r3, #1
 8013290:	4413      	add	r3, r2
 8013292:	e7de      	b.n	8013252 <_printf_float+0x192>
 8013294:	6823      	ldr	r3, [r4, #0]
 8013296:	055a      	lsls	r2, r3, #21
 8013298:	d407      	bmi.n	80132aa <_printf_float+0x1ea>
 801329a:	6923      	ldr	r3, [r4, #16]
 801329c:	4642      	mov	r2, r8
 801329e:	4631      	mov	r1, r6
 80132a0:	4628      	mov	r0, r5
 80132a2:	47b8      	blx	r7
 80132a4:	3001      	adds	r0, #1
 80132a6:	d12b      	bne.n	8013300 <_printf_float+0x240>
 80132a8:	e767      	b.n	801317a <_printf_float+0xba>
 80132aa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80132ae:	f240 80dc 	bls.w	801346a <_printf_float+0x3aa>
 80132b2:	2200      	movs	r2, #0
 80132b4:	2300      	movs	r3, #0
 80132b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80132ba:	f7ed fc15 	bl	8000ae8 <__aeabi_dcmpeq>
 80132be:	2800      	cmp	r0, #0
 80132c0:	d033      	beq.n	801332a <_printf_float+0x26a>
 80132c2:	2301      	movs	r3, #1
 80132c4:	4a41      	ldr	r2, [pc, #260]	; (80133cc <_printf_float+0x30c>)
 80132c6:	4631      	mov	r1, r6
 80132c8:	4628      	mov	r0, r5
 80132ca:	47b8      	blx	r7
 80132cc:	3001      	adds	r0, #1
 80132ce:	f43f af54 	beq.w	801317a <_printf_float+0xba>
 80132d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80132d6:	429a      	cmp	r2, r3
 80132d8:	db02      	blt.n	80132e0 <_printf_float+0x220>
 80132da:	6823      	ldr	r3, [r4, #0]
 80132dc:	07d8      	lsls	r0, r3, #31
 80132de:	d50f      	bpl.n	8013300 <_printf_float+0x240>
 80132e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80132e4:	4631      	mov	r1, r6
 80132e6:	4628      	mov	r0, r5
 80132e8:	47b8      	blx	r7
 80132ea:	3001      	adds	r0, #1
 80132ec:	f43f af45 	beq.w	801317a <_printf_float+0xba>
 80132f0:	f04f 0800 	mov.w	r8, #0
 80132f4:	f104 091a 	add.w	r9, r4, #26
 80132f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132fa:	3b01      	subs	r3, #1
 80132fc:	4543      	cmp	r3, r8
 80132fe:	dc09      	bgt.n	8013314 <_printf_float+0x254>
 8013300:	6823      	ldr	r3, [r4, #0]
 8013302:	079b      	lsls	r3, r3, #30
 8013304:	f100 8103 	bmi.w	801350e <_printf_float+0x44e>
 8013308:	68e0      	ldr	r0, [r4, #12]
 801330a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801330c:	4298      	cmp	r0, r3
 801330e:	bfb8      	it	lt
 8013310:	4618      	movlt	r0, r3
 8013312:	e734      	b.n	801317e <_printf_float+0xbe>
 8013314:	2301      	movs	r3, #1
 8013316:	464a      	mov	r2, r9
 8013318:	4631      	mov	r1, r6
 801331a:	4628      	mov	r0, r5
 801331c:	47b8      	blx	r7
 801331e:	3001      	adds	r0, #1
 8013320:	f43f af2b 	beq.w	801317a <_printf_float+0xba>
 8013324:	f108 0801 	add.w	r8, r8, #1
 8013328:	e7e6      	b.n	80132f8 <_printf_float+0x238>
 801332a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801332c:	2b00      	cmp	r3, #0
 801332e:	dc2b      	bgt.n	8013388 <_printf_float+0x2c8>
 8013330:	2301      	movs	r3, #1
 8013332:	4a26      	ldr	r2, [pc, #152]	; (80133cc <_printf_float+0x30c>)
 8013334:	4631      	mov	r1, r6
 8013336:	4628      	mov	r0, r5
 8013338:	47b8      	blx	r7
 801333a:	3001      	adds	r0, #1
 801333c:	f43f af1d 	beq.w	801317a <_printf_float+0xba>
 8013340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013342:	b923      	cbnz	r3, 801334e <_printf_float+0x28e>
 8013344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013346:	b913      	cbnz	r3, 801334e <_printf_float+0x28e>
 8013348:	6823      	ldr	r3, [r4, #0]
 801334a:	07d9      	lsls	r1, r3, #31
 801334c:	d5d8      	bpl.n	8013300 <_printf_float+0x240>
 801334e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013352:	4631      	mov	r1, r6
 8013354:	4628      	mov	r0, r5
 8013356:	47b8      	blx	r7
 8013358:	3001      	adds	r0, #1
 801335a:	f43f af0e 	beq.w	801317a <_printf_float+0xba>
 801335e:	f04f 0900 	mov.w	r9, #0
 8013362:	f104 0a1a 	add.w	sl, r4, #26
 8013366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013368:	425b      	negs	r3, r3
 801336a:	454b      	cmp	r3, r9
 801336c:	dc01      	bgt.n	8013372 <_printf_float+0x2b2>
 801336e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013370:	e794      	b.n	801329c <_printf_float+0x1dc>
 8013372:	2301      	movs	r3, #1
 8013374:	4652      	mov	r2, sl
 8013376:	4631      	mov	r1, r6
 8013378:	4628      	mov	r0, r5
 801337a:	47b8      	blx	r7
 801337c:	3001      	adds	r0, #1
 801337e:	f43f aefc 	beq.w	801317a <_printf_float+0xba>
 8013382:	f109 0901 	add.w	r9, r9, #1
 8013386:	e7ee      	b.n	8013366 <_printf_float+0x2a6>
 8013388:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801338a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801338c:	429a      	cmp	r2, r3
 801338e:	bfa8      	it	ge
 8013390:	461a      	movge	r2, r3
 8013392:	2a00      	cmp	r2, #0
 8013394:	4691      	mov	r9, r2
 8013396:	dd07      	ble.n	80133a8 <_printf_float+0x2e8>
 8013398:	4613      	mov	r3, r2
 801339a:	4631      	mov	r1, r6
 801339c:	4642      	mov	r2, r8
 801339e:	4628      	mov	r0, r5
 80133a0:	47b8      	blx	r7
 80133a2:	3001      	adds	r0, #1
 80133a4:	f43f aee9 	beq.w	801317a <_printf_float+0xba>
 80133a8:	f104 031a 	add.w	r3, r4, #26
 80133ac:	f04f 0b00 	mov.w	fp, #0
 80133b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80133b4:	9306      	str	r3, [sp, #24]
 80133b6:	e015      	b.n	80133e4 <_printf_float+0x324>
 80133b8:	7fefffff 	.word	0x7fefffff
 80133bc:	0801900c 	.word	0x0801900c
 80133c0:	08019008 	.word	0x08019008
 80133c4:	08019014 	.word	0x08019014
 80133c8:	08019010 	.word	0x08019010
 80133cc:	080191cb 	.word	0x080191cb
 80133d0:	2301      	movs	r3, #1
 80133d2:	9a06      	ldr	r2, [sp, #24]
 80133d4:	4631      	mov	r1, r6
 80133d6:	4628      	mov	r0, r5
 80133d8:	47b8      	blx	r7
 80133da:	3001      	adds	r0, #1
 80133dc:	f43f aecd 	beq.w	801317a <_printf_float+0xba>
 80133e0:	f10b 0b01 	add.w	fp, fp, #1
 80133e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80133e8:	ebaa 0309 	sub.w	r3, sl, r9
 80133ec:	455b      	cmp	r3, fp
 80133ee:	dcef      	bgt.n	80133d0 <_printf_float+0x310>
 80133f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80133f4:	429a      	cmp	r2, r3
 80133f6:	44d0      	add	r8, sl
 80133f8:	db15      	blt.n	8013426 <_printf_float+0x366>
 80133fa:	6823      	ldr	r3, [r4, #0]
 80133fc:	07da      	lsls	r2, r3, #31
 80133fe:	d412      	bmi.n	8013426 <_printf_float+0x366>
 8013400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013402:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013404:	eba3 020a 	sub.w	r2, r3, sl
 8013408:	eba3 0a01 	sub.w	sl, r3, r1
 801340c:	4592      	cmp	sl, r2
 801340e:	bfa8      	it	ge
 8013410:	4692      	movge	sl, r2
 8013412:	f1ba 0f00 	cmp.w	sl, #0
 8013416:	dc0e      	bgt.n	8013436 <_printf_float+0x376>
 8013418:	f04f 0800 	mov.w	r8, #0
 801341c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013420:	f104 091a 	add.w	r9, r4, #26
 8013424:	e019      	b.n	801345a <_printf_float+0x39a>
 8013426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801342a:	4631      	mov	r1, r6
 801342c:	4628      	mov	r0, r5
 801342e:	47b8      	blx	r7
 8013430:	3001      	adds	r0, #1
 8013432:	d1e5      	bne.n	8013400 <_printf_float+0x340>
 8013434:	e6a1      	b.n	801317a <_printf_float+0xba>
 8013436:	4653      	mov	r3, sl
 8013438:	4642      	mov	r2, r8
 801343a:	4631      	mov	r1, r6
 801343c:	4628      	mov	r0, r5
 801343e:	47b8      	blx	r7
 8013440:	3001      	adds	r0, #1
 8013442:	d1e9      	bne.n	8013418 <_printf_float+0x358>
 8013444:	e699      	b.n	801317a <_printf_float+0xba>
 8013446:	2301      	movs	r3, #1
 8013448:	464a      	mov	r2, r9
 801344a:	4631      	mov	r1, r6
 801344c:	4628      	mov	r0, r5
 801344e:	47b8      	blx	r7
 8013450:	3001      	adds	r0, #1
 8013452:	f43f ae92 	beq.w	801317a <_printf_float+0xba>
 8013456:	f108 0801 	add.w	r8, r8, #1
 801345a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801345e:	1a9b      	subs	r3, r3, r2
 8013460:	eba3 030a 	sub.w	r3, r3, sl
 8013464:	4543      	cmp	r3, r8
 8013466:	dcee      	bgt.n	8013446 <_printf_float+0x386>
 8013468:	e74a      	b.n	8013300 <_printf_float+0x240>
 801346a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801346c:	2a01      	cmp	r2, #1
 801346e:	dc01      	bgt.n	8013474 <_printf_float+0x3b4>
 8013470:	07db      	lsls	r3, r3, #31
 8013472:	d53a      	bpl.n	80134ea <_printf_float+0x42a>
 8013474:	2301      	movs	r3, #1
 8013476:	4642      	mov	r2, r8
 8013478:	4631      	mov	r1, r6
 801347a:	4628      	mov	r0, r5
 801347c:	47b8      	blx	r7
 801347e:	3001      	adds	r0, #1
 8013480:	f43f ae7b 	beq.w	801317a <_printf_float+0xba>
 8013484:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013488:	4631      	mov	r1, r6
 801348a:	4628      	mov	r0, r5
 801348c:	47b8      	blx	r7
 801348e:	3001      	adds	r0, #1
 8013490:	f108 0801 	add.w	r8, r8, #1
 8013494:	f43f ae71 	beq.w	801317a <_printf_float+0xba>
 8013498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801349a:	2200      	movs	r2, #0
 801349c:	f103 3aff 	add.w	sl, r3, #4294967295
 80134a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80134a4:	2300      	movs	r3, #0
 80134a6:	f7ed fb1f 	bl	8000ae8 <__aeabi_dcmpeq>
 80134aa:	b9c8      	cbnz	r0, 80134e0 <_printf_float+0x420>
 80134ac:	4653      	mov	r3, sl
 80134ae:	4642      	mov	r2, r8
 80134b0:	4631      	mov	r1, r6
 80134b2:	4628      	mov	r0, r5
 80134b4:	47b8      	blx	r7
 80134b6:	3001      	adds	r0, #1
 80134b8:	d10e      	bne.n	80134d8 <_printf_float+0x418>
 80134ba:	e65e      	b.n	801317a <_printf_float+0xba>
 80134bc:	2301      	movs	r3, #1
 80134be:	4652      	mov	r2, sl
 80134c0:	4631      	mov	r1, r6
 80134c2:	4628      	mov	r0, r5
 80134c4:	47b8      	blx	r7
 80134c6:	3001      	adds	r0, #1
 80134c8:	f43f ae57 	beq.w	801317a <_printf_float+0xba>
 80134cc:	f108 0801 	add.w	r8, r8, #1
 80134d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134d2:	3b01      	subs	r3, #1
 80134d4:	4543      	cmp	r3, r8
 80134d6:	dcf1      	bgt.n	80134bc <_printf_float+0x3fc>
 80134d8:	464b      	mov	r3, r9
 80134da:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80134de:	e6de      	b.n	801329e <_printf_float+0x1de>
 80134e0:	f04f 0800 	mov.w	r8, #0
 80134e4:	f104 0a1a 	add.w	sl, r4, #26
 80134e8:	e7f2      	b.n	80134d0 <_printf_float+0x410>
 80134ea:	2301      	movs	r3, #1
 80134ec:	e7df      	b.n	80134ae <_printf_float+0x3ee>
 80134ee:	2301      	movs	r3, #1
 80134f0:	464a      	mov	r2, r9
 80134f2:	4631      	mov	r1, r6
 80134f4:	4628      	mov	r0, r5
 80134f6:	47b8      	blx	r7
 80134f8:	3001      	adds	r0, #1
 80134fa:	f43f ae3e 	beq.w	801317a <_printf_float+0xba>
 80134fe:	f108 0801 	add.w	r8, r8, #1
 8013502:	68e3      	ldr	r3, [r4, #12]
 8013504:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013506:	1a9b      	subs	r3, r3, r2
 8013508:	4543      	cmp	r3, r8
 801350a:	dcf0      	bgt.n	80134ee <_printf_float+0x42e>
 801350c:	e6fc      	b.n	8013308 <_printf_float+0x248>
 801350e:	f04f 0800 	mov.w	r8, #0
 8013512:	f104 0919 	add.w	r9, r4, #25
 8013516:	e7f4      	b.n	8013502 <_printf_float+0x442>
 8013518:	2900      	cmp	r1, #0
 801351a:	f43f ae8b 	beq.w	8013234 <_printf_float+0x174>
 801351e:	2300      	movs	r3, #0
 8013520:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013524:	ab09      	add	r3, sp, #36	; 0x24
 8013526:	9300      	str	r3, [sp, #0]
 8013528:	ec49 8b10 	vmov	d0, r8, r9
 801352c:	6022      	str	r2, [r4, #0]
 801352e:	f8cd a004 	str.w	sl, [sp, #4]
 8013532:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013536:	4628      	mov	r0, r5
 8013538:	f7ff fd2e 	bl	8012f98 <__cvt>
 801353c:	4680      	mov	r8, r0
 801353e:	e648      	b.n	80131d2 <_printf_float+0x112>

08013540 <_printf_common>:
 8013540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013544:	4691      	mov	r9, r2
 8013546:	461f      	mov	r7, r3
 8013548:	688a      	ldr	r2, [r1, #8]
 801354a:	690b      	ldr	r3, [r1, #16]
 801354c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013550:	4293      	cmp	r3, r2
 8013552:	bfb8      	it	lt
 8013554:	4613      	movlt	r3, r2
 8013556:	f8c9 3000 	str.w	r3, [r9]
 801355a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801355e:	4606      	mov	r6, r0
 8013560:	460c      	mov	r4, r1
 8013562:	b112      	cbz	r2, 801356a <_printf_common+0x2a>
 8013564:	3301      	adds	r3, #1
 8013566:	f8c9 3000 	str.w	r3, [r9]
 801356a:	6823      	ldr	r3, [r4, #0]
 801356c:	0699      	lsls	r1, r3, #26
 801356e:	bf42      	ittt	mi
 8013570:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013574:	3302      	addmi	r3, #2
 8013576:	f8c9 3000 	strmi.w	r3, [r9]
 801357a:	6825      	ldr	r5, [r4, #0]
 801357c:	f015 0506 	ands.w	r5, r5, #6
 8013580:	d107      	bne.n	8013592 <_printf_common+0x52>
 8013582:	f104 0a19 	add.w	sl, r4, #25
 8013586:	68e3      	ldr	r3, [r4, #12]
 8013588:	f8d9 2000 	ldr.w	r2, [r9]
 801358c:	1a9b      	subs	r3, r3, r2
 801358e:	42ab      	cmp	r3, r5
 8013590:	dc28      	bgt.n	80135e4 <_printf_common+0xa4>
 8013592:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013596:	6822      	ldr	r2, [r4, #0]
 8013598:	3300      	adds	r3, #0
 801359a:	bf18      	it	ne
 801359c:	2301      	movne	r3, #1
 801359e:	0692      	lsls	r2, r2, #26
 80135a0:	d42d      	bmi.n	80135fe <_printf_common+0xbe>
 80135a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80135a6:	4639      	mov	r1, r7
 80135a8:	4630      	mov	r0, r6
 80135aa:	47c0      	blx	r8
 80135ac:	3001      	adds	r0, #1
 80135ae:	d020      	beq.n	80135f2 <_printf_common+0xb2>
 80135b0:	6823      	ldr	r3, [r4, #0]
 80135b2:	68e5      	ldr	r5, [r4, #12]
 80135b4:	f8d9 2000 	ldr.w	r2, [r9]
 80135b8:	f003 0306 	and.w	r3, r3, #6
 80135bc:	2b04      	cmp	r3, #4
 80135be:	bf08      	it	eq
 80135c0:	1aad      	subeq	r5, r5, r2
 80135c2:	68a3      	ldr	r3, [r4, #8]
 80135c4:	6922      	ldr	r2, [r4, #16]
 80135c6:	bf0c      	ite	eq
 80135c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80135cc:	2500      	movne	r5, #0
 80135ce:	4293      	cmp	r3, r2
 80135d0:	bfc4      	itt	gt
 80135d2:	1a9b      	subgt	r3, r3, r2
 80135d4:	18ed      	addgt	r5, r5, r3
 80135d6:	f04f 0900 	mov.w	r9, #0
 80135da:	341a      	adds	r4, #26
 80135dc:	454d      	cmp	r5, r9
 80135de:	d11a      	bne.n	8013616 <_printf_common+0xd6>
 80135e0:	2000      	movs	r0, #0
 80135e2:	e008      	b.n	80135f6 <_printf_common+0xb6>
 80135e4:	2301      	movs	r3, #1
 80135e6:	4652      	mov	r2, sl
 80135e8:	4639      	mov	r1, r7
 80135ea:	4630      	mov	r0, r6
 80135ec:	47c0      	blx	r8
 80135ee:	3001      	adds	r0, #1
 80135f0:	d103      	bne.n	80135fa <_printf_common+0xba>
 80135f2:	f04f 30ff 	mov.w	r0, #4294967295
 80135f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80135fa:	3501      	adds	r5, #1
 80135fc:	e7c3      	b.n	8013586 <_printf_common+0x46>
 80135fe:	18e1      	adds	r1, r4, r3
 8013600:	1c5a      	adds	r2, r3, #1
 8013602:	2030      	movs	r0, #48	; 0x30
 8013604:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013608:	4422      	add	r2, r4
 801360a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801360e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013612:	3302      	adds	r3, #2
 8013614:	e7c5      	b.n	80135a2 <_printf_common+0x62>
 8013616:	2301      	movs	r3, #1
 8013618:	4622      	mov	r2, r4
 801361a:	4639      	mov	r1, r7
 801361c:	4630      	mov	r0, r6
 801361e:	47c0      	blx	r8
 8013620:	3001      	adds	r0, #1
 8013622:	d0e6      	beq.n	80135f2 <_printf_common+0xb2>
 8013624:	f109 0901 	add.w	r9, r9, #1
 8013628:	e7d8      	b.n	80135dc <_printf_common+0x9c>
	...

0801362c <_printf_i>:
 801362c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013630:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013634:	460c      	mov	r4, r1
 8013636:	7e09      	ldrb	r1, [r1, #24]
 8013638:	b085      	sub	sp, #20
 801363a:	296e      	cmp	r1, #110	; 0x6e
 801363c:	4617      	mov	r7, r2
 801363e:	4606      	mov	r6, r0
 8013640:	4698      	mov	r8, r3
 8013642:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013644:	f000 80b3 	beq.w	80137ae <_printf_i+0x182>
 8013648:	d822      	bhi.n	8013690 <_printf_i+0x64>
 801364a:	2963      	cmp	r1, #99	; 0x63
 801364c:	d036      	beq.n	80136bc <_printf_i+0x90>
 801364e:	d80a      	bhi.n	8013666 <_printf_i+0x3a>
 8013650:	2900      	cmp	r1, #0
 8013652:	f000 80b9 	beq.w	80137c8 <_printf_i+0x19c>
 8013656:	2958      	cmp	r1, #88	; 0x58
 8013658:	f000 8083 	beq.w	8013762 <_printf_i+0x136>
 801365c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013660:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013664:	e032      	b.n	80136cc <_printf_i+0xa0>
 8013666:	2964      	cmp	r1, #100	; 0x64
 8013668:	d001      	beq.n	801366e <_printf_i+0x42>
 801366a:	2969      	cmp	r1, #105	; 0x69
 801366c:	d1f6      	bne.n	801365c <_printf_i+0x30>
 801366e:	6820      	ldr	r0, [r4, #0]
 8013670:	6813      	ldr	r3, [r2, #0]
 8013672:	0605      	lsls	r5, r0, #24
 8013674:	f103 0104 	add.w	r1, r3, #4
 8013678:	d52a      	bpl.n	80136d0 <_printf_i+0xa4>
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	6011      	str	r1, [r2, #0]
 801367e:	2b00      	cmp	r3, #0
 8013680:	da03      	bge.n	801368a <_printf_i+0x5e>
 8013682:	222d      	movs	r2, #45	; 0x2d
 8013684:	425b      	negs	r3, r3
 8013686:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801368a:	486f      	ldr	r0, [pc, #444]	; (8013848 <_printf_i+0x21c>)
 801368c:	220a      	movs	r2, #10
 801368e:	e039      	b.n	8013704 <_printf_i+0xd8>
 8013690:	2973      	cmp	r1, #115	; 0x73
 8013692:	f000 809d 	beq.w	80137d0 <_printf_i+0x1a4>
 8013696:	d808      	bhi.n	80136aa <_printf_i+0x7e>
 8013698:	296f      	cmp	r1, #111	; 0x6f
 801369a:	d020      	beq.n	80136de <_printf_i+0xb2>
 801369c:	2970      	cmp	r1, #112	; 0x70
 801369e:	d1dd      	bne.n	801365c <_printf_i+0x30>
 80136a0:	6823      	ldr	r3, [r4, #0]
 80136a2:	f043 0320 	orr.w	r3, r3, #32
 80136a6:	6023      	str	r3, [r4, #0]
 80136a8:	e003      	b.n	80136b2 <_printf_i+0x86>
 80136aa:	2975      	cmp	r1, #117	; 0x75
 80136ac:	d017      	beq.n	80136de <_printf_i+0xb2>
 80136ae:	2978      	cmp	r1, #120	; 0x78
 80136b0:	d1d4      	bne.n	801365c <_printf_i+0x30>
 80136b2:	2378      	movs	r3, #120	; 0x78
 80136b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80136b8:	4864      	ldr	r0, [pc, #400]	; (801384c <_printf_i+0x220>)
 80136ba:	e055      	b.n	8013768 <_printf_i+0x13c>
 80136bc:	6813      	ldr	r3, [r2, #0]
 80136be:	1d19      	adds	r1, r3, #4
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	6011      	str	r1, [r2, #0]
 80136c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80136c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80136cc:	2301      	movs	r3, #1
 80136ce:	e08c      	b.n	80137ea <_printf_i+0x1be>
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	6011      	str	r1, [r2, #0]
 80136d4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80136d8:	bf18      	it	ne
 80136da:	b21b      	sxthne	r3, r3
 80136dc:	e7cf      	b.n	801367e <_printf_i+0x52>
 80136de:	6813      	ldr	r3, [r2, #0]
 80136e0:	6825      	ldr	r5, [r4, #0]
 80136e2:	1d18      	adds	r0, r3, #4
 80136e4:	6010      	str	r0, [r2, #0]
 80136e6:	0628      	lsls	r0, r5, #24
 80136e8:	d501      	bpl.n	80136ee <_printf_i+0xc2>
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	e002      	b.n	80136f4 <_printf_i+0xc8>
 80136ee:	0668      	lsls	r0, r5, #25
 80136f0:	d5fb      	bpl.n	80136ea <_printf_i+0xbe>
 80136f2:	881b      	ldrh	r3, [r3, #0]
 80136f4:	4854      	ldr	r0, [pc, #336]	; (8013848 <_printf_i+0x21c>)
 80136f6:	296f      	cmp	r1, #111	; 0x6f
 80136f8:	bf14      	ite	ne
 80136fa:	220a      	movne	r2, #10
 80136fc:	2208      	moveq	r2, #8
 80136fe:	2100      	movs	r1, #0
 8013700:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013704:	6865      	ldr	r5, [r4, #4]
 8013706:	60a5      	str	r5, [r4, #8]
 8013708:	2d00      	cmp	r5, #0
 801370a:	f2c0 8095 	blt.w	8013838 <_printf_i+0x20c>
 801370e:	6821      	ldr	r1, [r4, #0]
 8013710:	f021 0104 	bic.w	r1, r1, #4
 8013714:	6021      	str	r1, [r4, #0]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d13d      	bne.n	8013796 <_printf_i+0x16a>
 801371a:	2d00      	cmp	r5, #0
 801371c:	f040 808e 	bne.w	801383c <_printf_i+0x210>
 8013720:	4665      	mov	r5, ip
 8013722:	2a08      	cmp	r2, #8
 8013724:	d10b      	bne.n	801373e <_printf_i+0x112>
 8013726:	6823      	ldr	r3, [r4, #0]
 8013728:	07db      	lsls	r3, r3, #31
 801372a:	d508      	bpl.n	801373e <_printf_i+0x112>
 801372c:	6923      	ldr	r3, [r4, #16]
 801372e:	6862      	ldr	r2, [r4, #4]
 8013730:	429a      	cmp	r2, r3
 8013732:	bfde      	ittt	le
 8013734:	2330      	movle	r3, #48	; 0x30
 8013736:	f805 3c01 	strble.w	r3, [r5, #-1]
 801373a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801373e:	ebac 0305 	sub.w	r3, ip, r5
 8013742:	6123      	str	r3, [r4, #16]
 8013744:	f8cd 8000 	str.w	r8, [sp]
 8013748:	463b      	mov	r3, r7
 801374a:	aa03      	add	r2, sp, #12
 801374c:	4621      	mov	r1, r4
 801374e:	4630      	mov	r0, r6
 8013750:	f7ff fef6 	bl	8013540 <_printf_common>
 8013754:	3001      	adds	r0, #1
 8013756:	d14d      	bne.n	80137f4 <_printf_i+0x1c8>
 8013758:	f04f 30ff 	mov.w	r0, #4294967295
 801375c:	b005      	add	sp, #20
 801375e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013762:	4839      	ldr	r0, [pc, #228]	; (8013848 <_printf_i+0x21c>)
 8013764:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013768:	6813      	ldr	r3, [r2, #0]
 801376a:	6821      	ldr	r1, [r4, #0]
 801376c:	1d1d      	adds	r5, r3, #4
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	6015      	str	r5, [r2, #0]
 8013772:	060a      	lsls	r2, r1, #24
 8013774:	d50b      	bpl.n	801378e <_printf_i+0x162>
 8013776:	07ca      	lsls	r2, r1, #31
 8013778:	bf44      	itt	mi
 801377a:	f041 0120 	orrmi.w	r1, r1, #32
 801377e:	6021      	strmi	r1, [r4, #0]
 8013780:	b91b      	cbnz	r3, 801378a <_printf_i+0x15e>
 8013782:	6822      	ldr	r2, [r4, #0]
 8013784:	f022 0220 	bic.w	r2, r2, #32
 8013788:	6022      	str	r2, [r4, #0]
 801378a:	2210      	movs	r2, #16
 801378c:	e7b7      	b.n	80136fe <_printf_i+0xd2>
 801378e:	064d      	lsls	r5, r1, #25
 8013790:	bf48      	it	mi
 8013792:	b29b      	uxthmi	r3, r3
 8013794:	e7ef      	b.n	8013776 <_printf_i+0x14a>
 8013796:	4665      	mov	r5, ip
 8013798:	fbb3 f1f2 	udiv	r1, r3, r2
 801379c:	fb02 3311 	mls	r3, r2, r1, r3
 80137a0:	5cc3      	ldrb	r3, [r0, r3]
 80137a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80137a6:	460b      	mov	r3, r1
 80137a8:	2900      	cmp	r1, #0
 80137aa:	d1f5      	bne.n	8013798 <_printf_i+0x16c>
 80137ac:	e7b9      	b.n	8013722 <_printf_i+0xf6>
 80137ae:	6813      	ldr	r3, [r2, #0]
 80137b0:	6825      	ldr	r5, [r4, #0]
 80137b2:	6961      	ldr	r1, [r4, #20]
 80137b4:	1d18      	adds	r0, r3, #4
 80137b6:	6010      	str	r0, [r2, #0]
 80137b8:	0628      	lsls	r0, r5, #24
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	d501      	bpl.n	80137c2 <_printf_i+0x196>
 80137be:	6019      	str	r1, [r3, #0]
 80137c0:	e002      	b.n	80137c8 <_printf_i+0x19c>
 80137c2:	066a      	lsls	r2, r5, #25
 80137c4:	d5fb      	bpl.n	80137be <_printf_i+0x192>
 80137c6:	8019      	strh	r1, [r3, #0]
 80137c8:	2300      	movs	r3, #0
 80137ca:	6123      	str	r3, [r4, #16]
 80137cc:	4665      	mov	r5, ip
 80137ce:	e7b9      	b.n	8013744 <_printf_i+0x118>
 80137d0:	6813      	ldr	r3, [r2, #0]
 80137d2:	1d19      	adds	r1, r3, #4
 80137d4:	6011      	str	r1, [r2, #0]
 80137d6:	681d      	ldr	r5, [r3, #0]
 80137d8:	6862      	ldr	r2, [r4, #4]
 80137da:	2100      	movs	r1, #0
 80137dc:	4628      	mov	r0, r5
 80137de:	f7ec fd0f 	bl	8000200 <memchr>
 80137e2:	b108      	cbz	r0, 80137e8 <_printf_i+0x1bc>
 80137e4:	1b40      	subs	r0, r0, r5
 80137e6:	6060      	str	r0, [r4, #4]
 80137e8:	6863      	ldr	r3, [r4, #4]
 80137ea:	6123      	str	r3, [r4, #16]
 80137ec:	2300      	movs	r3, #0
 80137ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80137f2:	e7a7      	b.n	8013744 <_printf_i+0x118>
 80137f4:	6923      	ldr	r3, [r4, #16]
 80137f6:	462a      	mov	r2, r5
 80137f8:	4639      	mov	r1, r7
 80137fa:	4630      	mov	r0, r6
 80137fc:	47c0      	blx	r8
 80137fe:	3001      	adds	r0, #1
 8013800:	d0aa      	beq.n	8013758 <_printf_i+0x12c>
 8013802:	6823      	ldr	r3, [r4, #0]
 8013804:	079b      	lsls	r3, r3, #30
 8013806:	d413      	bmi.n	8013830 <_printf_i+0x204>
 8013808:	68e0      	ldr	r0, [r4, #12]
 801380a:	9b03      	ldr	r3, [sp, #12]
 801380c:	4298      	cmp	r0, r3
 801380e:	bfb8      	it	lt
 8013810:	4618      	movlt	r0, r3
 8013812:	e7a3      	b.n	801375c <_printf_i+0x130>
 8013814:	2301      	movs	r3, #1
 8013816:	464a      	mov	r2, r9
 8013818:	4639      	mov	r1, r7
 801381a:	4630      	mov	r0, r6
 801381c:	47c0      	blx	r8
 801381e:	3001      	adds	r0, #1
 8013820:	d09a      	beq.n	8013758 <_printf_i+0x12c>
 8013822:	3501      	adds	r5, #1
 8013824:	68e3      	ldr	r3, [r4, #12]
 8013826:	9a03      	ldr	r2, [sp, #12]
 8013828:	1a9b      	subs	r3, r3, r2
 801382a:	42ab      	cmp	r3, r5
 801382c:	dcf2      	bgt.n	8013814 <_printf_i+0x1e8>
 801382e:	e7eb      	b.n	8013808 <_printf_i+0x1dc>
 8013830:	2500      	movs	r5, #0
 8013832:	f104 0919 	add.w	r9, r4, #25
 8013836:	e7f5      	b.n	8013824 <_printf_i+0x1f8>
 8013838:	2b00      	cmp	r3, #0
 801383a:	d1ac      	bne.n	8013796 <_printf_i+0x16a>
 801383c:	7803      	ldrb	r3, [r0, #0]
 801383e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013842:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013846:	e76c      	b.n	8013722 <_printf_i+0xf6>
 8013848:	08019018 	.word	0x08019018
 801384c:	08019029 	.word	0x08019029

08013850 <_scanf_float>:
 8013850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013854:	469a      	mov	sl, r3
 8013856:	688b      	ldr	r3, [r1, #8]
 8013858:	4616      	mov	r6, r2
 801385a:	1e5a      	subs	r2, r3, #1
 801385c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013860:	b087      	sub	sp, #28
 8013862:	bf83      	ittte	hi
 8013864:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013868:	189b      	addhi	r3, r3, r2
 801386a:	9301      	strhi	r3, [sp, #4]
 801386c:	2300      	movls	r3, #0
 801386e:	bf86      	itte	hi
 8013870:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013874:	608b      	strhi	r3, [r1, #8]
 8013876:	9301      	strls	r3, [sp, #4]
 8013878:	680b      	ldr	r3, [r1, #0]
 801387a:	4688      	mov	r8, r1
 801387c:	f04f 0b00 	mov.w	fp, #0
 8013880:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013884:	f848 3b1c 	str.w	r3, [r8], #28
 8013888:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801388c:	4607      	mov	r7, r0
 801388e:	460c      	mov	r4, r1
 8013890:	4645      	mov	r5, r8
 8013892:	465a      	mov	r2, fp
 8013894:	46d9      	mov	r9, fp
 8013896:	f8cd b008 	str.w	fp, [sp, #8]
 801389a:	68a1      	ldr	r1, [r4, #8]
 801389c:	b181      	cbz	r1, 80138c0 <_scanf_float+0x70>
 801389e:	6833      	ldr	r3, [r6, #0]
 80138a0:	781b      	ldrb	r3, [r3, #0]
 80138a2:	2b49      	cmp	r3, #73	; 0x49
 80138a4:	d071      	beq.n	801398a <_scanf_float+0x13a>
 80138a6:	d84d      	bhi.n	8013944 <_scanf_float+0xf4>
 80138a8:	2b39      	cmp	r3, #57	; 0x39
 80138aa:	d840      	bhi.n	801392e <_scanf_float+0xde>
 80138ac:	2b31      	cmp	r3, #49	; 0x31
 80138ae:	f080 8088 	bcs.w	80139c2 <_scanf_float+0x172>
 80138b2:	2b2d      	cmp	r3, #45	; 0x2d
 80138b4:	f000 8090 	beq.w	80139d8 <_scanf_float+0x188>
 80138b8:	d815      	bhi.n	80138e6 <_scanf_float+0x96>
 80138ba:	2b2b      	cmp	r3, #43	; 0x2b
 80138bc:	f000 808c 	beq.w	80139d8 <_scanf_float+0x188>
 80138c0:	f1b9 0f00 	cmp.w	r9, #0
 80138c4:	d003      	beq.n	80138ce <_scanf_float+0x7e>
 80138c6:	6823      	ldr	r3, [r4, #0]
 80138c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80138cc:	6023      	str	r3, [r4, #0]
 80138ce:	3a01      	subs	r2, #1
 80138d0:	2a01      	cmp	r2, #1
 80138d2:	f200 80ea 	bhi.w	8013aaa <_scanf_float+0x25a>
 80138d6:	4545      	cmp	r5, r8
 80138d8:	f200 80dc 	bhi.w	8013a94 <_scanf_float+0x244>
 80138dc:	2601      	movs	r6, #1
 80138de:	4630      	mov	r0, r6
 80138e0:	b007      	add	sp, #28
 80138e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138e6:	2b2e      	cmp	r3, #46	; 0x2e
 80138e8:	f000 809f 	beq.w	8013a2a <_scanf_float+0x1da>
 80138ec:	2b30      	cmp	r3, #48	; 0x30
 80138ee:	d1e7      	bne.n	80138c0 <_scanf_float+0x70>
 80138f0:	6820      	ldr	r0, [r4, #0]
 80138f2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80138f6:	d064      	beq.n	80139c2 <_scanf_float+0x172>
 80138f8:	9b01      	ldr	r3, [sp, #4]
 80138fa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80138fe:	6020      	str	r0, [r4, #0]
 8013900:	f109 0901 	add.w	r9, r9, #1
 8013904:	b11b      	cbz	r3, 801390e <_scanf_float+0xbe>
 8013906:	3b01      	subs	r3, #1
 8013908:	3101      	adds	r1, #1
 801390a:	9301      	str	r3, [sp, #4]
 801390c:	60a1      	str	r1, [r4, #8]
 801390e:	68a3      	ldr	r3, [r4, #8]
 8013910:	3b01      	subs	r3, #1
 8013912:	60a3      	str	r3, [r4, #8]
 8013914:	6923      	ldr	r3, [r4, #16]
 8013916:	3301      	adds	r3, #1
 8013918:	6123      	str	r3, [r4, #16]
 801391a:	6873      	ldr	r3, [r6, #4]
 801391c:	3b01      	subs	r3, #1
 801391e:	2b00      	cmp	r3, #0
 8013920:	6073      	str	r3, [r6, #4]
 8013922:	f340 80ac 	ble.w	8013a7e <_scanf_float+0x22e>
 8013926:	6833      	ldr	r3, [r6, #0]
 8013928:	3301      	adds	r3, #1
 801392a:	6033      	str	r3, [r6, #0]
 801392c:	e7b5      	b.n	801389a <_scanf_float+0x4a>
 801392e:	2b45      	cmp	r3, #69	; 0x45
 8013930:	f000 8085 	beq.w	8013a3e <_scanf_float+0x1ee>
 8013934:	2b46      	cmp	r3, #70	; 0x46
 8013936:	d06a      	beq.n	8013a0e <_scanf_float+0x1be>
 8013938:	2b41      	cmp	r3, #65	; 0x41
 801393a:	d1c1      	bne.n	80138c0 <_scanf_float+0x70>
 801393c:	2a01      	cmp	r2, #1
 801393e:	d1bf      	bne.n	80138c0 <_scanf_float+0x70>
 8013940:	2202      	movs	r2, #2
 8013942:	e046      	b.n	80139d2 <_scanf_float+0x182>
 8013944:	2b65      	cmp	r3, #101	; 0x65
 8013946:	d07a      	beq.n	8013a3e <_scanf_float+0x1ee>
 8013948:	d818      	bhi.n	801397c <_scanf_float+0x12c>
 801394a:	2b54      	cmp	r3, #84	; 0x54
 801394c:	d066      	beq.n	8013a1c <_scanf_float+0x1cc>
 801394e:	d811      	bhi.n	8013974 <_scanf_float+0x124>
 8013950:	2b4e      	cmp	r3, #78	; 0x4e
 8013952:	d1b5      	bne.n	80138c0 <_scanf_float+0x70>
 8013954:	2a00      	cmp	r2, #0
 8013956:	d146      	bne.n	80139e6 <_scanf_float+0x196>
 8013958:	f1b9 0f00 	cmp.w	r9, #0
 801395c:	d145      	bne.n	80139ea <_scanf_float+0x19a>
 801395e:	6821      	ldr	r1, [r4, #0]
 8013960:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013964:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013968:	d13f      	bne.n	80139ea <_scanf_float+0x19a>
 801396a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801396e:	6021      	str	r1, [r4, #0]
 8013970:	2201      	movs	r2, #1
 8013972:	e02e      	b.n	80139d2 <_scanf_float+0x182>
 8013974:	2b59      	cmp	r3, #89	; 0x59
 8013976:	d01e      	beq.n	80139b6 <_scanf_float+0x166>
 8013978:	2b61      	cmp	r3, #97	; 0x61
 801397a:	e7de      	b.n	801393a <_scanf_float+0xea>
 801397c:	2b6e      	cmp	r3, #110	; 0x6e
 801397e:	d0e9      	beq.n	8013954 <_scanf_float+0x104>
 8013980:	d815      	bhi.n	80139ae <_scanf_float+0x15e>
 8013982:	2b66      	cmp	r3, #102	; 0x66
 8013984:	d043      	beq.n	8013a0e <_scanf_float+0x1be>
 8013986:	2b69      	cmp	r3, #105	; 0x69
 8013988:	d19a      	bne.n	80138c0 <_scanf_float+0x70>
 801398a:	f1bb 0f00 	cmp.w	fp, #0
 801398e:	d138      	bne.n	8013a02 <_scanf_float+0x1b2>
 8013990:	f1b9 0f00 	cmp.w	r9, #0
 8013994:	d197      	bne.n	80138c6 <_scanf_float+0x76>
 8013996:	6821      	ldr	r1, [r4, #0]
 8013998:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801399c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80139a0:	d195      	bne.n	80138ce <_scanf_float+0x7e>
 80139a2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80139a6:	6021      	str	r1, [r4, #0]
 80139a8:	f04f 0b01 	mov.w	fp, #1
 80139ac:	e011      	b.n	80139d2 <_scanf_float+0x182>
 80139ae:	2b74      	cmp	r3, #116	; 0x74
 80139b0:	d034      	beq.n	8013a1c <_scanf_float+0x1cc>
 80139b2:	2b79      	cmp	r3, #121	; 0x79
 80139b4:	d184      	bne.n	80138c0 <_scanf_float+0x70>
 80139b6:	f1bb 0f07 	cmp.w	fp, #7
 80139ba:	d181      	bne.n	80138c0 <_scanf_float+0x70>
 80139bc:	f04f 0b08 	mov.w	fp, #8
 80139c0:	e007      	b.n	80139d2 <_scanf_float+0x182>
 80139c2:	eb12 0f0b 	cmn.w	r2, fp
 80139c6:	f47f af7b 	bne.w	80138c0 <_scanf_float+0x70>
 80139ca:	6821      	ldr	r1, [r4, #0]
 80139cc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80139d0:	6021      	str	r1, [r4, #0]
 80139d2:	702b      	strb	r3, [r5, #0]
 80139d4:	3501      	adds	r5, #1
 80139d6:	e79a      	b.n	801390e <_scanf_float+0xbe>
 80139d8:	6821      	ldr	r1, [r4, #0]
 80139da:	0608      	lsls	r0, r1, #24
 80139dc:	f57f af70 	bpl.w	80138c0 <_scanf_float+0x70>
 80139e0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80139e4:	e7f4      	b.n	80139d0 <_scanf_float+0x180>
 80139e6:	2a02      	cmp	r2, #2
 80139e8:	d047      	beq.n	8013a7a <_scanf_float+0x22a>
 80139ea:	f1bb 0f01 	cmp.w	fp, #1
 80139ee:	d003      	beq.n	80139f8 <_scanf_float+0x1a8>
 80139f0:	f1bb 0f04 	cmp.w	fp, #4
 80139f4:	f47f af64 	bne.w	80138c0 <_scanf_float+0x70>
 80139f8:	f10b 0b01 	add.w	fp, fp, #1
 80139fc:	fa5f fb8b 	uxtb.w	fp, fp
 8013a00:	e7e7      	b.n	80139d2 <_scanf_float+0x182>
 8013a02:	f1bb 0f03 	cmp.w	fp, #3
 8013a06:	d0f7      	beq.n	80139f8 <_scanf_float+0x1a8>
 8013a08:	f1bb 0f05 	cmp.w	fp, #5
 8013a0c:	e7f2      	b.n	80139f4 <_scanf_float+0x1a4>
 8013a0e:	f1bb 0f02 	cmp.w	fp, #2
 8013a12:	f47f af55 	bne.w	80138c0 <_scanf_float+0x70>
 8013a16:	f04f 0b03 	mov.w	fp, #3
 8013a1a:	e7da      	b.n	80139d2 <_scanf_float+0x182>
 8013a1c:	f1bb 0f06 	cmp.w	fp, #6
 8013a20:	f47f af4e 	bne.w	80138c0 <_scanf_float+0x70>
 8013a24:	f04f 0b07 	mov.w	fp, #7
 8013a28:	e7d3      	b.n	80139d2 <_scanf_float+0x182>
 8013a2a:	6821      	ldr	r1, [r4, #0]
 8013a2c:	0588      	lsls	r0, r1, #22
 8013a2e:	f57f af47 	bpl.w	80138c0 <_scanf_float+0x70>
 8013a32:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8013a36:	6021      	str	r1, [r4, #0]
 8013a38:	f8cd 9008 	str.w	r9, [sp, #8]
 8013a3c:	e7c9      	b.n	80139d2 <_scanf_float+0x182>
 8013a3e:	6821      	ldr	r1, [r4, #0]
 8013a40:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8013a44:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013a48:	d006      	beq.n	8013a58 <_scanf_float+0x208>
 8013a4a:	0548      	lsls	r0, r1, #21
 8013a4c:	f57f af38 	bpl.w	80138c0 <_scanf_float+0x70>
 8013a50:	f1b9 0f00 	cmp.w	r9, #0
 8013a54:	f43f af3b 	beq.w	80138ce <_scanf_float+0x7e>
 8013a58:	0588      	lsls	r0, r1, #22
 8013a5a:	bf58      	it	pl
 8013a5c:	9802      	ldrpl	r0, [sp, #8]
 8013a5e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013a62:	bf58      	it	pl
 8013a64:	eba9 0000 	subpl.w	r0, r9, r0
 8013a68:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8013a6c:	bf58      	it	pl
 8013a6e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8013a72:	6021      	str	r1, [r4, #0]
 8013a74:	f04f 0900 	mov.w	r9, #0
 8013a78:	e7ab      	b.n	80139d2 <_scanf_float+0x182>
 8013a7a:	2203      	movs	r2, #3
 8013a7c:	e7a9      	b.n	80139d2 <_scanf_float+0x182>
 8013a7e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013a82:	9205      	str	r2, [sp, #20]
 8013a84:	4631      	mov	r1, r6
 8013a86:	4638      	mov	r0, r7
 8013a88:	4798      	blx	r3
 8013a8a:	9a05      	ldr	r2, [sp, #20]
 8013a8c:	2800      	cmp	r0, #0
 8013a8e:	f43f af04 	beq.w	801389a <_scanf_float+0x4a>
 8013a92:	e715      	b.n	80138c0 <_scanf_float+0x70>
 8013a94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013a98:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013a9c:	4632      	mov	r2, r6
 8013a9e:	4638      	mov	r0, r7
 8013aa0:	4798      	blx	r3
 8013aa2:	6923      	ldr	r3, [r4, #16]
 8013aa4:	3b01      	subs	r3, #1
 8013aa6:	6123      	str	r3, [r4, #16]
 8013aa8:	e715      	b.n	80138d6 <_scanf_float+0x86>
 8013aaa:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013aae:	2b06      	cmp	r3, #6
 8013ab0:	d80a      	bhi.n	8013ac8 <_scanf_float+0x278>
 8013ab2:	f1bb 0f02 	cmp.w	fp, #2
 8013ab6:	d968      	bls.n	8013b8a <_scanf_float+0x33a>
 8013ab8:	f1ab 0b03 	sub.w	fp, fp, #3
 8013abc:	fa5f fb8b 	uxtb.w	fp, fp
 8013ac0:	eba5 0b0b 	sub.w	fp, r5, fp
 8013ac4:	455d      	cmp	r5, fp
 8013ac6:	d14b      	bne.n	8013b60 <_scanf_float+0x310>
 8013ac8:	6823      	ldr	r3, [r4, #0]
 8013aca:	05da      	lsls	r2, r3, #23
 8013acc:	d51f      	bpl.n	8013b0e <_scanf_float+0x2be>
 8013ace:	055b      	lsls	r3, r3, #21
 8013ad0:	d468      	bmi.n	8013ba4 <_scanf_float+0x354>
 8013ad2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013ad6:	6923      	ldr	r3, [r4, #16]
 8013ad8:	2965      	cmp	r1, #101	; 0x65
 8013ada:	f103 33ff 	add.w	r3, r3, #4294967295
 8013ade:	f105 3bff 	add.w	fp, r5, #4294967295
 8013ae2:	6123      	str	r3, [r4, #16]
 8013ae4:	d00d      	beq.n	8013b02 <_scanf_float+0x2b2>
 8013ae6:	2945      	cmp	r1, #69	; 0x45
 8013ae8:	d00b      	beq.n	8013b02 <_scanf_float+0x2b2>
 8013aea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013aee:	4632      	mov	r2, r6
 8013af0:	4638      	mov	r0, r7
 8013af2:	4798      	blx	r3
 8013af4:	6923      	ldr	r3, [r4, #16]
 8013af6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013afa:	3b01      	subs	r3, #1
 8013afc:	f1a5 0b02 	sub.w	fp, r5, #2
 8013b00:	6123      	str	r3, [r4, #16]
 8013b02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b06:	4632      	mov	r2, r6
 8013b08:	4638      	mov	r0, r7
 8013b0a:	4798      	blx	r3
 8013b0c:	465d      	mov	r5, fp
 8013b0e:	6826      	ldr	r6, [r4, #0]
 8013b10:	f016 0610 	ands.w	r6, r6, #16
 8013b14:	d17a      	bne.n	8013c0c <_scanf_float+0x3bc>
 8013b16:	702e      	strb	r6, [r5, #0]
 8013b18:	6823      	ldr	r3, [r4, #0]
 8013b1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013b22:	d142      	bne.n	8013baa <_scanf_float+0x35a>
 8013b24:	9b02      	ldr	r3, [sp, #8]
 8013b26:	eba9 0303 	sub.w	r3, r9, r3
 8013b2a:	425a      	negs	r2, r3
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d149      	bne.n	8013bc4 <_scanf_float+0x374>
 8013b30:	2200      	movs	r2, #0
 8013b32:	4641      	mov	r1, r8
 8013b34:	4638      	mov	r0, r7
 8013b36:	f000 ff23 	bl	8014980 <_strtod_r>
 8013b3a:	6825      	ldr	r5, [r4, #0]
 8013b3c:	f8da 3000 	ldr.w	r3, [sl]
 8013b40:	f015 0f02 	tst.w	r5, #2
 8013b44:	f103 0204 	add.w	r2, r3, #4
 8013b48:	ec59 8b10 	vmov	r8, r9, d0
 8013b4c:	f8ca 2000 	str.w	r2, [sl]
 8013b50:	d043      	beq.n	8013bda <_scanf_float+0x38a>
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	e9c3 8900 	strd	r8, r9, [r3]
 8013b58:	68e3      	ldr	r3, [r4, #12]
 8013b5a:	3301      	adds	r3, #1
 8013b5c:	60e3      	str	r3, [r4, #12]
 8013b5e:	e6be      	b.n	80138de <_scanf_float+0x8e>
 8013b60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b64:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013b68:	4632      	mov	r2, r6
 8013b6a:	4638      	mov	r0, r7
 8013b6c:	4798      	blx	r3
 8013b6e:	6923      	ldr	r3, [r4, #16]
 8013b70:	3b01      	subs	r3, #1
 8013b72:	6123      	str	r3, [r4, #16]
 8013b74:	e7a6      	b.n	8013ac4 <_scanf_float+0x274>
 8013b76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b7a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013b7e:	4632      	mov	r2, r6
 8013b80:	4638      	mov	r0, r7
 8013b82:	4798      	blx	r3
 8013b84:	6923      	ldr	r3, [r4, #16]
 8013b86:	3b01      	subs	r3, #1
 8013b88:	6123      	str	r3, [r4, #16]
 8013b8a:	4545      	cmp	r5, r8
 8013b8c:	d8f3      	bhi.n	8013b76 <_scanf_float+0x326>
 8013b8e:	e6a5      	b.n	80138dc <_scanf_float+0x8c>
 8013b90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b94:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013b98:	4632      	mov	r2, r6
 8013b9a:	4638      	mov	r0, r7
 8013b9c:	4798      	blx	r3
 8013b9e:	6923      	ldr	r3, [r4, #16]
 8013ba0:	3b01      	subs	r3, #1
 8013ba2:	6123      	str	r3, [r4, #16]
 8013ba4:	4545      	cmp	r5, r8
 8013ba6:	d8f3      	bhi.n	8013b90 <_scanf_float+0x340>
 8013ba8:	e698      	b.n	80138dc <_scanf_float+0x8c>
 8013baa:	9b03      	ldr	r3, [sp, #12]
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d0bf      	beq.n	8013b30 <_scanf_float+0x2e0>
 8013bb0:	9904      	ldr	r1, [sp, #16]
 8013bb2:	230a      	movs	r3, #10
 8013bb4:	4632      	mov	r2, r6
 8013bb6:	3101      	adds	r1, #1
 8013bb8:	4638      	mov	r0, r7
 8013bba:	f000 ff6d 	bl	8014a98 <_strtol_r>
 8013bbe:	9b03      	ldr	r3, [sp, #12]
 8013bc0:	9d04      	ldr	r5, [sp, #16]
 8013bc2:	1ac2      	subs	r2, r0, r3
 8013bc4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013bc8:	429d      	cmp	r5, r3
 8013bca:	bf28      	it	cs
 8013bcc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013bd0:	490f      	ldr	r1, [pc, #60]	; (8013c10 <_scanf_float+0x3c0>)
 8013bd2:	4628      	mov	r0, r5
 8013bd4:	f000 f868 	bl	8013ca8 <siprintf>
 8013bd8:	e7aa      	b.n	8013b30 <_scanf_float+0x2e0>
 8013bda:	f015 0504 	ands.w	r5, r5, #4
 8013bde:	d1b8      	bne.n	8013b52 <_scanf_float+0x302>
 8013be0:	681f      	ldr	r7, [r3, #0]
 8013be2:	ee10 2a10 	vmov	r2, s0
 8013be6:	464b      	mov	r3, r9
 8013be8:	ee10 0a10 	vmov	r0, s0
 8013bec:	4649      	mov	r1, r9
 8013bee:	f7ec ffad 	bl	8000b4c <__aeabi_dcmpun>
 8013bf2:	b128      	cbz	r0, 8013c00 <_scanf_float+0x3b0>
 8013bf4:	4628      	mov	r0, r5
 8013bf6:	f000 f81d 	bl	8013c34 <nanf>
 8013bfa:	ed87 0a00 	vstr	s0, [r7]
 8013bfe:	e7ab      	b.n	8013b58 <_scanf_float+0x308>
 8013c00:	4640      	mov	r0, r8
 8013c02:	4649      	mov	r1, r9
 8013c04:	f7ed f800 	bl	8000c08 <__aeabi_d2f>
 8013c08:	6038      	str	r0, [r7, #0]
 8013c0a:	e7a5      	b.n	8013b58 <_scanf_float+0x308>
 8013c0c:	2600      	movs	r6, #0
 8013c0e:	e666      	b.n	80138de <_scanf_float+0x8e>
 8013c10:	0801903a 	.word	0x0801903a

08013c14 <_sbrk_r>:
 8013c14:	b538      	push	{r3, r4, r5, lr}
 8013c16:	4c06      	ldr	r4, [pc, #24]	; (8013c30 <_sbrk_r+0x1c>)
 8013c18:	2300      	movs	r3, #0
 8013c1a:	4605      	mov	r5, r0
 8013c1c:	4608      	mov	r0, r1
 8013c1e:	6023      	str	r3, [r4, #0]
 8013c20:	f7f4 fa92 	bl	8008148 <_sbrk>
 8013c24:	1c43      	adds	r3, r0, #1
 8013c26:	d102      	bne.n	8013c2e <_sbrk_r+0x1a>
 8013c28:	6823      	ldr	r3, [r4, #0]
 8013c2a:	b103      	cbz	r3, 8013c2e <_sbrk_r+0x1a>
 8013c2c:	602b      	str	r3, [r5, #0]
 8013c2e:	bd38      	pop	{r3, r4, r5, pc}
 8013c30:	20006b90 	.word	0x20006b90

08013c34 <nanf>:
 8013c34:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013c3c <nanf+0x8>
 8013c38:	4770      	bx	lr
 8013c3a:	bf00      	nop
 8013c3c:	7fc00000 	.word	0x7fc00000

08013c40 <sniprintf>:
 8013c40:	b40c      	push	{r2, r3}
 8013c42:	b530      	push	{r4, r5, lr}
 8013c44:	4b17      	ldr	r3, [pc, #92]	; (8013ca4 <sniprintf+0x64>)
 8013c46:	1e0c      	subs	r4, r1, #0
 8013c48:	b09d      	sub	sp, #116	; 0x74
 8013c4a:	681d      	ldr	r5, [r3, #0]
 8013c4c:	da08      	bge.n	8013c60 <sniprintf+0x20>
 8013c4e:	238b      	movs	r3, #139	; 0x8b
 8013c50:	602b      	str	r3, [r5, #0]
 8013c52:	f04f 30ff 	mov.w	r0, #4294967295
 8013c56:	b01d      	add	sp, #116	; 0x74
 8013c58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013c5c:	b002      	add	sp, #8
 8013c5e:	4770      	bx	lr
 8013c60:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013c64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013c68:	bf14      	ite	ne
 8013c6a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013c6e:	4623      	moveq	r3, r4
 8013c70:	9304      	str	r3, [sp, #16]
 8013c72:	9307      	str	r3, [sp, #28]
 8013c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013c78:	9002      	str	r0, [sp, #8]
 8013c7a:	9006      	str	r0, [sp, #24]
 8013c7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013c80:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013c82:	ab21      	add	r3, sp, #132	; 0x84
 8013c84:	a902      	add	r1, sp, #8
 8013c86:	4628      	mov	r0, r5
 8013c88:	9301      	str	r3, [sp, #4]
 8013c8a:	f002 fd21 	bl	80166d0 <_svfiprintf_r>
 8013c8e:	1c43      	adds	r3, r0, #1
 8013c90:	bfbc      	itt	lt
 8013c92:	238b      	movlt	r3, #139	; 0x8b
 8013c94:	602b      	strlt	r3, [r5, #0]
 8013c96:	2c00      	cmp	r4, #0
 8013c98:	d0dd      	beq.n	8013c56 <sniprintf+0x16>
 8013c9a:	9b02      	ldr	r3, [sp, #8]
 8013c9c:	2200      	movs	r2, #0
 8013c9e:	701a      	strb	r2, [r3, #0]
 8013ca0:	e7d9      	b.n	8013c56 <sniprintf+0x16>
 8013ca2:	bf00      	nop
 8013ca4:	20000e34 	.word	0x20000e34

08013ca8 <siprintf>:
 8013ca8:	b40e      	push	{r1, r2, r3}
 8013caa:	b500      	push	{lr}
 8013cac:	b09c      	sub	sp, #112	; 0x70
 8013cae:	ab1d      	add	r3, sp, #116	; 0x74
 8013cb0:	9002      	str	r0, [sp, #8]
 8013cb2:	9006      	str	r0, [sp, #24]
 8013cb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013cb8:	4809      	ldr	r0, [pc, #36]	; (8013ce0 <siprintf+0x38>)
 8013cba:	9107      	str	r1, [sp, #28]
 8013cbc:	9104      	str	r1, [sp, #16]
 8013cbe:	4909      	ldr	r1, [pc, #36]	; (8013ce4 <siprintf+0x3c>)
 8013cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cc4:	9105      	str	r1, [sp, #20]
 8013cc6:	6800      	ldr	r0, [r0, #0]
 8013cc8:	9301      	str	r3, [sp, #4]
 8013cca:	a902      	add	r1, sp, #8
 8013ccc:	f002 fd00 	bl	80166d0 <_svfiprintf_r>
 8013cd0:	9b02      	ldr	r3, [sp, #8]
 8013cd2:	2200      	movs	r2, #0
 8013cd4:	701a      	strb	r2, [r3, #0]
 8013cd6:	b01c      	add	sp, #112	; 0x70
 8013cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013cdc:	b003      	add	sp, #12
 8013cde:	4770      	bx	lr
 8013ce0:	20000e34 	.word	0x20000e34
 8013ce4:	ffff0208 	.word	0xffff0208

08013ce8 <siscanf>:
 8013ce8:	b40e      	push	{r1, r2, r3}
 8013cea:	b530      	push	{r4, r5, lr}
 8013cec:	b09c      	sub	sp, #112	; 0x70
 8013cee:	ac1f      	add	r4, sp, #124	; 0x7c
 8013cf0:	f44f 7201 	mov.w	r2, #516	; 0x204
 8013cf4:	f854 5b04 	ldr.w	r5, [r4], #4
 8013cf8:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013cfc:	9002      	str	r0, [sp, #8]
 8013cfe:	9006      	str	r0, [sp, #24]
 8013d00:	f7ec fa70 	bl	80001e4 <strlen>
 8013d04:	4b0b      	ldr	r3, [pc, #44]	; (8013d34 <siscanf+0x4c>)
 8013d06:	9003      	str	r0, [sp, #12]
 8013d08:	9007      	str	r0, [sp, #28]
 8013d0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8013d0c:	480a      	ldr	r0, [pc, #40]	; (8013d38 <siscanf+0x50>)
 8013d0e:	9401      	str	r4, [sp, #4]
 8013d10:	2300      	movs	r3, #0
 8013d12:	930f      	str	r3, [sp, #60]	; 0x3c
 8013d14:	9314      	str	r3, [sp, #80]	; 0x50
 8013d16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013d1a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013d1e:	462a      	mov	r2, r5
 8013d20:	4623      	mov	r3, r4
 8013d22:	a902      	add	r1, sp, #8
 8013d24:	6800      	ldr	r0, [r0, #0]
 8013d26:	f002 fe25 	bl	8016974 <__ssvfiscanf_r>
 8013d2a:	b01c      	add	sp, #112	; 0x70
 8013d2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013d30:	b003      	add	sp, #12
 8013d32:	4770      	bx	lr
 8013d34:	08013d3d 	.word	0x08013d3d
 8013d38:	20000e34 	.word	0x20000e34

08013d3c <__seofread>:
 8013d3c:	2000      	movs	r0, #0
 8013d3e:	4770      	bx	lr

08013d40 <strcat>:
 8013d40:	b510      	push	{r4, lr}
 8013d42:	4603      	mov	r3, r0
 8013d44:	781a      	ldrb	r2, [r3, #0]
 8013d46:	1c5c      	adds	r4, r3, #1
 8013d48:	b93a      	cbnz	r2, 8013d5a <strcat+0x1a>
 8013d4a:	3b01      	subs	r3, #1
 8013d4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013d50:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013d54:	2a00      	cmp	r2, #0
 8013d56:	d1f9      	bne.n	8013d4c <strcat+0xc>
 8013d58:	bd10      	pop	{r4, pc}
 8013d5a:	4623      	mov	r3, r4
 8013d5c:	e7f2      	b.n	8013d44 <strcat+0x4>

08013d5e <sulp>:
 8013d5e:	b570      	push	{r4, r5, r6, lr}
 8013d60:	4604      	mov	r4, r0
 8013d62:	460d      	mov	r5, r1
 8013d64:	ec45 4b10 	vmov	d0, r4, r5
 8013d68:	4616      	mov	r6, r2
 8013d6a:	f002 fb15 	bl	8016398 <__ulp>
 8013d6e:	ec51 0b10 	vmov	r0, r1, d0
 8013d72:	b17e      	cbz	r6, 8013d94 <sulp+0x36>
 8013d74:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013d78:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	dd09      	ble.n	8013d94 <sulp+0x36>
 8013d80:	051b      	lsls	r3, r3, #20
 8013d82:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013d86:	2400      	movs	r4, #0
 8013d88:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013d8c:	4622      	mov	r2, r4
 8013d8e:	462b      	mov	r3, r5
 8013d90:	f7ec fc42 	bl	8000618 <__aeabi_dmul>
 8013d94:	bd70      	pop	{r4, r5, r6, pc}
	...

08013d98 <_strtod_l>:
 8013d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d9c:	461f      	mov	r7, r3
 8013d9e:	b0a1      	sub	sp, #132	; 0x84
 8013da0:	2300      	movs	r3, #0
 8013da2:	4681      	mov	r9, r0
 8013da4:	4638      	mov	r0, r7
 8013da6:	460e      	mov	r6, r1
 8013da8:	9217      	str	r2, [sp, #92]	; 0x5c
 8013daa:	931c      	str	r3, [sp, #112]	; 0x70
 8013dac:	f002 f804 	bl	8015db8 <__localeconv_l>
 8013db0:	4680      	mov	r8, r0
 8013db2:	6800      	ldr	r0, [r0, #0]
 8013db4:	f7ec fa16 	bl	80001e4 <strlen>
 8013db8:	f04f 0a00 	mov.w	sl, #0
 8013dbc:	4604      	mov	r4, r0
 8013dbe:	f04f 0b00 	mov.w	fp, #0
 8013dc2:	961b      	str	r6, [sp, #108]	; 0x6c
 8013dc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013dc6:	781a      	ldrb	r2, [r3, #0]
 8013dc8:	2a0d      	cmp	r2, #13
 8013dca:	d832      	bhi.n	8013e32 <_strtod_l+0x9a>
 8013dcc:	2a09      	cmp	r2, #9
 8013dce:	d236      	bcs.n	8013e3e <_strtod_l+0xa6>
 8013dd0:	2a00      	cmp	r2, #0
 8013dd2:	d03e      	beq.n	8013e52 <_strtod_l+0xba>
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	930d      	str	r3, [sp, #52]	; 0x34
 8013dd8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8013dda:	782b      	ldrb	r3, [r5, #0]
 8013ddc:	2b30      	cmp	r3, #48	; 0x30
 8013dde:	f040 80ac 	bne.w	8013f3a <_strtod_l+0x1a2>
 8013de2:	786b      	ldrb	r3, [r5, #1]
 8013de4:	2b58      	cmp	r3, #88	; 0x58
 8013de6:	d001      	beq.n	8013dec <_strtod_l+0x54>
 8013de8:	2b78      	cmp	r3, #120	; 0x78
 8013dea:	d167      	bne.n	8013ebc <_strtod_l+0x124>
 8013dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013dee:	9301      	str	r3, [sp, #4]
 8013df0:	ab1c      	add	r3, sp, #112	; 0x70
 8013df2:	9300      	str	r3, [sp, #0]
 8013df4:	9702      	str	r7, [sp, #8]
 8013df6:	ab1d      	add	r3, sp, #116	; 0x74
 8013df8:	4a88      	ldr	r2, [pc, #544]	; (801401c <_strtod_l+0x284>)
 8013dfa:	a91b      	add	r1, sp, #108	; 0x6c
 8013dfc:	4648      	mov	r0, r9
 8013dfe:	f001 fcf2 	bl	80157e6 <__gethex>
 8013e02:	f010 0407 	ands.w	r4, r0, #7
 8013e06:	4606      	mov	r6, r0
 8013e08:	d005      	beq.n	8013e16 <_strtod_l+0x7e>
 8013e0a:	2c06      	cmp	r4, #6
 8013e0c:	d12b      	bne.n	8013e66 <_strtod_l+0xce>
 8013e0e:	3501      	adds	r5, #1
 8013e10:	2300      	movs	r3, #0
 8013e12:	951b      	str	r5, [sp, #108]	; 0x6c
 8013e14:	930d      	str	r3, [sp, #52]	; 0x34
 8013e16:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	f040 859a 	bne.w	8014952 <_strtod_l+0xbba>
 8013e1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013e20:	b1e3      	cbz	r3, 8013e5c <_strtod_l+0xc4>
 8013e22:	4652      	mov	r2, sl
 8013e24:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013e28:	ec43 2b10 	vmov	d0, r2, r3
 8013e2c:	b021      	add	sp, #132	; 0x84
 8013e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e32:	2a2b      	cmp	r2, #43	; 0x2b
 8013e34:	d015      	beq.n	8013e62 <_strtod_l+0xca>
 8013e36:	2a2d      	cmp	r2, #45	; 0x2d
 8013e38:	d004      	beq.n	8013e44 <_strtod_l+0xac>
 8013e3a:	2a20      	cmp	r2, #32
 8013e3c:	d1ca      	bne.n	8013dd4 <_strtod_l+0x3c>
 8013e3e:	3301      	adds	r3, #1
 8013e40:	931b      	str	r3, [sp, #108]	; 0x6c
 8013e42:	e7bf      	b.n	8013dc4 <_strtod_l+0x2c>
 8013e44:	2201      	movs	r2, #1
 8013e46:	920d      	str	r2, [sp, #52]	; 0x34
 8013e48:	1c5a      	adds	r2, r3, #1
 8013e4a:	921b      	str	r2, [sp, #108]	; 0x6c
 8013e4c:	785b      	ldrb	r3, [r3, #1]
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d1c2      	bne.n	8013dd8 <_strtod_l+0x40>
 8013e52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013e54:	961b      	str	r6, [sp, #108]	; 0x6c
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	f040 8579 	bne.w	801494e <_strtod_l+0xbb6>
 8013e5c:	4652      	mov	r2, sl
 8013e5e:	465b      	mov	r3, fp
 8013e60:	e7e2      	b.n	8013e28 <_strtod_l+0x90>
 8013e62:	2200      	movs	r2, #0
 8013e64:	e7ef      	b.n	8013e46 <_strtod_l+0xae>
 8013e66:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013e68:	b13a      	cbz	r2, 8013e7a <_strtod_l+0xe2>
 8013e6a:	2135      	movs	r1, #53	; 0x35
 8013e6c:	a81e      	add	r0, sp, #120	; 0x78
 8013e6e:	f002 fb8b 	bl	8016588 <__copybits>
 8013e72:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013e74:	4648      	mov	r0, r9
 8013e76:	f001 fff7 	bl	8015e68 <_Bfree>
 8013e7a:	3c01      	subs	r4, #1
 8013e7c:	2c04      	cmp	r4, #4
 8013e7e:	d806      	bhi.n	8013e8e <_strtod_l+0xf6>
 8013e80:	e8df f004 	tbb	[pc, r4]
 8013e84:	1714030a 	.word	0x1714030a
 8013e88:	0a          	.byte	0x0a
 8013e89:	00          	.byte	0x00
 8013e8a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8013e8e:	0730      	lsls	r0, r6, #28
 8013e90:	d5c1      	bpl.n	8013e16 <_strtod_l+0x7e>
 8013e92:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013e96:	e7be      	b.n	8013e16 <_strtod_l+0x7e>
 8013e98:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8013e9c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013e9e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013ea2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013ea6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013eaa:	e7f0      	b.n	8013e8e <_strtod_l+0xf6>
 8013eac:	f8df b170 	ldr.w	fp, [pc, #368]	; 8014020 <_strtod_l+0x288>
 8013eb0:	e7ed      	b.n	8013e8e <_strtod_l+0xf6>
 8013eb2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013eb6:	f04f 3aff 	mov.w	sl, #4294967295
 8013eba:	e7e8      	b.n	8013e8e <_strtod_l+0xf6>
 8013ebc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ebe:	1c5a      	adds	r2, r3, #1
 8013ec0:	921b      	str	r2, [sp, #108]	; 0x6c
 8013ec2:	785b      	ldrb	r3, [r3, #1]
 8013ec4:	2b30      	cmp	r3, #48	; 0x30
 8013ec6:	d0f9      	beq.n	8013ebc <_strtod_l+0x124>
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d0a4      	beq.n	8013e16 <_strtod_l+0x7e>
 8013ecc:	2301      	movs	r3, #1
 8013ece:	2500      	movs	r5, #0
 8013ed0:	9306      	str	r3, [sp, #24]
 8013ed2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ed4:	9308      	str	r3, [sp, #32]
 8013ed6:	9507      	str	r5, [sp, #28]
 8013ed8:	9505      	str	r5, [sp, #20]
 8013eda:	220a      	movs	r2, #10
 8013edc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8013ede:	7807      	ldrb	r7, [r0, #0]
 8013ee0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8013ee4:	b2d9      	uxtb	r1, r3
 8013ee6:	2909      	cmp	r1, #9
 8013ee8:	d929      	bls.n	8013f3e <_strtod_l+0x1a6>
 8013eea:	4622      	mov	r2, r4
 8013eec:	f8d8 1000 	ldr.w	r1, [r8]
 8013ef0:	f003 f81a 	bl	8016f28 <strncmp>
 8013ef4:	2800      	cmp	r0, #0
 8013ef6:	d031      	beq.n	8013f5c <_strtod_l+0x1c4>
 8013ef8:	2000      	movs	r0, #0
 8013efa:	9c05      	ldr	r4, [sp, #20]
 8013efc:	9004      	str	r0, [sp, #16]
 8013efe:	463b      	mov	r3, r7
 8013f00:	4602      	mov	r2, r0
 8013f02:	2b65      	cmp	r3, #101	; 0x65
 8013f04:	d001      	beq.n	8013f0a <_strtod_l+0x172>
 8013f06:	2b45      	cmp	r3, #69	; 0x45
 8013f08:	d114      	bne.n	8013f34 <_strtod_l+0x19c>
 8013f0a:	b924      	cbnz	r4, 8013f16 <_strtod_l+0x17e>
 8013f0c:	b910      	cbnz	r0, 8013f14 <_strtod_l+0x17c>
 8013f0e:	9b06      	ldr	r3, [sp, #24]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d09e      	beq.n	8013e52 <_strtod_l+0xba>
 8013f14:	2400      	movs	r4, #0
 8013f16:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013f18:	1c73      	adds	r3, r6, #1
 8013f1a:	931b      	str	r3, [sp, #108]	; 0x6c
 8013f1c:	7873      	ldrb	r3, [r6, #1]
 8013f1e:	2b2b      	cmp	r3, #43	; 0x2b
 8013f20:	d078      	beq.n	8014014 <_strtod_l+0x27c>
 8013f22:	2b2d      	cmp	r3, #45	; 0x2d
 8013f24:	d070      	beq.n	8014008 <_strtod_l+0x270>
 8013f26:	f04f 0c00 	mov.w	ip, #0
 8013f2a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013f2e:	2f09      	cmp	r7, #9
 8013f30:	d97c      	bls.n	801402c <_strtod_l+0x294>
 8013f32:	961b      	str	r6, [sp, #108]	; 0x6c
 8013f34:	f04f 0e00 	mov.w	lr, #0
 8013f38:	e09a      	b.n	8014070 <_strtod_l+0x2d8>
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	e7c7      	b.n	8013ece <_strtod_l+0x136>
 8013f3e:	9905      	ldr	r1, [sp, #20]
 8013f40:	2908      	cmp	r1, #8
 8013f42:	bfdd      	ittte	le
 8013f44:	9907      	ldrle	r1, [sp, #28]
 8013f46:	fb02 3301 	mlale	r3, r2, r1, r3
 8013f4a:	9307      	strle	r3, [sp, #28]
 8013f4c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013f50:	9b05      	ldr	r3, [sp, #20]
 8013f52:	3001      	adds	r0, #1
 8013f54:	3301      	adds	r3, #1
 8013f56:	9305      	str	r3, [sp, #20]
 8013f58:	901b      	str	r0, [sp, #108]	; 0x6c
 8013f5a:	e7bf      	b.n	8013edc <_strtod_l+0x144>
 8013f5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013f5e:	191a      	adds	r2, r3, r4
 8013f60:	921b      	str	r2, [sp, #108]	; 0x6c
 8013f62:	9a05      	ldr	r2, [sp, #20]
 8013f64:	5d1b      	ldrb	r3, [r3, r4]
 8013f66:	2a00      	cmp	r2, #0
 8013f68:	d037      	beq.n	8013fda <_strtod_l+0x242>
 8013f6a:	9c05      	ldr	r4, [sp, #20]
 8013f6c:	4602      	mov	r2, r0
 8013f6e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013f72:	2909      	cmp	r1, #9
 8013f74:	d913      	bls.n	8013f9e <_strtod_l+0x206>
 8013f76:	2101      	movs	r1, #1
 8013f78:	9104      	str	r1, [sp, #16]
 8013f7a:	e7c2      	b.n	8013f02 <_strtod_l+0x16a>
 8013f7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013f7e:	1c5a      	adds	r2, r3, #1
 8013f80:	921b      	str	r2, [sp, #108]	; 0x6c
 8013f82:	785b      	ldrb	r3, [r3, #1]
 8013f84:	3001      	adds	r0, #1
 8013f86:	2b30      	cmp	r3, #48	; 0x30
 8013f88:	d0f8      	beq.n	8013f7c <_strtod_l+0x1e4>
 8013f8a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013f8e:	2a08      	cmp	r2, #8
 8013f90:	f200 84e4 	bhi.w	801495c <_strtod_l+0xbc4>
 8013f94:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013f96:	9208      	str	r2, [sp, #32]
 8013f98:	4602      	mov	r2, r0
 8013f9a:	2000      	movs	r0, #0
 8013f9c:	4604      	mov	r4, r0
 8013f9e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013fa2:	f100 0101 	add.w	r1, r0, #1
 8013fa6:	d012      	beq.n	8013fce <_strtod_l+0x236>
 8013fa8:	440a      	add	r2, r1
 8013faa:	eb00 0c04 	add.w	ip, r0, r4
 8013fae:	4621      	mov	r1, r4
 8013fb0:	270a      	movs	r7, #10
 8013fb2:	458c      	cmp	ip, r1
 8013fb4:	d113      	bne.n	8013fde <_strtod_l+0x246>
 8013fb6:	1821      	adds	r1, r4, r0
 8013fb8:	2908      	cmp	r1, #8
 8013fba:	f104 0401 	add.w	r4, r4, #1
 8013fbe:	4404      	add	r4, r0
 8013fc0:	dc19      	bgt.n	8013ff6 <_strtod_l+0x25e>
 8013fc2:	9b07      	ldr	r3, [sp, #28]
 8013fc4:	210a      	movs	r1, #10
 8013fc6:	fb01 e303 	mla	r3, r1, r3, lr
 8013fca:	9307      	str	r3, [sp, #28]
 8013fcc:	2100      	movs	r1, #0
 8013fce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013fd0:	1c58      	adds	r0, r3, #1
 8013fd2:	901b      	str	r0, [sp, #108]	; 0x6c
 8013fd4:	785b      	ldrb	r3, [r3, #1]
 8013fd6:	4608      	mov	r0, r1
 8013fd8:	e7c9      	b.n	8013f6e <_strtod_l+0x1d6>
 8013fda:	9805      	ldr	r0, [sp, #20]
 8013fdc:	e7d3      	b.n	8013f86 <_strtod_l+0x1ee>
 8013fde:	2908      	cmp	r1, #8
 8013fe0:	f101 0101 	add.w	r1, r1, #1
 8013fe4:	dc03      	bgt.n	8013fee <_strtod_l+0x256>
 8013fe6:	9b07      	ldr	r3, [sp, #28]
 8013fe8:	437b      	muls	r3, r7
 8013fea:	9307      	str	r3, [sp, #28]
 8013fec:	e7e1      	b.n	8013fb2 <_strtod_l+0x21a>
 8013fee:	2910      	cmp	r1, #16
 8013ff0:	bfd8      	it	le
 8013ff2:	437d      	mulle	r5, r7
 8013ff4:	e7dd      	b.n	8013fb2 <_strtod_l+0x21a>
 8013ff6:	2c10      	cmp	r4, #16
 8013ff8:	bfdc      	itt	le
 8013ffa:	210a      	movle	r1, #10
 8013ffc:	fb01 e505 	mlale	r5, r1, r5, lr
 8014000:	e7e4      	b.n	8013fcc <_strtod_l+0x234>
 8014002:	2301      	movs	r3, #1
 8014004:	9304      	str	r3, [sp, #16]
 8014006:	e781      	b.n	8013f0c <_strtod_l+0x174>
 8014008:	f04f 0c01 	mov.w	ip, #1
 801400c:	1cb3      	adds	r3, r6, #2
 801400e:	931b      	str	r3, [sp, #108]	; 0x6c
 8014010:	78b3      	ldrb	r3, [r6, #2]
 8014012:	e78a      	b.n	8013f2a <_strtod_l+0x192>
 8014014:	f04f 0c00 	mov.w	ip, #0
 8014018:	e7f8      	b.n	801400c <_strtod_l+0x274>
 801401a:	bf00      	nop
 801401c:	08019040 	.word	0x08019040
 8014020:	7ff00000 	.word	0x7ff00000
 8014024:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014026:	1c5f      	adds	r7, r3, #1
 8014028:	971b      	str	r7, [sp, #108]	; 0x6c
 801402a:	785b      	ldrb	r3, [r3, #1]
 801402c:	2b30      	cmp	r3, #48	; 0x30
 801402e:	d0f9      	beq.n	8014024 <_strtod_l+0x28c>
 8014030:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8014034:	2f08      	cmp	r7, #8
 8014036:	f63f af7d 	bhi.w	8013f34 <_strtod_l+0x19c>
 801403a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801403e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014040:	930a      	str	r3, [sp, #40]	; 0x28
 8014042:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014044:	1c5f      	adds	r7, r3, #1
 8014046:	971b      	str	r7, [sp, #108]	; 0x6c
 8014048:	785b      	ldrb	r3, [r3, #1]
 801404a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801404e:	f1b8 0f09 	cmp.w	r8, #9
 8014052:	d937      	bls.n	80140c4 <_strtod_l+0x32c>
 8014054:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014056:	1a7f      	subs	r7, r7, r1
 8014058:	2f08      	cmp	r7, #8
 801405a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801405e:	dc37      	bgt.n	80140d0 <_strtod_l+0x338>
 8014060:	45be      	cmp	lr, r7
 8014062:	bfa8      	it	ge
 8014064:	46be      	movge	lr, r7
 8014066:	f1bc 0f00 	cmp.w	ip, #0
 801406a:	d001      	beq.n	8014070 <_strtod_l+0x2d8>
 801406c:	f1ce 0e00 	rsb	lr, lr, #0
 8014070:	2c00      	cmp	r4, #0
 8014072:	d151      	bne.n	8014118 <_strtod_l+0x380>
 8014074:	2800      	cmp	r0, #0
 8014076:	f47f aece 	bne.w	8013e16 <_strtod_l+0x7e>
 801407a:	9a06      	ldr	r2, [sp, #24]
 801407c:	2a00      	cmp	r2, #0
 801407e:	f47f aeca 	bne.w	8013e16 <_strtod_l+0x7e>
 8014082:	9a04      	ldr	r2, [sp, #16]
 8014084:	2a00      	cmp	r2, #0
 8014086:	f47f aee4 	bne.w	8013e52 <_strtod_l+0xba>
 801408a:	2b4e      	cmp	r3, #78	; 0x4e
 801408c:	d027      	beq.n	80140de <_strtod_l+0x346>
 801408e:	dc21      	bgt.n	80140d4 <_strtod_l+0x33c>
 8014090:	2b49      	cmp	r3, #73	; 0x49
 8014092:	f47f aede 	bne.w	8013e52 <_strtod_l+0xba>
 8014096:	49a0      	ldr	r1, [pc, #640]	; (8014318 <_strtod_l+0x580>)
 8014098:	a81b      	add	r0, sp, #108	; 0x6c
 801409a:	f001 fdd7 	bl	8015c4c <__match>
 801409e:	2800      	cmp	r0, #0
 80140a0:	f43f aed7 	beq.w	8013e52 <_strtod_l+0xba>
 80140a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80140a6:	499d      	ldr	r1, [pc, #628]	; (801431c <_strtod_l+0x584>)
 80140a8:	3b01      	subs	r3, #1
 80140aa:	a81b      	add	r0, sp, #108	; 0x6c
 80140ac:	931b      	str	r3, [sp, #108]	; 0x6c
 80140ae:	f001 fdcd 	bl	8015c4c <__match>
 80140b2:	b910      	cbnz	r0, 80140ba <_strtod_l+0x322>
 80140b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80140b6:	3301      	adds	r3, #1
 80140b8:	931b      	str	r3, [sp, #108]	; 0x6c
 80140ba:	f8df b274 	ldr.w	fp, [pc, #628]	; 8014330 <_strtod_l+0x598>
 80140be:	f04f 0a00 	mov.w	sl, #0
 80140c2:	e6a8      	b.n	8013e16 <_strtod_l+0x7e>
 80140c4:	210a      	movs	r1, #10
 80140c6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80140ca:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80140ce:	e7b8      	b.n	8014042 <_strtod_l+0x2aa>
 80140d0:	46be      	mov	lr, r7
 80140d2:	e7c8      	b.n	8014066 <_strtod_l+0x2ce>
 80140d4:	2b69      	cmp	r3, #105	; 0x69
 80140d6:	d0de      	beq.n	8014096 <_strtod_l+0x2fe>
 80140d8:	2b6e      	cmp	r3, #110	; 0x6e
 80140da:	f47f aeba 	bne.w	8013e52 <_strtod_l+0xba>
 80140de:	4990      	ldr	r1, [pc, #576]	; (8014320 <_strtod_l+0x588>)
 80140e0:	a81b      	add	r0, sp, #108	; 0x6c
 80140e2:	f001 fdb3 	bl	8015c4c <__match>
 80140e6:	2800      	cmp	r0, #0
 80140e8:	f43f aeb3 	beq.w	8013e52 <_strtod_l+0xba>
 80140ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80140ee:	781b      	ldrb	r3, [r3, #0]
 80140f0:	2b28      	cmp	r3, #40	; 0x28
 80140f2:	d10e      	bne.n	8014112 <_strtod_l+0x37a>
 80140f4:	aa1e      	add	r2, sp, #120	; 0x78
 80140f6:	498b      	ldr	r1, [pc, #556]	; (8014324 <_strtod_l+0x58c>)
 80140f8:	a81b      	add	r0, sp, #108	; 0x6c
 80140fa:	f001 fdbb 	bl	8015c74 <__hexnan>
 80140fe:	2805      	cmp	r0, #5
 8014100:	d107      	bne.n	8014112 <_strtod_l+0x37a>
 8014102:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014104:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8014108:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801410c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8014110:	e681      	b.n	8013e16 <_strtod_l+0x7e>
 8014112:	f8df b224 	ldr.w	fp, [pc, #548]	; 8014338 <_strtod_l+0x5a0>
 8014116:	e7d2      	b.n	80140be <_strtod_l+0x326>
 8014118:	ebae 0302 	sub.w	r3, lr, r2
 801411c:	9306      	str	r3, [sp, #24]
 801411e:	9b05      	ldr	r3, [sp, #20]
 8014120:	9807      	ldr	r0, [sp, #28]
 8014122:	2b00      	cmp	r3, #0
 8014124:	bf08      	it	eq
 8014126:	4623      	moveq	r3, r4
 8014128:	2c10      	cmp	r4, #16
 801412a:	9305      	str	r3, [sp, #20]
 801412c:	46a0      	mov	r8, r4
 801412e:	bfa8      	it	ge
 8014130:	f04f 0810 	movge.w	r8, #16
 8014134:	f7ec f9f6 	bl	8000524 <__aeabi_ui2d>
 8014138:	2c09      	cmp	r4, #9
 801413a:	4682      	mov	sl, r0
 801413c:	468b      	mov	fp, r1
 801413e:	dc13      	bgt.n	8014168 <_strtod_l+0x3d0>
 8014140:	9b06      	ldr	r3, [sp, #24]
 8014142:	2b00      	cmp	r3, #0
 8014144:	f43f ae67 	beq.w	8013e16 <_strtod_l+0x7e>
 8014148:	9b06      	ldr	r3, [sp, #24]
 801414a:	dd7a      	ble.n	8014242 <_strtod_l+0x4aa>
 801414c:	2b16      	cmp	r3, #22
 801414e:	dc61      	bgt.n	8014214 <_strtod_l+0x47c>
 8014150:	4a75      	ldr	r2, [pc, #468]	; (8014328 <_strtod_l+0x590>)
 8014152:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8014156:	e9de 0100 	ldrd	r0, r1, [lr]
 801415a:	4652      	mov	r2, sl
 801415c:	465b      	mov	r3, fp
 801415e:	f7ec fa5b 	bl	8000618 <__aeabi_dmul>
 8014162:	4682      	mov	sl, r0
 8014164:	468b      	mov	fp, r1
 8014166:	e656      	b.n	8013e16 <_strtod_l+0x7e>
 8014168:	4b6f      	ldr	r3, [pc, #444]	; (8014328 <_strtod_l+0x590>)
 801416a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801416e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014172:	f7ec fa51 	bl	8000618 <__aeabi_dmul>
 8014176:	4606      	mov	r6, r0
 8014178:	4628      	mov	r0, r5
 801417a:	460f      	mov	r7, r1
 801417c:	f7ec f9d2 	bl	8000524 <__aeabi_ui2d>
 8014180:	4602      	mov	r2, r0
 8014182:	460b      	mov	r3, r1
 8014184:	4630      	mov	r0, r6
 8014186:	4639      	mov	r1, r7
 8014188:	f7ec f890 	bl	80002ac <__adddf3>
 801418c:	2c0f      	cmp	r4, #15
 801418e:	4682      	mov	sl, r0
 8014190:	468b      	mov	fp, r1
 8014192:	ddd5      	ble.n	8014140 <_strtod_l+0x3a8>
 8014194:	9b06      	ldr	r3, [sp, #24]
 8014196:	eba4 0808 	sub.w	r8, r4, r8
 801419a:	4498      	add	r8, r3
 801419c:	f1b8 0f00 	cmp.w	r8, #0
 80141a0:	f340 8096 	ble.w	80142d0 <_strtod_l+0x538>
 80141a4:	f018 030f 	ands.w	r3, r8, #15
 80141a8:	d00a      	beq.n	80141c0 <_strtod_l+0x428>
 80141aa:	495f      	ldr	r1, [pc, #380]	; (8014328 <_strtod_l+0x590>)
 80141ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80141b0:	4652      	mov	r2, sl
 80141b2:	465b      	mov	r3, fp
 80141b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141b8:	f7ec fa2e 	bl	8000618 <__aeabi_dmul>
 80141bc:	4682      	mov	sl, r0
 80141be:	468b      	mov	fp, r1
 80141c0:	f038 080f 	bics.w	r8, r8, #15
 80141c4:	d073      	beq.n	80142ae <_strtod_l+0x516>
 80141c6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80141ca:	dd47      	ble.n	801425c <_strtod_l+0x4c4>
 80141cc:	2400      	movs	r4, #0
 80141ce:	46a0      	mov	r8, r4
 80141d0:	9407      	str	r4, [sp, #28]
 80141d2:	9405      	str	r4, [sp, #20]
 80141d4:	2322      	movs	r3, #34	; 0x22
 80141d6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8014330 <_strtod_l+0x598>
 80141da:	f8c9 3000 	str.w	r3, [r9]
 80141de:	f04f 0a00 	mov.w	sl, #0
 80141e2:	9b07      	ldr	r3, [sp, #28]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	f43f ae16 	beq.w	8013e16 <_strtod_l+0x7e>
 80141ea:	991c      	ldr	r1, [sp, #112]	; 0x70
 80141ec:	4648      	mov	r0, r9
 80141ee:	f001 fe3b 	bl	8015e68 <_Bfree>
 80141f2:	9905      	ldr	r1, [sp, #20]
 80141f4:	4648      	mov	r0, r9
 80141f6:	f001 fe37 	bl	8015e68 <_Bfree>
 80141fa:	4641      	mov	r1, r8
 80141fc:	4648      	mov	r0, r9
 80141fe:	f001 fe33 	bl	8015e68 <_Bfree>
 8014202:	9907      	ldr	r1, [sp, #28]
 8014204:	4648      	mov	r0, r9
 8014206:	f001 fe2f 	bl	8015e68 <_Bfree>
 801420a:	4621      	mov	r1, r4
 801420c:	4648      	mov	r0, r9
 801420e:	f001 fe2b 	bl	8015e68 <_Bfree>
 8014212:	e600      	b.n	8013e16 <_strtod_l+0x7e>
 8014214:	9a06      	ldr	r2, [sp, #24]
 8014216:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801421a:	4293      	cmp	r3, r2
 801421c:	dbba      	blt.n	8014194 <_strtod_l+0x3fc>
 801421e:	4d42      	ldr	r5, [pc, #264]	; (8014328 <_strtod_l+0x590>)
 8014220:	f1c4 040f 	rsb	r4, r4, #15
 8014224:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014228:	4652      	mov	r2, sl
 801422a:	465b      	mov	r3, fp
 801422c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014230:	f7ec f9f2 	bl	8000618 <__aeabi_dmul>
 8014234:	9b06      	ldr	r3, [sp, #24]
 8014236:	1b1c      	subs	r4, r3, r4
 8014238:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801423c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014240:	e78d      	b.n	801415e <_strtod_l+0x3c6>
 8014242:	f113 0f16 	cmn.w	r3, #22
 8014246:	dba5      	blt.n	8014194 <_strtod_l+0x3fc>
 8014248:	4a37      	ldr	r2, [pc, #220]	; (8014328 <_strtod_l+0x590>)
 801424a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801424e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014252:	4650      	mov	r0, sl
 8014254:	4659      	mov	r1, fp
 8014256:	f7ec fb09 	bl	800086c <__aeabi_ddiv>
 801425a:	e782      	b.n	8014162 <_strtod_l+0x3ca>
 801425c:	2300      	movs	r3, #0
 801425e:	4e33      	ldr	r6, [pc, #204]	; (801432c <_strtod_l+0x594>)
 8014260:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014264:	4650      	mov	r0, sl
 8014266:	4659      	mov	r1, fp
 8014268:	461d      	mov	r5, r3
 801426a:	f1b8 0f01 	cmp.w	r8, #1
 801426e:	dc21      	bgt.n	80142b4 <_strtod_l+0x51c>
 8014270:	b10b      	cbz	r3, 8014276 <_strtod_l+0x4de>
 8014272:	4682      	mov	sl, r0
 8014274:	468b      	mov	fp, r1
 8014276:	4b2d      	ldr	r3, [pc, #180]	; (801432c <_strtod_l+0x594>)
 8014278:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801427c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014280:	4652      	mov	r2, sl
 8014282:	465b      	mov	r3, fp
 8014284:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014288:	f7ec f9c6 	bl	8000618 <__aeabi_dmul>
 801428c:	4b28      	ldr	r3, [pc, #160]	; (8014330 <_strtod_l+0x598>)
 801428e:	460a      	mov	r2, r1
 8014290:	400b      	ands	r3, r1
 8014292:	4928      	ldr	r1, [pc, #160]	; (8014334 <_strtod_l+0x59c>)
 8014294:	428b      	cmp	r3, r1
 8014296:	4682      	mov	sl, r0
 8014298:	d898      	bhi.n	80141cc <_strtod_l+0x434>
 801429a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801429e:	428b      	cmp	r3, r1
 80142a0:	bf86      	itte	hi
 80142a2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801433c <_strtod_l+0x5a4>
 80142a6:	f04f 3aff 	movhi.w	sl, #4294967295
 80142aa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80142ae:	2300      	movs	r3, #0
 80142b0:	9304      	str	r3, [sp, #16]
 80142b2:	e077      	b.n	80143a4 <_strtod_l+0x60c>
 80142b4:	f018 0f01 	tst.w	r8, #1
 80142b8:	d006      	beq.n	80142c8 <_strtod_l+0x530>
 80142ba:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80142be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142c2:	f7ec f9a9 	bl	8000618 <__aeabi_dmul>
 80142c6:	2301      	movs	r3, #1
 80142c8:	3501      	adds	r5, #1
 80142ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80142ce:	e7cc      	b.n	801426a <_strtod_l+0x4d2>
 80142d0:	d0ed      	beq.n	80142ae <_strtod_l+0x516>
 80142d2:	f1c8 0800 	rsb	r8, r8, #0
 80142d6:	f018 020f 	ands.w	r2, r8, #15
 80142da:	d00a      	beq.n	80142f2 <_strtod_l+0x55a>
 80142dc:	4b12      	ldr	r3, [pc, #72]	; (8014328 <_strtod_l+0x590>)
 80142de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80142e2:	4650      	mov	r0, sl
 80142e4:	4659      	mov	r1, fp
 80142e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142ea:	f7ec fabf 	bl	800086c <__aeabi_ddiv>
 80142ee:	4682      	mov	sl, r0
 80142f0:	468b      	mov	fp, r1
 80142f2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80142f6:	d0da      	beq.n	80142ae <_strtod_l+0x516>
 80142f8:	f1b8 0f1f 	cmp.w	r8, #31
 80142fc:	dd20      	ble.n	8014340 <_strtod_l+0x5a8>
 80142fe:	2400      	movs	r4, #0
 8014300:	46a0      	mov	r8, r4
 8014302:	9407      	str	r4, [sp, #28]
 8014304:	9405      	str	r4, [sp, #20]
 8014306:	2322      	movs	r3, #34	; 0x22
 8014308:	f04f 0a00 	mov.w	sl, #0
 801430c:	f04f 0b00 	mov.w	fp, #0
 8014310:	f8c9 3000 	str.w	r3, [r9]
 8014314:	e765      	b.n	80141e2 <_strtod_l+0x44a>
 8014316:	bf00      	nop
 8014318:	0801900d 	.word	0x0801900d
 801431c:	08019093 	.word	0x08019093
 8014320:	08019015 	.word	0x08019015
 8014324:	08019054 	.word	0x08019054
 8014328:	080190d0 	.word	0x080190d0
 801432c:	080190a8 	.word	0x080190a8
 8014330:	7ff00000 	.word	0x7ff00000
 8014334:	7ca00000 	.word	0x7ca00000
 8014338:	fff80000 	.word	0xfff80000
 801433c:	7fefffff 	.word	0x7fefffff
 8014340:	f018 0310 	ands.w	r3, r8, #16
 8014344:	bf18      	it	ne
 8014346:	236a      	movne	r3, #106	; 0x6a
 8014348:	4da0      	ldr	r5, [pc, #640]	; (80145cc <_strtod_l+0x834>)
 801434a:	9304      	str	r3, [sp, #16]
 801434c:	4650      	mov	r0, sl
 801434e:	4659      	mov	r1, fp
 8014350:	2300      	movs	r3, #0
 8014352:	f1b8 0f00 	cmp.w	r8, #0
 8014356:	f300 810a 	bgt.w	801456e <_strtod_l+0x7d6>
 801435a:	b10b      	cbz	r3, 8014360 <_strtod_l+0x5c8>
 801435c:	4682      	mov	sl, r0
 801435e:	468b      	mov	fp, r1
 8014360:	9b04      	ldr	r3, [sp, #16]
 8014362:	b1bb      	cbz	r3, 8014394 <_strtod_l+0x5fc>
 8014364:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014368:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801436c:	2b00      	cmp	r3, #0
 801436e:	4659      	mov	r1, fp
 8014370:	dd10      	ble.n	8014394 <_strtod_l+0x5fc>
 8014372:	2b1f      	cmp	r3, #31
 8014374:	f340 8107 	ble.w	8014586 <_strtod_l+0x7ee>
 8014378:	2b34      	cmp	r3, #52	; 0x34
 801437a:	bfde      	ittt	le
 801437c:	3b20      	suble	r3, #32
 801437e:	f04f 32ff 	movle.w	r2, #4294967295
 8014382:	fa02 f303 	lslle.w	r3, r2, r3
 8014386:	f04f 0a00 	mov.w	sl, #0
 801438a:	bfcc      	ite	gt
 801438c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014390:	ea03 0b01 	andle.w	fp, r3, r1
 8014394:	2200      	movs	r2, #0
 8014396:	2300      	movs	r3, #0
 8014398:	4650      	mov	r0, sl
 801439a:	4659      	mov	r1, fp
 801439c:	f7ec fba4 	bl	8000ae8 <__aeabi_dcmpeq>
 80143a0:	2800      	cmp	r0, #0
 80143a2:	d1ac      	bne.n	80142fe <_strtod_l+0x566>
 80143a4:	9b07      	ldr	r3, [sp, #28]
 80143a6:	9300      	str	r3, [sp, #0]
 80143a8:	9a05      	ldr	r2, [sp, #20]
 80143aa:	9908      	ldr	r1, [sp, #32]
 80143ac:	4623      	mov	r3, r4
 80143ae:	4648      	mov	r0, r9
 80143b0:	f001 fdac 	bl	8015f0c <__s2b>
 80143b4:	9007      	str	r0, [sp, #28]
 80143b6:	2800      	cmp	r0, #0
 80143b8:	f43f af08 	beq.w	80141cc <_strtod_l+0x434>
 80143bc:	9a06      	ldr	r2, [sp, #24]
 80143be:	9b06      	ldr	r3, [sp, #24]
 80143c0:	2a00      	cmp	r2, #0
 80143c2:	f1c3 0300 	rsb	r3, r3, #0
 80143c6:	bfa8      	it	ge
 80143c8:	2300      	movge	r3, #0
 80143ca:	930e      	str	r3, [sp, #56]	; 0x38
 80143cc:	2400      	movs	r4, #0
 80143ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80143d2:	9316      	str	r3, [sp, #88]	; 0x58
 80143d4:	46a0      	mov	r8, r4
 80143d6:	9b07      	ldr	r3, [sp, #28]
 80143d8:	4648      	mov	r0, r9
 80143da:	6859      	ldr	r1, [r3, #4]
 80143dc:	f001 fd10 	bl	8015e00 <_Balloc>
 80143e0:	9005      	str	r0, [sp, #20]
 80143e2:	2800      	cmp	r0, #0
 80143e4:	f43f aef6 	beq.w	80141d4 <_strtod_l+0x43c>
 80143e8:	9b07      	ldr	r3, [sp, #28]
 80143ea:	691a      	ldr	r2, [r3, #16]
 80143ec:	3202      	adds	r2, #2
 80143ee:	f103 010c 	add.w	r1, r3, #12
 80143f2:	0092      	lsls	r2, r2, #2
 80143f4:	300c      	adds	r0, #12
 80143f6:	f7fe fcfb 	bl	8012df0 <memcpy>
 80143fa:	aa1e      	add	r2, sp, #120	; 0x78
 80143fc:	a91d      	add	r1, sp, #116	; 0x74
 80143fe:	ec4b ab10 	vmov	d0, sl, fp
 8014402:	4648      	mov	r0, r9
 8014404:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014408:	f002 f83c 	bl	8016484 <__d2b>
 801440c:	901c      	str	r0, [sp, #112]	; 0x70
 801440e:	2800      	cmp	r0, #0
 8014410:	f43f aee0 	beq.w	80141d4 <_strtod_l+0x43c>
 8014414:	2101      	movs	r1, #1
 8014416:	4648      	mov	r0, r9
 8014418:	f001 fe04 	bl	8016024 <__i2b>
 801441c:	4680      	mov	r8, r0
 801441e:	2800      	cmp	r0, #0
 8014420:	f43f aed8 	beq.w	80141d4 <_strtod_l+0x43c>
 8014424:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8014426:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014428:	2e00      	cmp	r6, #0
 801442a:	bfab      	itete	ge
 801442c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801442e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8014430:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8014432:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8014434:	bfac      	ite	ge
 8014436:	18f7      	addge	r7, r6, r3
 8014438:	1b9d      	sublt	r5, r3, r6
 801443a:	9b04      	ldr	r3, [sp, #16]
 801443c:	1af6      	subs	r6, r6, r3
 801443e:	4416      	add	r6, r2
 8014440:	4b63      	ldr	r3, [pc, #396]	; (80145d0 <_strtod_l+0x838>)
 8014442:	3e01      	subs	r6, #1
 8014444:	429e      	cmp	r6, r3
 8014446:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801444a:	f280 80af 	bge.w	80145ac <_strtod_l+0x814>
 801444e:	1b9b      	subs	r3, r3, r6
 8014450:	2b1f      	cmp	r3, #31
 8014452:	eba2 0203 	sub.w	r2, r2, r3
 8014456:	f04f 0101 	mov.w	r1, #1
 801445a:	f300 809b 	bgt.w	8014594 <_strtod_l+0x7fc>
 801445e:	fa01 f303 	lsl.w	r3, r1, r3
 8014462:	930f      	str	r3, [sp, #60]	; 0x3c
 8014464:	2300      	movs	r3, #0
 8014466:	930a      	str	r3, [sp, #40]	; 0x28
 8014468:	18be      	adds	r6, r7, r2
 801446a:	9b04      	ldr	r3, [sp, #16]
 801446c:	42b7      	cmp	r7, r6
 801446e:	4415      	add	r5, r2
 8014470:	441d      	add	r5, r3
 8014472:	463b      	mov	r3, r7
 8014474:	bfa8      	it	ge
 8014476:	4633      	movge	r3, r6
 8014478:	42ab      	cmp	r3, r5
 801447a:	bfa8      	it	ge
 801447c:	462b      	movge	r3, r5
 801447e:	2b00      	cmp	r3, #0
 8014480:	bfc2      	ittt	gt
 8014482:	1af6      	subgt	r6, r6, r3
 8014484:	1aed      	subgt	r5, r5, r3
 8014486:	1aff      	subgt	r7, r7, r3
 8014488:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801448a:	b1bb      	cbz	r3, 80144bc <_strtod_l+0x724>
 801448c:	4641      	mov	r1, r8
 801448e:	461a      	mov	r2, r3
 8014490:	4648      	mov	r0, r9
 8014492:	f001 fe67 	bl	8016164 <__pow5mult>
 8014496:	4680      	mov	r8, r0
 8014498:	2800      	cmp	r0, #0
 801449a:	f43f ae9b 	beq.w	80141d4 <_strtod_l+0x43c>
 801449e:	4601      	mov	r1, r0
 80144a0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80144a2:	4648      	mov	r0, r9
 80144a4:	f001 fdc7 	bl	8016036 <__multiply>
 80144a8:	900c      	str	r0, [sp, #48]	; 0x30
 80144aa:	2800      	cmp	r0, #0
 80144ac:	f43f ae92 	beq.w	80141d4 <_strtod_l+0x43c>
 80144b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80144b2:	4648      	mov	r0, r9
 80144b4:	f001 fcd8 	bl	8015e68 <_Bfree>
 80144b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80144ba:	931c      	str	r3, [sp, #112]	; 0x70
 80144bc:	2e00      	cmp	r6, #0
 80144be:	dc7a      	bgt.n	80145b6 <_strtod_l+0x81e>
 80144c0:	9b06      	ldr	r3, [sp, #24]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	dd08      	ble.n	80144d8 <_strtod_l+0x740>
 80144c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80144c8:	9905      	ldr	r1, [sp, #20]
 80144ca:	4648      	mov	r0, r9
 80144cc:	f001 fe4a 	bl	8016164 <__pow5mult>
 80144d0:	9005      	str	r0, [sp, #20]
 80144d2:	2800      	cmp	r0, #0
 80144d4:	f43f ae7e 	beq.w	80141d4 <_strtod_l+0x43c>
 80144d8:	2d00      	cmp	r5, #0
 80144da:	dd08      	ble.n	80144ee <_strtod_l+0x756>
 80144dc:	462a      	mov	r2, r5
 80144de:	9905      	ldr	r1, [sp, #20]
 80144e0:	4648      	mov	r0, r9
 80144e2:	f001 fe8d 	bl	8016200 <__lshift>
 80144e6:	9005      	str	r0, [sp, #20]
 80144e8:	2800      	cmp	r0, #0
 80144ea:	f43f ae73 	beq.w	80141d4 <_strtod_l+0x43c>
 80144ee:	2f00      	cmp	r7, #0
 80144f0:	dd08      	ble.n	8014504 <_strtod_l+0x76c>
 80144f2:	4641      	mov	r1, r8
 80144f4:	463a      	mov	r2, r7
 80144f6:	4648      	mov	r0, r9
 80144f8:	f001 fe82 	bl	8016200 <__lshift>
 80144fc:	4680      	mov	r8, r0
 80144fe:	2800      	cmp	r0, #0
 8014500:	f43f ae68 	beq.w	80141d4 <_strtod_l+0x43c>
 8014504:	9a05      	ldr	r2, [sp, #20]
 8014506:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014508:	4648      	mov	r0, r9
 801450a:	f001 fee7 	bl	80162dc <__mdiff>
 801450e:	4604      	mov	r4, r0
 8014510:	2800      	cmp	r0, #0
 8014512:	f43f ae5f 	beq.w	80141d4 <_strtod_l+0x43c>
 8014516:	68c3      	ldr	r3, [r0, #12]
 8014518:	930c      	str	r3, [sp, #48]	; 0x30
 801451a:	2300      	movs	r3, #0
 801451c:	60c3      	str	r3, [r0, #12]
 801451e:	4641      	mov	r1, r8
 8014520:	f001 fec2 	bl	80162a8 <__mcmp>
 8014524:	2800      	cmp	r0, #0
 8014526:	da55      	bge.n	80145d4 <_strtod_l+0x83c>
 8014528:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801452a:	b9e3      	cbnz	r3, 8014566 <_strtod_l+0x7ce>
 801452c:	f1ba 0f00 	cmp.w	sl, #0
 8014530:	d119      	bne.n	8014566 <_strtod_l+0x7ce>
 8014532:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014536:	b9b3      	cbnz	r3, 8014566 <_strtod_l+0x7ce>
 8014538:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801453c:	0d1b      	lsrs	r3, r3, #20
 801453e:	051b      	lsls	r3, r3, #20
 8014540:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014544:	d90f      	bls.n	8014566 <_strtod_l+0x7ce>
 8014546:	6963      	ldr	r3, [r4, #20]
 8014548:	b913      	cbnz	r3, 8014550 <_strtod_l+0x7b8>
 801454a:	6923      	ldr	r3, [r4, #16]
 801454c:	2b01      	cmp	r3, #1
 801454e:	dd0a      	ble.n	8014566 <_strtod_l+0x7ce>
 8014550:	4621      	mov	r1, r4
 8014552:	2201      	movs	r2, #1
 8014554:	4648      	mov	r0, r9
 8014556:	f001 fe53 	bl	8016200 <__lshift>
 801455a:	4641      	mov	r1, r8
 801455c:	4604      	mov	r4, r0
 801455e:	f001 fea3 	bl	80162a8 <__mcmp>
 8014562:	2800      	cmp	r0, #0
 8014564:	dc67      	bgt.n	8014636 <_strtod_l+0x89e>
 8014566:	9b04      	ldr	r3, [sp, #16]
 8014568:	2b00      	cmp	r3, #0
 801456a:	d171      	bne.n	8014650 <_strtod_l+0x8b8>
 801456c:	e63d      	b.n	80141ea <_strtod_l+0x452>
 801456e:	f018 0f01 	tst.w	r8, #1
 8014572:	d004      	beq.n	801457e <_strtod_l+0x7e6>
 8014574:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014578:	f7ec f84e 	bl	8000618 <__aeabi_dmul>
 801457c:	2301      	movs	r3, #1
 801457e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014582:	3508      	adds	r5, #8
 8014584:	e6e5      	b.n	8014352 <_strtod_l+0x5ba>
 8014586:	f04f 32ff 	mov.w	r2, #4294967295
 801458a:	fa02 f303 	lsl.w	r3, r2, r3
 801458e:	ea03 0a0a 	and.w	sl, r3, sl
 8014592:	e6ff      	b.n	8014394 <_strtod_l+0x5fc>
 8014594:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014598:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801459c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80145a0:	36e2      	adds	r6, #226	; 0xe2
 80145a2:	fa01 f306 	lsl.w	r3, r1, r6
 80145a6:	930a      	str	r3, [sp, #40]	; 0x28
 80145a8:	910f      	str	r1, [sp, #60]	; 0x3c
 80145aa:	e75d      	b.n	8014468 <_strtod_l+0x6d0>
 80145ac:	2300      	movs	r3, #0
 80145ae:	930a      	str	r3, [sp, #40]	; 0x28
 80145b0:	2301      	movs	r3, #1
 80145b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80145b4:	e758      	b.n	8014468 <_strtod_l+0x6d0>
 80145b6:	4632      	mov	r2, r6
 80145b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80145ba:	4648      	mov	r0, r9
 80145bc:	f001 fe20 	bl	8016200 <__lshift>
 80145c0:	901c      	str	r0, [sp, #112]	; 0x70
 80145c2:	2800      	cmp	r0, #0
 80145c4:	f47f af7c 	bne.w	80144c0 <_strtod_l+0x728>
 80145c8:	e604      	b.n	80141d4 <_strtod_l+0x43c>
 80145ca:	bf00      	nop
 80145cc:	08019068 	.word	0x08019068
 80145d0:	fffffc02 	.word	0xfffffc02
 80145d4:	465d      	mov	r5, fp
 80145d6:	f040 8086 	bne.w	80146e6 <_strtod_l+0x94e>
 80145da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80145dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80145e0:	b32a      	cbz	r2, 801462e <_strtod_l+0x896>
 80145e2:	4aaf      	ldr	r2, [pc, #700]	; (80148a0 <_strtod_l+0xb08>)
 80145e4:	4293      	cmp	r3, r2
 80145e6:	d153      	bne.n	8014690 <_strtod_l+0x8f8>
 80145e8:	9b04      	ldr	r3, [sp, #16]
 80145ea:	4650      	mov	r0, sl
 80145ec:	b1d3      	cbz	r3, 8014624 <_strtod_l+0x88c>
 80145ee:	4aad      	ldr	r2, [pc, #692]	; (80148a4 <_strtod_l+0xb0c>)
 80145f0:	402a      	ands	r2, r5
 80145f2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80145f6:	f04f 31ff 	mov.w	r1, #4294967295
 80145fa:	d816      	bhi.n	801462a <_strtod_l+0x892>
 80145fc:	0d12      	lsrs	r2, r2, #20
 80145fe:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014602:	fa01 f303 	lsl.w	r3, r1, r3
 8014606:	4298      	cmp	r0, r3
 8014608:	d142      	bne.n	8014690 <_strtod_l+0x8f8>
 801460a:	4ba7      	ldr	r3, [pc, #668]	; (80148a8 <_strtod_l+0xb10>)
 801460c:	429d      	cmp	r5, r3
 801460e:	d102      	bne.n	8014616 <_strtod_l+0x87e>
 8014610:	3001      	adds	r0, #1
 8014612:	f43f addf 	beq.w	80141d4 <_strtod_l+0x43c>
 8014616:	4ba3      	ldr	r3, [pc, #652]	; (80148a4 <_strtod_l+0xb0c>)
 8014618:	402b      	ands	r3, r5
 801461a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801461e:	f04f 0a00 	mov.w	sl, #0
 8014622:	e7a0      	b.n	8014566 <_strtod_l+0x7ce>
 8014624:	f04f 33ff 	mov.w	r3, #4294967295
 8014628:	e7ed      	b.n	8014606 <_strtod_l+0x86e>
 801462a:	460b      	mov	r3, r1
 801462c:	e7eb      	b.n	8014606 <_strtod_l+0x86e>
 801462e:	bb7b      	cbnz	r3, 8014690 <_strtod_l+0x8f8>
 8014630:	f1ba 0f00 	cmp.w	sl, #0
 8014634:	d12c      	bne.n	8014690 <_strtod_l+0x8f8>
 8014636:	9904      	ldr	r1, [sp, #16]
 8014638:	4a9a      	ldr	r2, [pc, #616]	; (80148a4 <_strtod_l+0xb0c>)
 801463a:	465b      	mov	r3, fp
 801463c:	b1f1      	cbz	r1, 801467c <_strtod_l+0x8e4>
 801463e:	ea02 010b 	and.w	r1, r2, fp
 8014642:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014646:	dc19      	bgt.n	801467c <_strtod_l+0x8e4>
 8014648:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801464c:	f77f ae5b 	ble.w	8014306 <_strtod_l+0x56e>
 8014650:	4a96      	ldr	r2, [pc, #600]	; (80148ac <_strtod_l+0xb14>)
 8014652:	2300      	movs	r3, #0
 8014654:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014658:	4650      	mov	r0, sl
 801465a:	4659      	mov	r1, fp
 801465c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014660:	f7eb ffda 	bl	8000618 <__aeabi_dmul>
 8014664:	4682      	mov	sl, r0
 8014666:	468b      	mov	fp, r1
 8014668:	2900      	cmp	r1, #0
 801466a:	f47f adbe 	bne.w	80141ea <_strtod_l+0x452>
 801466e:	2800      	cmp	r0, #0
 8014670:	f47f adbb 	bne.w	80141ea <_strtod_l+0x452>
 8014674:	2322      	movs	r3, #34	; 0x22
 8014676:	f8c9 3000 	str.w	r3, [r9]
 801467a:	e5b6      	b.n	80141ea <_strtod_l+0x452>
 801467c:	4013      	ands	r3, r2
 801467e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014682:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014686:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801468a:	f04f 3aff 	mov.w	sl, #4294967295
 801468e:	e76a      	b.n	8014566 <_strtod_l+0x7ce>
 8014690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014692:	b193      	cbz	r3, 80146ba <_strtod_l+0x922>
 8014694:	422b      	tst	r3, r5
 8014696:	f43f af66 	beq.w	8014566 <_strtod_l+0x7ce>
 801469a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801469c:	9a04      	ldr	r2, [sp, #16]
 801469e:	4650      	mov	r0, sl
 80146a0:	4659      	mov	r1, fp
 80146a2:	b173      	cbz	r3, 80146c2 <_strtod_l+0x92a>
 80146a4:	f7ff fb5b 	bl	8013d5e <sulp>
 80146a8:	4602      	mov	r2, r0
 80146aa:	460b      	mov	r3, r1
 80146ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80146b0:	f7eb fdfc 	bl	80002ac <__adddf3>
 80146b4:	4682      	mov	sl, r0
 80146b6:	468b      	mov	fp, r1
 80146b8:	e755      	b.n	8014566 <_strtod_l+0x7ce>
 80146ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80146bc:	ea13 0f0a 	tst.w	r3, sl
 80146c0:	e7e9      	b.n	8014696 <_strtod_l+0x8fe>
 80146c2:	f7ff fb4c 	bl	8013d5e <sulp>
 80146c6:	4602      	mov	r2, r0
 80146c8:	460b      	mov	r3, r1
 80146ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80146ce:	f7eb fdeb 	bl	80002a8 <__aeabi_dsub>
 80146d2:	2200      	movs	r2, #0
 80146d4:	2300      	movs	r3, #0
 80146d6:	4682      	mov	sl, r0
 80146d8:	468b      	mov	fp, r1
 80146da:	f7ec fa05 	bl	8000ae8 <__aeabi_dcmpeq>
 80146de:	2800      	cmp	r0, #0
 80146e0:	f47f ae11 	bne.w	8014306 <_strtod_l+0x56e>
 80146e4:	e73f      	b.n	8014566 <_strtod_l+0x7ce>
 80146e6:	4641      	mov	r1, r8
 80146e8:	4620      	mov	r0, r4
 80146ea:	f001 ff1a 	bl	8016522 <__ratio>
 80146ee:	ec57 6b10 	vmov	r6, r7, d0
 80146f2:	2200      	movs	r2, #0
 80146f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80146f8:	ee10 0a10 	vmov	r0, s0
 80146fc:	4639      	mov	r1, r7
 80146fe:	f7ec fa07 	bl	8000b10 <__aeabi_dcmple>
 8014702:	2800      	cmp	r0, #0
 8014704:	d077      	beq.n	80147f6 <_strtod_l+0xa5e>
 8014706:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014708:	2b00      	cmp	r3, #0
 801470a:	d04a      	beq.n	80147a2 <_strtod_l+0xa0a>
 801470c:	4b68      	ldr	r3, [pc, #416]	; (80148b0 <_strtod_l+0xb18>)
 801470e:	2200      	movs	r2, #0
 8014710:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014714:	4f66      	ldr	r7, [pc, #408]	; (80148b0 <_strtod_l+0xb18>)
 8014716:	2600      	movs	r6, #0
 8014718:	4b62      	ldr	r3, [pc, #392]	; (80148a4 <_strtod_l+0xb0c>)
 801471a:	402b      	ands	r3, r5
 801471c:	930f      	str	r3, [sp, #60]	; 0x3c
 801471e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014720:	4b64      	ldr	r3, [pc, #400]	; (80148b4 <_strtod_l+0xb1c>)
 8014722:	429a      	cmp	r2, r3
 8014724:	f040 80ce 	bne.w	80148c4 <_strtod_l+0xb2c>
 8014728:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801472c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014730:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014734:	ec4b ab10 	vmov	d0, sl, fp
 8014738:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801473c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014740:	f001 fe2a 	bl	8016398 <__ulp>
 8014744:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014748:	ec53 2b10 	vmov	r2, r3, d0
 801474c:	f7eb ff64 	bl	8000618 <__aeabi_dmul>
 8014750:	4652      	mov	r2, sl
 8014752:	465b      	mov	r3, fp
 8014754:	f7eb fdaa 	bl	80002ac <__adddf3>
 8014758:	460b      	mov	r3, r1
 801475a:	4952      	ldr	r1, [pc, #328]	; (80148a4 <_strtod_l+0xb0c>)
 801475c:	4a56      	ldr	r2, [pc, #344]	; (80148b8 <_strtod_l+0xb20>)
 801475e:	4019      	ands	r1, r3
 8014760:	4291      	cmp	r1, r2
 8014762:	4682      	mov	sl, r0
 8014764:	d95b      	bls.n	801481e <_strtod_l+0xa86>
 8014766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014768:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801476c:	4293      	cmp	r3, r2
 801476e:	d103      	bne.n	8014778 <_strtod_l+0x9e0>
 8014770:	9b08      	ldr	r3, [sp, #32]
 8014772:	3301      	adds	r3, #1
 8014774:	f43f ad2e 	beq.w	80141d4 <_strtod_l+0x43c>
 8014778:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80148a8 <_strtod_l+0xb10>
 801477c:	f04f 3aff 	mov.w	sl, #4294967295
 8014780:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014782:	4648      	mov	r0, r9
 8014784:	f001 fb70 	bl	8015e68 <_Bfree>
 8014788:	9905      	ldr	r1, [sp, #20]
 801478a:	4648      	mov	r0, r9
 801478c:	f001 fb6c 	bl	8015e68 <_Bfree>
 8014790:	4641      	mov	r1, r8
 8014792:	4648      	mov	r0, r9
 8014794:	f001 fb68 	bl	8015e68 <_Bfree>
 8014798:	4621      	mov	r1, r4
 801479a:	4648      	mov	r0, r9
 801479c:	f001 fb64 	bl	8015e68 <_Bfree>
 80147a0:	e619      	b.n	80143d6 <_strtod_l+0x63e>
 80147a2:	f1ba 0f00 	cmp.w	sl, #0
 80147a6:	d11a      	bne.n	80147de <_strtod_l+0xa46>
 80147a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80147ac:	b9eb      	cbnz	r3, 80147ea <_strtod_l+0xa52>
 80147ae:	2200      	movs	r2, #0
 80147b0:	4b3f      	ldr	r3, [pc, #252]	; (80148b0 <_strtod_l+0xb18>)
 80147b2:	4630      	mov	r0, r6
 80147b4:	4639      	mov	r1, r7
 80147b6:	f7ec f9a1 	bl	8000afc <__aeabi_dcmplt>
 80147ba:	b9c8      	cbnz	r0, 80147f0 <_strtod_l+0xa58>
 80147bc:	4630      	mov	r0, r6
 80147be:	4639      	mov	r1, r7
 80147c0:	2200      	movs	r2, #0
 80147c2:	4b3e      	ldr	r3, [pc, #248]	; (80148bc <_strtod_l+0xb24>)
 80147c4:	f7eb ff28 	bl	8000618 <__aeabi_dmul>
 80147c8:	4606      	mov	r6, r0
 80147ca:	460f      	mov	r7, r1
 80147cc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80147d0:	9618      	str	r6, [sp, #96]	; 0x60
 80147d2:	9319      	str	r3, [sp, #100]	; 0x64
 80147d4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80147d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80147dc:	e79c      	b.n	8014718 <_strtod_l+0x980>
 80147de:	f1ba 0f01 	cmp.w	sl, #1
 80147e2:	d102      	bne.n	80147ea <_strtod_l+0xa52>
 80147e4:	2d00      	cmp	r5, #0
 80147e6:	f43f ad8e 	beq.w	8014306 <_strtod_l+0x56e>
 80147ea:	2200      	movs	r2, #0
 80147ec:	4b34      	ldr	r3, [pc, #208]	; (80148c0 <_strtod_l+0xb28>)
 80147ee:	e78f      	b.n	8014710 <_strtod_l+0x978>
 80147f0:	2600      	movs	r6, #0
 80147f2:	4f32      	ldr	r7, [pc, #200]	; (80148bc <_strtod_l+0xb24>)
 80147f4:	e7ea      	b.n	80147cc <_strtod_l+0xa34>
 80147f6:	4b31      	ldr	r3, [pc, #196]	; (80148bc <_strtod_l+0xb24>)
 80147f8:	4630      	mov	r0, r6
 80147fa:	4639      	mov	r1, r7
 80147fc:	2200      	movs	r2, #0
 80147fe:	f7eb ff0b 	bl	8000618 <__aeabi_dmul>
 8014802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014804:	4606      	mov	r6, r0
 8014806:	460f      	mov	r7, r1
 8014808:	b933      	cbnz	r3, 8014818 <_strtod_l+0xa80>
 801480a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801480e:	9010      	str	r0, [sp, #64]	; 0x40
 8014810:	9311      	str	r3, [sp, #68]	; 0x44
 8014812:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014816:	e7df      	b.n	80147d8 <_strtod_l+0xa40>
 8014818:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801481c:	e7f9      	b.n	8014812 <_strtod_l+0xa7a>
 801481e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014822:	9b04      	ldr	r3, [sp, #16]
 8014824:	2b00      	cmp	r3, #0
 8014826:	d1ab      	bne.n	8014780 <_strtod_l+0x9e8>
 8014828:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801482c:	0d1b      	lsrs	r3, r3, #20
 801482e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014830:	051b      	lsls	r3, r3, #20
 8014832:	429a      	cmp	r2, r3
 8014834:	465d      	mov	r5, fp
 8014836:	d1a3      	bne.n	8014780 <_strtod_l+0x9e8>
 8014838:	4639      	mov	r1, r7
 801483a:	4630      	mov	r0, r6
 801483c:	f7ec f99c 	bl	8000b78 <__aeabi_d2iz>
 8014840:	f7eb fe80 	bl	8000544 <__aeabi_i2d>
 8014844:	460b      	mov	r3, r1
 8014846:	4602      	mov	r2, r0
 8014848:	4639      	mov	r1, r7
 801484a:	4630      	mov	r0, r6
 801484c:	f7eb fd2c 	bl	80002a8 <__aeabi_dsub>
 8014850:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014852:	4606      	mov	r6, r0
 8014854:	460f      	mov	r7, r1
 8014856:	b933      	cbnz	r3, 8014866 <_strtod_l+0xace>
 8014858:	f1ba 0f00 	cmp.w	sl, #0
 801485c:	d103      	bne.n	8014866 <_strtod_l+0xace>
 801485e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014862:	2d00      	cmp	r5, #0
 8014864:	d06d      	beq.n	8014942 <_strtod_l+0xbaa>
 8014866:	a30a      	add	r3, pc, #40	; (adr r3, 8014890 <_strtod_l+0xaf8>)
 8014868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801486c:	4630      	mov	r0, r6
 801486e:	4639      	mov	r1, r7
 8014870:	f7ec f944 	bl	8000afc <__aeabi_dcmplt>
 8014874:	2800      	cmp	r0, #0
 8014876:	f47f acb8 	bne.w	80141ea <_strtod_l+0x452>
 801487a:	a307      	add	r3, pc, #28	; (adr r3, 8014898 <_strtod_l+0xb00>)
 801487c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014880:	4630      	mov	r0, r6
 8014882:	4639      	mov	r1, r7
 8014884:	f7ec f958 	bl	8000b38 <__aeabi_dcmpgt>
 8014888:	2800      	cmp	r0, #0
 801488a:	f43f af79 	beq.w	8014780 <_strtod_l+0x9e8>
 801488e:	e4ac      	b.n	80141ea <_strtod_l+0x452>
 8014890:	94a03595 	.word	0x94a03595
 8014894:	3fdfffff 	.word	0x3fdfffff
 8014898:	35afe535 	.word	0x35afe535
 801489c:	3fe00000 	.word	0x3fe00000
 80148a0:	000fffff 	.word	0x000fffff
 80148a4:	7ff00000 	.word	0x7ff00000
 80148a8:	7fefffff 	.word	0x7fefffff
 80148ac:	39500000 	.word	0x39500000
 80148b0:	3ff00000 	.word	0x3ff00000
 80148b4:	7fe00000 	.word	0x7fe00000
 80148b8:	7c9fffff 	.word	0x7c9fffff
 80148bc:	3fe00000 	.word	0x3fe00000
 80148c0:	bff00000 	.word	0xbff00000
 80148c4:	9b04      	ldr	r3, [sp, #16]
 80148c6:	b333      	cbz	r3, 8014916 <_strtod_l+0xb7e>
 80148c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80148ca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80148ce:	d822      	bhi.n	8014916 <_strtod_l+0xb7e>
 80148d0:	a327      	add	r3, pc, #156	; (adr r3, 8014970 <_strtod_l+0xbd8>)
 80148d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d6:	4630      	mov	r0, r6
 80148d8:	4639      	mov	r1, r7
 80148da:	f7ec f919 	bl	8000b10 <__aeabi_dcmple>
 80148de:	b1a0      	cbz	r0, 801490a <_strtod_l+0xb72>
 80148e0:	4639      	mov	r1, r7
 80148e2:	4630      	mov	r0, r6
 80148e4:	f7ec f970 	bl	8000bc8 <__aeabi_d2uiz>
 80148e8:	2800      	cmp	r0, #0
 80148ea:	bf08      	it	eq
 80148ec:	2001      	moveq	r0, #1
 80148ee:	f7eb fe19 	bl	8000524 <__aeabi_ui2d>
 80148f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80148f4:	4606      	mov	r6, r0
 80148f6:	460f      	mov	r7, r1
 80148f8:	bb03      	cbnz	r3, 801493c <_strtod_l+0xba4>
 80148fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80148fe:	9012      	str	r0, [sp, #72]	; 0x48
 8014900:	9313      	str	r3, [sp, #76]	; 0x4c
 8014902:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014906:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801490a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801490c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801490e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014912:	1a9b      	subs	r3, r3, r2
 8014914:	930b      	str	r3, [sp, #44]	; 0x2c
 8014916:	ed9d 0b08 	vldr	d0, [sp, #32]
 801491a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801491e:	f001 fd3b 	bl	8016398 <__ulp>
 8014922:	4650      	mov	r0, sl
 8014924:	ec53 2b10 	vmov	r2, r3, d0
 8014928:	4659      	mov	r1, fp
 801492a:	f7eb fe75 	bl	8000618 <__aeabi_dmul>
 801492e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014932:	f7eb fcbb 	bl	80002ac <__adddf3>
 8014936:	4682      	mov	sl, r0
 8014938:	468b      	mov	fp, r1
 801493a:	e772      	b.n	8014822 <_strtod_l+0xa8a>
 801493c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014940:	e7df      	b.n	8014902 <_strtod_l+0xb6a>
 8014942:	a30d      	add	r3, pc, #52	; (adr r3, 8014978 <_strtod_l+0xbe0>)
 8014944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014948:	f7ec f8d8 	bl	8000afc <__aeabi_dcmplt>
 801494c:	e79c      	b.n	8014888 <_strtod_l+0xaf0>
 801494e:	2300      	movs	r3, #0
 8014950:	930d      	str	r3, [sp, #52]	; 0x34
 8014952:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014954:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014956:	6013      	str	r3, [r2, #0]
 8014958:	f7ff ba61 	b.w	8013e1e <_strtod_l+0x86>
 801495c:	2b65      	cmp	r3, #101	; 0x65
 801495e:	f04f 0200 	mov.w	r2, #0
 8014962:	f43f ab4e 	beq.w	8014002 <_strtod_l+0x26a>
 8014966:	2101      	movs	r1, #1
 8014968:	4614      	mov	r4, r2
 801496a:	9104      	str	r1, [sp, #16]
 801496c:	f7ff bacb 	b.w	8013f06 <_strtod_l+0x16e>
 8014970:	ffc00000 	.word	0xffc00000
 8014974:	41dfffff 	.word	0x41dfffff
 8014978:	94a03595 	.word	0x94a03595
 801497c:	3fcfffff 	.word	0x3fcfffff

08014980 <_strtod_r>:
 8014980:	4b05      	ldr	r3, [pc, #20]	; (8014998 <_strtod_r+0x18>)
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	b410      	push	{r4}
 8014986:	6a1b      	ldr	r3, [r3, #32]
 8014988:	4c04      	ldr	r4, [pc, #16]	; (801499c <_strtod_r+0x1c>)
 801498a:	2b00      	cmp	r3, #0
 801498c:	bf08      	it	eq
 801498e:	4623      	moveq	r3, r4
 8014990:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014994:	f7ff ba00 	b.w	8013d98 <_strtod_l>
 8014998:	20000e34 	.word	0x20000e34
 801499c:	20000e98 	.word	0x20000e98

080149a0 <_strtol_l.isra.0>:
 80149a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149a4:	4680      	mov	r8, r0
 80149a6:	4689      	mov	r9, r1
 80149a8:	4692      	mov	sl, r2
 80149aa:	461e      	mov	r6, r3
 80149ac:	460f      	mov	r7, r1
 80149ae:	463d      	mov	r5, r7
 80149b0:	9808      	ldr	r0, [sp, #32]
 80149b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149b6:	f001 f9ed 	bl	8015d94 <__locale_ctype_ptr_l>
 80149ba:	4420      	add	r0, r4
 80149bc:	7843      	ldrb	r3, [r0, #1]
 80149be:	f013 0308 	ands.w	r3, r3, #8
 80149c2:	d132      	bne.n	8014a2a <_strtol_l.isra.0+0x8a>
 80149c4:	2c2d      	cmp	r4, #45	; 0x2d
 80149c6:	d132      	bne.n	8014a2e <_strtol_l.isra.0+0x8e>
 80149c8:	787c      	ldrb	r4, [r7, #1]
 80149ca:	1cbd      	adds	r5, r7, #2
 80149cc:	2201      	movs	r2, #1
 80149ce:	2e00      	cmp	r6, #0
 80149d0:	d05d      	beq.n	8014a8e <_strtol_l.isra.0+0xee>
 80149d2:	2e10      	cmp	r6, #16
 80149d4:	d109      	bne.n	80149ea <_strtol_l.isra.0+0x4a>
 80149d6:	2c30      	cmp	r4, #48	; 0x30
 80149d8:	d107      	bne.n	80149ea <_strtol_l.isra.0+0x4a>
 80149da:	782b      	ldrb	r3, [r5, #0]
 80149dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80149e0:	2b58      	cmp	r3, #88	; 0x58
 80149e2:	d14f      	bne.n	8014a84 <_strtol_l.isra.0+0xe4>
 80149e4:	786c      	ldrb	r4, [r5, #1]
 80149e6:	2610      	movs	r6, #16
 80149e8:	3502      	adds	r5, #2
 80149ea:	2a00      	cmp	r2, #0
 80149ec:	bf14      	ite	ne
 80149ee:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80149f2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80149f6:	2700      	movs	r7, #0
 80149f8:	fbb1 fcf6 	udiv	ip, r1, r6
 80149fc:	4638      	mov	r0, r7
 80149fe:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014a02:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014a06:	2b09      	cmp	r3, #9
 8014a08:	d817      	bhi.n	8014a3a <_strtol_l.isra.0+0x9a>
 8014a0a:	461c      	mov	r4, r3
 8014a0c:	42a6      	cmp	r6, r4
 8014a0e:	dd23      	ble.n	8014a58 <_strtol_l.isra.0+0xb8>
 8014a10:	1c7b      	adds	r3, r7, #1
 8014a12:	d007      	beq.n	8014a24 <_strtol_l.isra.0+0x84>
 8014a14:	4584      	cmp	ip, r0
 8014a16:	d31c      	bcc.n	8014a52 <_strtol_l.isra.0+0xb2>
 8014a18:	d101      	bne.n	8014a1e <_strtol_l.isra.0+0x7e>
 8014a1a:	45a6      	cmp	lr, r4
 8014a1c:	db19      	blt.n	8014a52 <_strtol_l.isra.0+0xb2>
 8014a1e:	fb00 4006 	mla	r0, r0, r6, r4
 8014a22:	2701      	movs	r7, #1
 8014a24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014a28:	e7eb      	b.n	8014a02 <_strtol_l.isra.0+0x62>
 8014a2a:	462f      	mov	r7, r5
 8014a2c:	e7bf      	b.n	80149ae <_strtol_l.isra.0+0xe>
 8014a2e:	2c2b      	cmp	r4, #43	; 0x2b
 8014a30:	bf04      	itt	eq
 8014a32:	1cbd      	addeq	r5, r7, #2
 8014a34:	787c      	ldrbeq	r4, [r7, #1]
 8014a36:	461a      	mov	r2, r3
 8014a38:	e7c9      	b.n	80149ce <_strtol_l.isra.0+0x2e>
 8014a3a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014a3e:	2b19      	cmp	r3, #25
 8014a40:	d801      	bhi.n	8014a46 <_strtol_l.isra.0+0xa6>
 8014a42:	3c37      	subs	r4, #55	; 0x37
 8014a44:	e7e2      	b.n	8014a0c <_strtol_l.isra.0+0x6c>
 8014a46:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014a4a:	2b19      	cmp	r3, #25
 8014a4c:	d804      	bhi.n	8014a58 <_strtol_l.isra.0+0xb8>
 8014a4e:	3c57      	subs	r4, #87	; 0x57
 8014a50:	e7dc      	b.n	8014a0c <_strtol_l.isra.0+0x6c>
 8014a52:	f04f 37ff 	mov.w	r7, #4294967295
 8014a56:	e7e5      	b.n	8014a24 <_strtol_l.isra.0+0x84>
 8014a58:	1c7b      	adds	r3, r7, #1
 8014a5a:	d108      	bne.n	8014a6e <_strtol_l.isra.0+0xce>
 8014a5c:	2322      	movs	r3, #34	; 0x22
 8014a5e:	f8c8 3000 	str.w	r3, [r8]
 8014a62:	4608      	mov	r0, r1
 8014a64:	f1ba 0f00 	cmp.w	sl, #0
 8014a68:	d107      	bne.n	8014a7a <_strtol_l.isra.0+0xda>
 8014a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a6e:	b102      	cbz	r2, 8014a72 <_strtol_l.isra.0+0xd2>
 8014a70:	4240      	negs	r0, r0
 8014a72:	f1ba 0f00 	cmp.w	sl, #0
 8014a76:	d0f8      	beq.n	8014a6a <_strtol_l.isra.0+0xca>
 8014a78:	b10f      	cbz	r7, 8014a7e <_strtol_l.isra.0+0xde>
 8014a7a:	f105 39ff 	add.w	r9, r5, #4294967295
 8014a7e:	f8ca 9000 	str.w	r9, [sl]
 8014a82:	e7f2      	b.n	8014a6a <_strtol_l.isra.0+0xca>
 8014a84:	2430      	movs	r4, #48	; 0x30
 8014a86:	2e00      	cmp	r6, #0
 8014a88:	d1af      	bne.n	80149ea <_strtol_l.isra.0+0x4a>
 8014a8a:	2608      	movs	r6, #8
 8014a8c:	e7ad      	b.n	80149ea <_strtol_l.isra.0+0x4a>
 8014a8e:	2c30      	cmp	r4, #48	; 0x30
 8014a90:	d0a3      	beq.n	80149da <_strtol_l.isra.0+0x3a>
 8014a92:	260a      	movs	r6, #10
 8014a94:	e7a9      	b.n	80149ea <_strtol_l.isra.0+0x4a>
	...

08014a98 <_strtol_r>:
 8014a98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014a9a:	4c06      	ldr	r4, [pc, #24]	; (8014ab4 <_strtol_r+0x1c>)
 8014a9c:	4d06      	ldr	r5, [pc, #24]	; (8014ab8 <_strtol_r+0x20>)
 8014a9e:	6824      	ldr	r4, [r4, #0]
 8014aa0:	6a24      	ldr	r4, [r4, #32]
 8014aa2:	2c00      	cmp	r4, #0
 8014aa4:	bf08      	it	eq
 8014aa6:	462c      	moveq	r4, r5
 8014aa8:	9400      	str	r4, [sp, #0]
 8014aaa:	f7ff ff79 	bl	80149a0 <_strtol_l.isra.0>
 8014aae:	b003      	add	sp, #12
 8014ab0:	bd30      	pop	{r4, r5, pc}
 8014ab2:	bf00      	nop
 8014ab4:	20000e34 	.word	0x20000e34
 8014ab8:	20000e98 	.word	0x20000e98

08014abc <quorem>:
 8014abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ac0:	6903      	ldr	r3, [r0, #16]
 8014ac2:	690c      	ldr	r4, [r1, #16]
 8014ac4:	42a3      	cmp	r3, r4
 8014ac6:	4680      	mov	r8, r0
 8014ac8:	f2c0 8082 	blt.w	8014bd0 <quorem+0x114>
 8014acc:	3c01      	subs	r4, #1
 8014ace:	f101 0714 	add.w	r7, r1, #20
 8014ad2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014ad6:	f100 0614 	add.w	r6, r0, #20
 8014ada:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014ade:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014ae2:	eb06 030c 	add.w	r3, r6, ip
 8014ae6:	3501      	adds	r5, #1
 8014ae8:	eb07 090c 	add.w	r9, r7, ip
 8014aec:	9301      	str	r3, [sp, #4]
 8014aee:	fbb0 f5f5 	udiv	r5, r0, r5
 8014af2:	b395      	cbz	r5, 8014b5a <quorem+0x9e>
 8014af4:	f04f 0a00 	mov.w	sl, #0
 8014af8:	4638      	mov	r0, r7
 8014afa:	46b6      	mov	lr, r6
 8014afc:	46d3      	mov	fp, sl
 8014afe:	f850 2b04 	ldr.w	r2, [r0], #4
 8014b02:	b293      	uxth	r3, r2
 8014b04:	fb05 a303 	mla	r3, r5, r3, sl
 8014b08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b0c:	b29b      	uxth	r3, r3
 8014b0e:	ebab 0303 	sub.w	r3, fp, r3
 8014b12:	0c12      	lsrs	r2, r2, #16
 8014b14:	f8de b000 	ldr.w	fp, [lr]
 8014b18:	fb05 a202 	mla	r2, r5, r2, sl
 8014b1c:	fa13 f38b 	uxtah	r3, r3, fp
 8014b20:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014b24:	fa1f fb82 	uxth.w	fp, r2
 8014b28:	f8de 2000 	ldr.w	r2, [lr]
 8014b2c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014b30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014b34:	b29b      	uxth	r3, r3
 8014b36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b3a:	4581      	cmp	r9, r0
 8014b3c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014b40:	f84e 3b04 	str.w	r3, [lr], #4
 8014b44:	d2db      	bcs.n	8014afe <quorem+0x42>
 8014b46:	f856 300c 	ldr.w	r3, [r6, ip]
 8014b4a:	b933      	cbnz	r3, 8014b5a <quorem+0x9e>
 8014b4c:	9b01      	ldr	r3, [sp, #4]
 8014b4e:	3b04      	subs	r3, #4
 8014b50:	429e      	cmp	r6, r3
 8014b52:	461a      	mov	r2, r3
 8014b54:	d330      	bcc.n	8014bb8 <quorem+0xfc>
 8014b56:	f8c8 4010 	str.w	r4, [r8, #16]
 8014b5a:	4640      	mov	r0, r8
 8014b5c:	f001 fba4 	bl	80162a8 <__mcmp>
 8014b60:	2800      	cmp	r0, #0
 8014b62:	db25      	blt.n	8014bb0 <quorem+0xf4>
 8014b64:	3501      	adds	r5, #1
 8014b66:	4630      	mov	r0, r6
 8014b68:	f04f 0c00 	mov.w	ip, #0
 8014b6c:	f857 2b04 	ldr.w	r2, [r7], #4
 8014b70:	f8d0 e000 	ldr.w	lr, [r0]
 8014b74:	b293      	uxth	r3, r2
 8014b76:	ebac 0303 	sub.w	r3, ip, r3
 8014b7a:	0c12      	lsrs	r2, r2, #16
 8014b7c:	fa13 f38e 	uxtah	r3, r3, lr
 8014b80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014b88:	b29b      	uxth	r3, r3
 8014b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b8e:	45b9      	cmp	r9, r7
 8014b90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014b94:	f840 3b04 	str.w	r3, [r0], #4
 8014b98:	d2e8      	bcs.n	8014b6c <quorem+0xb0>
 8014b9a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014b9e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014ba2:	b92a      	cbnz	r2, 8014bb0 <quorem+0xf4>
 8014ba4:	3b04      	subs	r3, #4
 8014ba6:	429e      	cmp	r6, r3
 8014ba8:	461a      	mov	r2, r3
 8014baa:	d30b      	bcc.n	8014bc4 <quorem+0x108>
 8014bac:	f8c8 4010 	str.w	r4, [r8, #16]
 8014bb0:	4628      	mov	r0, r5
 8014bb2:	b003      	add	sp, #12
 8014bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bb8:	6812      	ldr	r2, [r2, #0]
 8014bba:	3b04      	subs	r3, #4
 8014bbc:	2a00      	cmp	r2, #0
 8014bbe:	d1ca      	bne.n	8014b56 <quorem+0x9a>
 8014bc0:	3c01      	subs	r4, #1
 8014bc2:	e7c5      	b.n	8014b50 <quorem+0x94>
 8014bc4:	6812      	ldr	r2, [r2, #0]
 8014bc6:	3b04      	subs	r3, #4
 8014bc8:	2a00      	cmp	r2, #0
 8014bca:	d1ef      	bne.n	8014bac <quorem+0xf0>
 8014bcc:	3c01      	subs	r4, #1
 8014bce:	e7ea      	b.n	8014ba6 <quorem+0xea>
 8014bd0:	2000      	movs	r0, #0
 8014bd2:	e7ee      	b.n	8014bb2 <quorem+0xf6>
 8014bd4:	0000      	movs	r0, r0
	...

08014bd8 <_dtoa_r>:
 8014bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bdc:	ec57 6b10 	vmov	r6, r7, d0
 8014be0:	b097      	sub	sp, #92	; 0x5c
 8014be2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014be4:	9106      	str	r1, [sp, #24]
 8014be6:	4604      	mov	r4, r0
 8014be8:	920b      	str	r2, [sp, #44]	; 0x2c
 8014bea:	9312      	str	r3, [sp, #72]	; 0x48
 8014bec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014bf0:	e9cd 6700 	strd	r6, r7, [sp]
 8014bf4:	b93d      	cbnz	r5, 8014c06 <_dtoa_r+0x2e>
 8014bf6:	2010      	movs	r0, #16
 8014bf8:	f7fe f8ea 	bl	8012dd0 <malloc>
 8014bfc:	6260      	str	r0, [r4, #36]	; 0x24
 8014bfe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014c02:	6005      	str	r5, [r0, #0]
 8014c04:	60c5      	str	r5, [r0, #12]
 8014c06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c08:	6819      	ldr	r1, [r3, #0]
 8014c0a:	b151      	cbz	r1, 8014c22 <_dtoa_r+0x4a>
 8014c0c:	685a      	ldr	r2, [r3, #4]
 8014c0e:	604a      	str	r2, [r1, #4]
 8014c10:	2301      	movs	r3, #1
 8014c12:	4093      	lsls	r3, r2
 8014c14:	608b      	str	r3, [r1, #8]
 8014c16:	4620      	mov	r0, r4
 8014c18:	f001 f926 	bl	8015e68 <_Bfree>
 8014c1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c1e:	2200      	movs	r2, #0
 8014c20:	601a      	str	r2, [r3, #0]
 8014c22:	1e3b      	subs	r3, r7, #0
 8014c24:	bfbb      	ittet	lt
 8014c26:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014c2a:	9301      	strlt	r3, [sp, #4]
 8014c2c:	2300      	movge	r3, #0
 8014c2e:	2201      	movlt	r2, #1
 8014c30:	bfac      	ite	ge
 8014c32:	f8c8 3000 	strge.w	r3, [r8]
 8014c36:	f8c8 2000 	strlt.w	r2, [r8]
 8014c3a:	4baf      	ldr	r3, [pc, #700]	; (8014ef8 <_dtoa_r+0x320>)
 8014c3c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014c40:	ea33 0308 	bics.w	r3, r3, r8
 8014c44:	d114      	bne.n	8014c70 <_dtoa_r+0x98>
 8014c46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c48:	f242 730f 	movw	r3, #9999	; 0x270f
 8014c4c:	6013      	str	r3, [r2, #0]
 8014c4e:	9b00      	ldr	r3, [sp, #0]
 8014c50:	b923      	cbnz	r3, 8014c5c <_dtoa_r+0x84>
 8014c52:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014c56:	2800      	cmp	r0, #0
 8014c58:	f000 8542 	beq.w	80156e0 <_dtoa_r+0xb08>
 8014c5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c5e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014f0c <_dtoa_r+0x334>
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	f000 8544 	beq.w	80156f0 <_dtoa_r+0xb18>
 8014c68:	f10b 0303 	add.w	r3, fp, #3
 8014c6c:	f000 bd3e 	b.w	80156ec <_dtoa_r+0xb14>
 8014c70:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014c74:	2200      	movs	r2, #0
 8014c76:	2300      	movs	r3, #0
 8014c78:	4630      	mov	r0, r6
 8014c7a:	4639      	mov	r1, r7
 8014c7c:	f7eb ff34 	bl	8000ae8 <__aeabi_dcmpeq>
 8014c80:	4681      	mov	r9, r0
 8014c82:	b168      	cbz	r0, 8014ca0 <_dtoa_r+0xc8>
 8014c84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c86:	2301      	movs	r3, #1
 8014c88:	6013      	str	r3, [r2, #0]
 8014c8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	f000 8524 	beq.w	80156da <_dtoa_r+0xb02>
 8014c92:	4b9a      	ldr	r3, [pc, #616]	; (8014efc <_dtoa_r+0x324>)
 8014c94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014c96:	f103 3bff 	add.w	fp, r3, #4294967295
 8014c9a:	6013      	str	r3, [r2, #0]
 8014c9c:	f000 bd28 	b.w	80156f0 <_dtoa_r+0xb18>
 8014ca0:	aa14      	add	r2, sp, #80	; 0x50
 8014ca2:	a915      	add	r1, sp, #84	; 0x54
 8014ca4:	ec47 6b10 	vmov	d0, r6, r7
 8014ca8:	4620      	mov	r0, r4
 8014caa:	f001 fbeb 	bl	8016484 <__d2b>
 8014cae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014cb2:	9004      	str	r0, [sp, #16]
 8014cb4:	2d00      	cmp	r5, #0
 8014cb6:	d07c      	beq.n	8014db2 <_dtoa_r+0x1da>
 8014cb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014cbc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014cc0:	46b2      	mov	sl, r6
 8014cc2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014cc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014cca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014cce:	2200      	movs	r2, #0
 8014cd0:	4b8b      	ldr	r3, [pc, #556]	; (8014f00 <_dtoa_r+0x328>)
 8014cd2:	4650      	mov	r0, sl
 8014cd4:	4659      	mov	r1, fp
 8014cd6:	f7eb fae7 	bl	80002a8 <__aeabi_dsub>
 8014cda:	a381      	add	r3, pc, #516	; (adr r3, 8014ee0 <_dtoa_r+0x308>)
 8014cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce0:	f7eb fc9a 	bl	8000618 <__aeabi_dmul>
 8014ce4:	a380      	add	r3, pc, #512	; (adr r3, 8014ee8 <_dtoa_r+0x310>)
 8014ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cea:	f7eb fadf 	bl	80002ac <__adddf3>
 8014cee:	4606      	mov	r6, r0
 8014cf0:	4628      	mov	r0, r5
 8014cf2:	460f      	mov	r7, r1
 8014cf4:	f7eb fc26 	bl	8000544 <__aeabi_i2d>
 8014cf8:	a37d      	add	r3, pc, #500	; (adr r3, 8014ef0 <_dtoa_r+0x318>)
 8014cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cfe:	f7eb fc8b 	bl	8000618 <__aeabi_dmul>
 8014d02:	4602      	mov	r2, r0
 8014d04:	460b      	mov	r3, r1
 8014d06:	4630      	mov	r0, r6
 8014d08:	4639      	mov	r1, r7
 8014d0a:	f7eb facf 	bl	80002ac <__adddf3>
 8014d0e:	4606      	mov	r6, r0
 8014d10:	460f      	mov	r7, r1
 8014d12:	f7eb ff31 	bl	8000b78 <__aeabi_d2iz>
 8014d16:	2200      	movs	r2, #0
 8014d18:	4682      	mov	sl, r0
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	4630      	mov	r0, r6
 8014d1e:	4639      	mov	r1, r7
 8014d20:	f7eb feec 	bl	8000afc <__aeabi_dcmplt>
 8014d24:	b148      	cbz	r0, 8014d3a <_dtoa_r+0x162>
 8014d26:	4650      	mov	r0, sl
 8014d28:	f7eb fc0c 	bl	8000544 <__aeabi_i2d>
 8014d2c:	4632      	mov	r2, r6
 8014d2e:	463b      	mov	r3, r7
 8014d30:	f7eb feda 	bl	8000ae8 <__aeabi_dcmpeq>
 8014d34:	b908      	cbnz	r0, 8014d3a <_dtoa_r+0x162>
 8014d36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d3a:	f1ba 0f16 	cmp.w	sl, #22
 8014d3e:	d859      	bhi.n	8014df4 <_dtoa_r+0x21c>
 8014d40:	4970      	ldr	r1, [pc, #448]	; (8014f04 <_dtoa_r+0x32c>)
 8014d42:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014d46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014d4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d4e:	f7eb fef3 	bl	8000b38 <__aeabi_dcmpgt>
 8014d52:	2800      	cmp	r0, #0
 8014d54:	d050      	beq.n	8014df8 <_dtoa_r+0x220>
 8014d56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d5a:	2300      	movs	r3, #0
 8014d5c:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d60:	1b5d      	subs	r5, r3, r5
 8014d62:	f1b5 0801 	subs.w	r8, r5, #1
 8014d66:	bf49      	itett	mi
 8014d68:	f1c5 0301 	rsbmi	r3, r5, #1
 8014d6c:	2300      	movpl	r3, #0
 8014d6e:	9305      	strmi	r3, [sp, #20]
 8014d70:	f04f 0800 	movmi.w	r8, #0
 8014d74:	bf58      	it	pl
 8014d76:	9305      	strpl	r3, [sp, #20]
 8014d78:	f1ba 0f00 	cmp.w	sl, #0
 8014d7c:	db3e      	blt.n	8014dfc <_dtoa_r+0x224>
 8014d7e:	2300      	movs	r3, #0
 8014d80:	44d0      	add	r8, sl
 8014d82:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014d86:	9307      	str	r3, [sp, #28]
 8014d88:	9b06      	ldr	r3, [sp, #24]
 8014d8a:	2b09      	cmp	r3, #9
 8014d8c:	f200 8090 	bhi.w	8014eb0 <_dtoa_r+0x2d8>
 8014d90:	2b05      	cmp	r3, #5
 8014d92:	bfc4      	itt	gt
 8014d94:	3b04      	subgt	r3, #4
 8014d96:	9306      	strgt	r3, [sp, #24]
 8014d98:	9b06      	ldr	r3, [sp, #24]
 8014d9a:	f1a3 0302 	sub.w	r3, r3, #2
 8014d9e:	bfcc      	ite	gt
 8014da0:	2500      	movgt	r5, #0
 8014da2:	2501      	movle	r5, #1
 8014da4:	2b03      	cmp	r3, #3
 8014da6:	f200 808f 	bhi.w	8014ec8 <_dtoa_r+0x2f0>
 8014daa:	e8df f003 	tbb	[pc, r3]
 8014dae:	7f7d      	.short	0x7f7d
 8014db0:	7131      	.short	0x7131
 8014db2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014db6:	441d      	add	r5, r3
 8014db8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014dbc:	2820      	cmp	r0, #32
 8014dbe:	dd13      	ble.n	8014de8 <_dtoa_r+0x210>
 8014dc0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014dc4:	9b00      	ldr	r3, [sp, #0]
 8014dc6:	fa08 f800 	lsl.w	r8, r8, r0
 8014dca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014dce:	fa23 f000 	lsr.w	r0, r3, r0
 8014dd2:	ea48 0000 	orr.w	r0, r8, r0
 8014dd6:	f7eb fba5 	bl	8000524 <__aeabi_ui2d>
 8014dda:	2301      	movs	r3, #1
 8014ddc:	4682      	mov	sl, r0
 8014dde:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014de2:	3d01      	subs	r5, #1
 8014de4:	9313      	str	r3, [sp, #76]	; 0x4c
 8014de6:	e772      	b.n	8014cce <_dtoa_r+0xf6>
 8014de8:	9b00      	ldr	r3, [sp, #0]
 8014dea:	f1c0 0020 	rsb	r0, r0, #32
 8014dee:	fa03 f000 	lsl.w	r0, r3, r0
 8014df2:	e7f0      	b.n	8014dd6 <_dtoa_r+0x1fe>
 8014df4:	2301      	movs	r3, #1
 8014df6:	e7b1      	b.n	8014d5c <_dtoa_r+0x184>
 8014df8:	900f      	str	r0, [sp, #60]	; 0x3c
 8014dfa:	e7b0      	b.n	8014d5e <_dtoa_r+0x186>
 8014dfc:	9b05      	ldr	r3, [sp, #20]
 8014dfe:	eba3 030a 	sub.w	r3, r3, sl
 8014e02:	9305      	str	r3, [sp, #20]
 8014e04:	f1ca 0300 	rsb	r3, sl, #0
 8014e08:	9307      	str	r3, [sp, #28]
 8014e0a:	2300      	movs	r3, #0
 8014e0c:	930e      	str	r3, [sp, #56]	; 0x38
 8014e0e:	e7bb      	b.n	8014d88 <_dtoa_r+0x1b0>
 8014e10:	2301      	movs	r3, #1
 8014e12:	930a      	str	r3, [sp, #40]	; 0x28
 8014e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	dd59      	ble.n	8014ece <_dtoa_r+0x2f6>
 8014e1a:	9302      	str	r3, [sp, #8]
 8014e1c:	4699      	mov	r9, r3
 8014e1e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014e20:	2200      	movs	r2, #0
 8014e22:	6072      	str	r2, [r6, #4]
 8014e24:	2204      	movs	r2, #4
 8014e26:	f102 0014 	add.w	r0, r2, #20
 8014e2a:	4298      	cmp	r0, r3
 8014e2c:	6871      	ldr	r1, [r6, #4]
 8014e2e:	d953      	bls.n	8014ed8 <_dtoa_r+0x300>
 8014e30:	4620      	mov	r0, r4
 8014e32:	f000 ffe5 	bl	8015e00 <_Balloc>
 8014e36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014e38:	6030      	str	r0, [r6, #0]
 8014e3a:	f1b9 0f0e 	cmp.w	r9, #14
 8014e3e:	f8d3 b000 	ldr.w	fp, [r3]
 8014e42:	f200 80e6 	bhi.w	8015012 <_dtoa_r+0x43a>
 8014e46:	2d00      	cmp	r5, #0
 8014e48:	f000 80e3 	beq.w	8015012 <_dtoa_r+0x43a>
 8014e4c:	ed9d 7b00 	vldr	d7, [sp]
 8014e50:	f1ba 0f00 	cmp.w	sl, #0
 8014e54:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014e58:	dd74      	ble.n	8014f44 <_dtoa_r+0x36c>
 8014e5a:	4a2a      	ldr	r2, [pc, #168]	; (8014f04 <_dtoa_r+0x32c>)
 8014e5c:	f00a 030f 	and.w	r3, sl, #15
 8014e60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014e64:	ed93 7b00 	vldr	d7, [r3]
 8014e68:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014e6c:	06f0      	lsls	r0, r6, #27
 8014e6e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014e72:	d565      	bpl.n	8014f40 <_dtoa_r+0x368>
 8014e74:	4b24      	ldr	r3, [pc, #144]	; (8014f08 <_dtoa_r+0x330>)
 8014e76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014e7a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014e7e:	f7eb fcf5 	bl	800086c <__aeabi_ddiv>
 8014e82:	e9cd 0100 	strd	r0, r1, [sp]
 8014e86:	f006 060f 	and.w	r6, r6, #15
 8014e8a:	2503      	movs	r5, #3
 8014e8c:	4f1e      	ldr	r7, [pc, #120]	; (8014f08 <_dtoa_r+0x330>)
 8014e8e:	e04c      	b.n	8014f2a <_dtoa_r+0x352>
 8014e90:	2301      	movs	r3, #1
 8014e92:	930a      	str	r3, [sp, #40]	; 0x28
 8014e94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e96:	4453      	add	r3, sl
 8014e98:	f103 0901 	add.w	r9, r3, #1
 8014e9c:	9302      	str	r3, [sp, #8]
 8014e9e:	464b      	mov	r3, r9
 8014ea0:	2b01      	cmp	r3, #1
 8014ea2:	bfb8      	it	lt
 8014ea4:	2301      	movlt	r3, #1
 8014ea6:	e7ba      	b.n	8014e1e <_dtoa_r+0x246>
 8014ea8:	2300      	movs	r3, #0
 8014eaa:	e7b2      	b.n	8014e12 <_dtoa_r+0x23a>
 8014eac:	2300      	movs	r3, #0
 8014eae:	e7f0      	b.n	8014e92 <_dtoa_r+0x2ba>
 8014eb0:	2501      	movs	r5, #1
 8014eb2:	2300      	movs	r3, #0
 8014eb4:	9306      	str	r3, [sp, #24]
 8014eb6:	950a      	str	r5, [sp, #40]	; 0x28
 8014eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8014ebc:	9302      	str	r3, [sp, #8]
 8014ebe:	4699      	mov	r9, r3
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	2312      	movs	r3, #18
 8014ec4:	920b      	str	r2, [sp, #44]	; 0x2c
 8014ec6:	e7aa      	b.n	8014e1e <_dtoa_r+0x246>
 8014ec8:	2301      	movs	r3, #1
 8014eca:	930a      	str	r3, [sp, #40]	; 0x28
 8014ecc:	e7f4      	b.n	8014eb8 <_dtoa_r+0x2e0>
 8014ece:	2301      	movs	r3, #1
 8014ed0:	9302      	str	r3, [sp, #8]
 8014ed2:	4699      	mov	r9, r3
 8014ed4:	461a      	mov	r2, r3
 8014ed6:	e7f5      	b.n	8014ec4 <_dtoa_r+0x2ec>
 8014ed8:	3101      	adds	r1, #1
 8014eda:	6071      	str	r1, [r6, #4]
 8014edc:	0052      	lsls	r2, r2, #1
 8014ede:	e7a2      	b.n	8014e26 <_dtoa_r+0x24e>
 8014ee0:	636f4361 	.word	0x636f4361
 8014ee4:	3fd287a7 	.word	0x3fd287a7
 8014ee8:	8b60c8b3 	.word	0x8b60c8b3
 8014eec:	3fc68a28 	.word	0x3fc68a28
 8014ef0:	509f79fb 	.word	0x509f79fb
 8014ef4:	3fd34413 	.word	0x3fd34413
 8014ef8:	7ff00000 	.word	0x7ff00000
 8014efc:	080191cc 	.word	0x080191cc
 8014f00:	3ff80000 	.word	0x3ff80000
 8014f04:	080190d0 	.word	0x080190d0
 8014f08:	080190a8 	.word	0x080190a8
 8014f0c:	08019099 	.word	0x08019099
 8014f10:	07f1      	lsls	r1, r6, #31
 8014f12:	d508      	bpl.n	8014f26 <_dtoa_r+0x34e>
 8014f14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014f18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f1c:	f7eb fb7c 	bl	8000618 <__aeabi_dmul>
 8014f20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014f24:	3501      	adds	r5, #1
 8014f26:	1076      	asrs	r6, r6, #1
 8014f28:	3708      	adds	r7, #8
 8014f2a:	2e00      	cmp	r6, #0
 8014f2c:	d1f0      	bne.n	8014f10 <_dtoa_r+0x338>
 8014f2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014f32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f36:	f7eb fc99 	bl	800086c <__aeabi_ddiv>
 8014f3a:	e9cd 0100 	strd	r0, r1, [sp]
 8014f3e:	e01a      	b.n	8014f76 <_dtoa_r+0x39e>
 8014f40:	2502      	movs	r5, #2
 8014f42:	e7a3      	b.n	8014e8c <_dtoa_r+0x2b4>
 8014f44:	f000 80a0 	beq.w	8015088 <_dtoa_r+0x4b0>
 8014f48:	f1ca 0600 	rsb	r6, sl, #0
 8014f4c:	4b9f      	ldr	r3, [pc, #636]	; (80151cc <_dtoa_r+0x5f4>)
 8014f4e:	4fa0      	ldr	r7, [pc, #640]	; (80151d0 <_dtoa_r+0x5f8>)
 8014f50:	f006 020f 	and.w	r2, r6, #15
 8014f54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014f60:	f7eb fb5a 	bl	8000618 <__aeabi_dmul>
 8014f64:	e9cd 0100 	strd	r0, r1, [sp]
 8014f68:	1136      	asrs	r6, r6, #4
 8014f6a:	2300      	movs	r3, #0
 8014f6c:	2502      	movs	r5, #2
 8014f6e:	2e00      	cmp	r6, #0
 8014f70:	d17f      	bne.n	8015072 <_dtoa_r+0x49a>
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d1e1      	bne.n	8014f3a <_dtoa_r+0x362>
 8014f76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	f000 8087 	beq.w	801508c <_dtoa_r+0x4b4>
 8014f7e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014f82:	2200      	movs	r2, #0
 8014f84:	4b93      	ldr	r3, [pc, #588]	; (80151d4 <_dtoa_r+0x5fc>)
 8014f86:	4630      	mov	r0, r6
 8014f88:	4639      	mov	r1, r7
 8014f8a:	f7eb fdb7 	bl	8000afc <__aeabi_dcmplt>
 8014f8e:	2800      	cmp	r0, #0
 8014f90:	d07c      	beq.n	801508c <_dtoa_r+0x4b4>
 8014f92:	f1b9 0f00 	cmp.w	r9, #0
 8014f96:	d079      	beq.n	801508c <_dtoa_r+0x4b4>
 8014f98:	9b02      	ldr	r3, [sp, #8]
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	dd35      	ble.n	801500a <_dtoa_r+0x432>
 8014f9e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014fa2:	9308      	str	r3, [sp, #32]
 8014fa4:	4639      	mov	r1, r7
 8014fa6:	2200      	movs	r2, #0
 8014fa8:	4b8b      	ldr	r3, [pc, #556]	; (80151d8 <_dtoa_r+0x600>)
 8014faa:	4630      	mov	r0, r6
 8014fac:	f7eb fb34 	bl	8000618 <__aeabi_dmul>
 8014fb0:	e9cd 0100 	strd	r0, r1, [sp]
 8014fb4:	9f02      	ldr	r7, [sp, #8]
 8014fb6:	3501      	adds	r5, #1
 8014fb8:	4628      	mov	r0, r5
 8014fba:	f7eb fac3 	bl	8000544 <__aeabi_i2d>
 8014fbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014fc2:	f7eb fb29 	bl	8000618 <__aeabi_dmul>
 8014fc6:	2200      	movs	r2, #0
 8014fc8:	4b84      	ldr	r3, [pc, #528]	; (80151dc <_dtoa_r+0x604>)
 8014fca:	f7eb f96f 	bl	80002ac <__adddf3>
 8014fce:	4605      	mov	r5, r0
 8014fd0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014fd4:	2f00      	cmp	r7, #0
 8014fd6:	d15d      	bne.n	8015094 <_dtoa_r+0x4bc>
 8014fd8:	2200      	movs	r2, #0
 8014fda:	4b81      	ldr	r3, [pc, #516]	; (80151e0 <_dtoa_r+0x608>)
 8014fdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fe0:	f7eb f962 	bl	80002a8 <__aeabi_dsub>
 8014fe4:	462a      	mov	r2, r5
 8014fe6:	4633      	mov	r3, r6
 8014fe8:	e9cd 0100 	strd	r0, r1, [sp]
 8014fec:	f7eb fda4 	bl	8000b38 <__aeabi_dcmpgt>
 8014ff0:	2800      	cmp	r0, #0
 8014ff2:	f040 8288 	bne.w	8015506 <_dtoa_r+0x92e>
 8014ff6:	462a      	mov	r2, r5
 8014ff8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014ffc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015000:	f7eb fd7c 	bl	8000afc <__aeabi_dcmplt>
 8015004:	2800      	cmp	r0, #0
 8015006:	f040 827c 	bne.w	8015502 <_dtoa_r+0x92a>
 801500a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801500e:	e9cd 2300 	strd	r2, r3, [sp]
 8015012:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015014:	2b00      	cmp	r3, #0
 8015016:	f2c0 8150 	blt.w	80152ba <_dtoa_r+0x6e2>
 801501a:	f1ba 0f0e 	cmp.w	sl, #14
 801501e:	f300 814c 	bgt.w	80152ba <_dtoa_r+0x6e2>
 8015022:	4b6a      	ldr	r3, [pc, #424]	; (80151cc <_dtoa_r+0x5f4>)
 8015024:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015028:	ed93 7b00 	vldr	d7, [r3]
 801502c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801502e:	2b00      	cmp	r3, #0
 8015030:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015034:	f280 80d8 	bge.w	80151e8 <_dtoa_r+0x610>
 8015038:	f1b9 0f00 	cmp.w	r9, #0
 801503c:	f300 80d4 	bgt.w	80151e8 <_dtoa_r+0x610>
 8015040:	f040 825e 	bne.w	8015500 <_dtoa_r+0x928>
 8015044:	2200      	movs	r2, #0
 8015046:	4b66      	ldr	r3, [pc, #408]	; (80151e0 <_dtoa_r+0x608>)
 8015048:	ec51 0b17 	vmov	r0, r1, d7
 801504c:	f7eb fae4 	bl	8000618 <__aeabi_dmul>
 8015050:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015054:	f7eb fd66 	bl	8000b24 <__aeabi_dcmpge>
 8015058:	464f      	mov	r7, r9
 801505a:	464e      	mov	r6, r9
 801505c:	2800      	cmp	r0, #0
 801505e:	f040 8234 	bne.w	80154ca <_dtoa_r+0x8f2>
 8015062:	2331      	movs	r3, #49	; 0x31
 8015064:	f10b 0501 	add.w	r5, fp, #1
 8015068:	f88b 3000 	strb.w	r3, [fp]
 801506c:	f10a 0a01 	add.w	sl, sl, #1
 8015070:	e22f      	b.n	80154d2 <_dtoa_r+0x8fa>
 8015072:	07f2      	lsls	r2, r6, #31
 8015074:	d505      	bpl.n	8015082 <_dtoa_r+0x4aa>
 8015076:	e9d7 2300 	ldrd	r2, r3, [r7]
 801507a:	f7eb facd 	bl	8000618 <__aeabi_dmul>
 801507e:	3501      	adds	r5, #1
 8015080:	2301      	movs	r3, #1
 8015082:	1076      	asrs	r6, r6, #1
 8015084:	3708      	adds	r7, #8
 8015086:	e772      	b.n	8014f6e <_dtoa_r+0x396>
 8015088:	2502      	movs	r5, #2
 801508a:	e774      	b.n	8014f76 <_dtoa_r+0x39e>
 801508c:	f8cd a020 	str.w	sl, [sp, #32]
 8015090:	464f      	mov	r7, r9
 8015092:	e791      	b.n	8014fb8 <_dtoa_r+0x3e0>
 8015094:	4b4d      	ldr	r3, [pc, #308]	; (80151cc <_dtoa_r+0x5f4>)
 8015096:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801509a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801509e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d047      	beq.n	8015134 <_dtoa_r+0x55c>
 80150a4:	4602      	mov	r2, r0
 80150a6:	460b      	mov	r3, r1
 80150a8:	2000      	movs	r0, #0
 80150aa:	494e      	ldr	r1, [pc, #312]	; (80151e4 <_dtoa_r+0x60c>)
 80150ac:	f7eb fbde 	bl	800086c <__aeabi_ddiv>
 80150b0:	462a      	mov	r2, r5
 80150b2:	4633      	mov	r3, r6
 80150b4:	f7eb f8f8 	bl	80002a8 <__aeabi_dsub>
 80150b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80150bc:	465d      	mov	r5, fp
 80150be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150c2:	f7eb fd59 	bl	8000b78 <__aeabi_d2iz>
 80150c6:	4606      	mov	r6, r0
 80150c8:	f7eb fa3c 	bl	8000544 <__aeabi_i2d>
 80150cc:	4602      	mov	r2, r0
 80150ce:	460b      	mov	r3, r1
 80150d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150d4:	f7eb f8e8 	bl	80002a8 <__aeabi_dsub>
 80150d8:	3630      	adds	r6, #48	; 0x30
 80150da:	f805 6b01 	strb.w	r6, [r5], #1
 80150de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80150e2:	e9cd 0100 	strd	r0, r1, [sp]
 80150e6:	f7eb fd09 	bl	8000afc <__aeabi_dcmplt>
 80150ea:	2800      	cmp	r0, #0
 80150ec:	d163      	bne.n	80151b6 <_dtoa_r+0x5de>
 80150ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80150f2:	2000      	movs	r0, #0
 80150f4:	4937      	ldr	r1, [pc, #220]	; (80151d4 <_dtoa_r+0x5fc>)
 80150f6:	f7eb f8d7 	bl	80002a8 <__aeabi_dsub>
 80150fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80150fe:	f7eb fcfd 	bl	8000afc <__aeabi_dcmplt>
 8015102:	2800      	cmp	r0, #0
 8015104:	f040 80b7 	bne.w	8015276 <_dtoa_r+0x69e>
 8015108:	eba5 030b 	sub.w	r3, r5, fp
 801510c:	429f      	cmp	r7, r3
 801510e:	f77f af7c 	ble.w	801500a <_dtoa_r+0x432>
 8015112:	2200      	movs	r2, #0
 8015114:	4b30      	ldr	r3, [pc, #192]	; (80151d8 <_dtoa_r+0x600>)
 8015116:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801511a:	f7eb fa7d 	bl	8000618 <__aeabi_dmul>
 801511e:	2200      	movs	r2, #0
 8015120:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015124:	4b2c      	ldr	r3, [pc, #176]	; (80151d8 <_dtoa_r+0x600>)
 8015126:	e9dd 0100 	ldrd	r0, r1, [sp]
 801512a:	f7eb fa75 	bl	8000618 <__aeabi_dmul>
 801512e:	e9cd 0100 	strd	r0, r1, [sp]
 8015132:	e7c4      	b.n	80150be <_dtoa_r+0x4e6>
 8015134:	462a      	mov	r2, r5
 8015136:	4633      	mov	r3, r6
 8015138:	f7eb fa6e 	bl	8000618 <__aeabi_dmul>
 801513c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015140:	eb0b 0507 	add.w	r5, fp, r7
 8015144:	465e      	mov	r6, fp
 8015146:	e9dd 0100 	ldrd	r0, r1, [sp]
 801514a:	f7eb fd15 	bl	8000b78 <__aeabi_d2iz>
 801514e:	4607      	mov	r7, r0
 8015150:	f7eb f9f8 	bl	8000544 <__aeabi_i2d>
 8015154:	3730      	adds	r7, #48	; 0x30
 8015156:	4602      	mov	r2, r0
 8015158:	460b      	mov	r3, r1
 801515a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801515e:	f7eb f8a3 	bl	80002a8 <__aeabi_dsub>
 8015162:	f806 7b01 	strb.w	r7, [r6], #1
 8015166:	42ae      	cmp	r6, r5
 8015168:	e9cd 0100 	strd	r0, r1, [sp]
 801516c:	f04f 0200 	mov.w	r2, #0
 8015170:	d126      	bne.n	80151c0 <_dtoa_r+0x5e8>
 8015172:	4b1c      	ldr	r3, [pc, #112]	; (80151e4 <_dtoa_r+0x60c>)
 8015174:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015178:	f7eb f898 	bl	80002ac <__adddf3>
 801517c:	4602      	mov	r2, r0
 801517e:	460b      	mov	r3, r1
 8015180:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015184:	f7eb fcd8 	bl	8000b38 <__aeabi_dcmpgt>
 8015188:	2800      	cmp	r0, #0
 801518a:	d174      	bne.n	8015276 <_dtoa_r+0x69e>
 801518c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015190:	2000      	movs	r0, #0
 8015192:	4914      	ldr	r1, [pc, #80]	; (80151e4 <_dtoa_r+0x60c>)
 8015194:	f7eb f888 	bl	80002a8 <__aeabi_dsub>
 8015198:	4602      	mov	r2, r0
 801519a:	460b      	mov	r3, r1
 801519c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80151a0:	f7eb fcac 	bl	8000afc <__aeabi_dcmplt>
 80151a4:	2800      	cmp	r0, #0
 80151a6:	f43f af30 	beq.w	801500a <_dtoa_r+0x432>
 80151aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80151ae:	2b30      	cmp	r3, #48	; 0x30
 80151b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80151b4:	d002      	beq.n	80151bc <_dtoa_r+0x5e4>
 80151b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80151ba:	e04a      	b.n	8015252 <_dtoa_r+0x67a>
 80151bc:	4615      	mov	r5, r2
 80151be:	e7f4      	b.n	80151aa <_dtoa_r+0x5d2>
 80151c0:	4b05      	ldr	r3, [pc, #20]	; (80151d8 <_dtoa_r+0x600>)
 80151c2:	f7eb fa29 	bl	8000618 <__aeabi_dmul>
 80151c6:	e9cd 0100 	strd	r0, r1, [sp]
 80151ca:	e7bc      	b.n	8015146 <_dtoa_r+0x56e>
 80151cc:	080190d0 	.word	0x080190d0
 80151d0:	080190a8 	.word	0x080190a8
 80151d4:	3ff00000 	.word	0x3ff00000
 80151d8:	40240000 	.word	0x40240000
 80151dc:	401c0000 	.word	0x401c0000
 80151e0:	40140000 	.word	0x40140000
 80151e4:	3fe00000 	.word	0x3fe00000
 80151e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80151ec:	465d      	mov	r5, fp
 80151ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151f2:	4630      	mov	r0, r6
 80151f4:	4639      	mov	r1, r7
 80151f6:	f7eb fb39 	bl	800086c <__aeabi_ddiv>
 80151fa:	f7eb fcbd 	bl	8000b78 <__aeabi_d2iz>
 80151fe:	4680      	mov	r8, r0
 8015200:	f7eb f9a0 	bl	8000544 <__aeabi_i2d>
 8015204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015208:	f7eb fa06 	bl	8000618 <__aeabi_dmul>
 801520c:	4602      	mov	r2, r0
 801520e:	460b      	mov	r3, r1
 8015210:	4630      	mov	r0, r6
 8015212:	4639      	mov	r1, r7
 8015214:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015218:	f7eb f846 	bl	80002a8 <__aeabi_dsub>
 801521c:	f805 6b01 	strb.w	r6, [r5], #1
 8015220:	eba5 060b 	sub.w	r6, r5, fp
 8015224:	45b1      	cmp	r9, r6
 8015226:	4602      	mov	r2, r0
 8015228:	460b      	mov	r3, r1
 801522a:	d139      	bne.n	80152a0 <_dtoa_r+0x6c8>
 801522c:	f7eb f83e 	bl	80002ac <__adddf3>
 8015230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015234:	4606      	mov	r6, r0
 8015236:	460f      	mov	r7, r1
 8015238:	f7eb fc7e 	bl	8000b38 <__aeabi_dcmpgt>
 801523c:	b9c8      	cbnz	r0, 8015272 <_dtoa_r+0x69a>
 801523e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015242:	4630      	mov	r0, r6
 8015244:	4639      	mov	r1, r7
 8015246:	f7eb fc4f 	bl	8000ae8 <__aeabi_dcmpeq>
 801524a:	b110      	cbz	r0, 8015252 <_dtoa_r+0x67a>
 801524c:	f018 0f01 	tst.w	r8, #1
 8015250:	d10f      	bne.n	8015272 <_dtoa_r+0x69a>
 8015252:	9904      	ldr	r1, [sp, #16]
 8015254:	4620      	mov	r0, r4
 8015256:	f000 fe07 	bl	8015e68 <_Bfree>
 801525a:	2300      	movs	r3, #0
 801525c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801525e:	702b      	strb	r3, [r5, #0]
 8015260:	f10a 0301 	add.w	r3, sl, #1
 8015264:	6013      	str	r3, [r2, #0]
 8015266:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015268:	2b00      	cmp	r3, #0
 801526a:	f000 8241 	beq.w	80156f0 <_dtoa_r+0xb18>
 801526e:	601d      	str	r5, [r3, #0]
 8015270:	e23e      	b.n	80156f0 <_dtoa_r+0xb18>
 8015272:	f8cd a020 	str.w	sl, [sp, #32]
 8015276:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801527a:	2a39      	cmp	r2, #57	; 0x39
 801527c:	f105 33ff 	add.w	r3, r5, #4294967295
 8015280:	d108      	bne.n	8015294 <_dtoa_r+0x6bc>
 8015282:	459b      	cmp	fp, r3
 8015284:	d10a      	bne.n	801529c <_dtoa_r+0x6c4>
 8015286:	9b08      	ldr	r3, [sp, #32]
 8015288:	3301      	adds	r3, #1
 801528a:	9308      	str	r3, [sp, #32]
 801528c:	2330      	movs	r3, #48	; 0x30
 801528e:	f88b 3000 	strb.w	r3, [fp]
 8015292:	465b      	mov	r3, fp
 8015294:	781a      	ldrb	r2, [r3, #0]
 8015296:	3201      	adds	r2, #1
 8015298:	701a      	strb	r2, [r3, #0]
 801529a:	e78c      	b.n	80151b6 <_dtoa_r+0x5de>
 801529c:	461d      	mov	r5, r3
 801529e:	e7ea      	b.n	8015276 <_dtoa_r+0x69e>
 80152a0:	2200      	movs	r2, #0
 80152a2:	4b9b      	ldr	r3, [pc, #620]	; (8015510 <_dtoa_r+0x938>)
 80152a4:	f7eb f9b8 	bl	8000618 <__aeabi_dmul>
 80152a8:	2200      	movs	r2, #0
 80152aa:	2300      	movs	r3, #0
 80152ac:	4606      	mov	r6, r0
 80152ae:	460f      	mov	r7, r1
 80152b0:	f7eb fc1a 	bl	8000ae8 <__aeabi_dcmpeq>
 80152b4:	2800      	cmp	r0, #0
 80152b6:	d09a      	beq.n	80151ee <_dtoa_r+0x616>
 80152b8:	e7cb      	b.n	8015252 <_dtoa_r+0x67a>
 80152ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80152bc:	2a00      	cmp	r2, #0
 80152be:	f000 808b 	beq.w	80153d8 <_dtoa_r+0x800>
 80152c2:	9a06      	ldr	r2, [sp, #24]
 80152c4:	2a01      	cmp	r2, #1
 80152c6:	dc6e      	bgt.n	80153a6 <_dtoa_r+0x7ce>
 80152c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80152ca:	2a00      	cmp	r2, #0
 80152cc:	d067      	beq.n	801539e <_dtoa_r+0x7c6>
 80152ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80152d2:	9f07      	ldr	r7, [sp, #28]
 80152d4:	9d05      	ldr	r5, [sp, #20]
 80152d6:	9a05      	ldr	r2, [sp, #20]
 80152d8:	2101      	movs	r1, #1
 80152da:	441a      	add	r2, r3
 80152dc:	4620      	mov	r0, r4
 80152de:	9205      	str	r2, [sp, #20]
 80152e0:	4498      	add	r8, r3
 80152e2:	f000 fe9f 	bl	8016024 <__i2b>
 80152e6:	4606      	mov	r6, r0
 80152e8:	2d00      	cmp	r5, #0
 80152ea:	dd0c      	ble.n	8015306 <_dtoa_r+0x72e>
 80152ec:	f1b8 0f00 	cmp.w	r8, #0
 80152f0:	dd09      	ble.n	8015306 <_dtoa_r+0x72e>
 80152f2:	4545      	cmp	r5, r8
 80152f4:	9a05      	ldr	r2, [sp, #20]
 80152f6:	462b      	mov	r3, r5
 80152f8:	bfa8      	it	ge
 80152fa:	4643      	movge	r3, r8
 80152fc:	1ad2      	subs	r2, r2, r3
 80152fe:	9205      	str	r2, [sp, #20]
 8015300:	1aed      	subs	r5, r5, r3
 8015302:	eba8 0803 	sub.w	r8, r8, r3
 8015306:	9b07      	ldr	r3, [sp, #28]
 8015308:	b1eb      	cbz	r3, 8015346 <_dtoa_r+0x76e>
 801530a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801530c:	2b00      	cmp	r3, #0
 801530e:	d067      	beq.n	80153e0 <_dtoa_r+0x808>
 8015310:	b18f      	cbz	r7, 8015336 <_dtoa_r+0x75e>
 8015312:	4631      	mov	r1, r6
 8015314:	463a      	mov	r2, r7
 8015316:	4620      	mov	r0, r4
 8015318:	f000 ff24 	bl	8016164 <__pow5mult>
 801531c:	9a04      	ldr	r2, [sp, #16]
 801531e:	4601      	mov	r1, r0
 8015320:	4606      	mov	r6, r0
 8015322:	4620      	mov	r0, r4
 8015324:	f000 fe87 	bl	8016036 <__multiply>
 8015328:	9904      	ldr	r1, [sp, #16]
 801532a:	9008      	str	r0, [sp, #32]
 801532c:	4620      	mov	r0, r4
 801532e:	f000 fd9b 	bl	8015e68 <_Bfree>
 8015332:	9b08      	ldr	r3, [sp, #32]
 8015334:	9304      	str	r3, [sp, #16]
 8015336:	9b07      	ldr	r3, [sp, #28]
 8015338:	1bda      	subs	r2, r3, r7
 801533a:	d004      	beq.n	8015346 <_dtoa_r+0x76e>
 801533c:	9904      	ldr	r1, [sp, #16]
 801533e:	4620      	mov	r0, r4
 8015340:	f000 ff10 	bl	8016164 <__pow5mult>
 8015344:	9004      	str	r0, [sp, #16]
 8015346:	2101      	movs	r1, #1
 8015348:	4620      	mov	r0, r4
 801534a:	f000 fe6b 	bl	8016024 <__i2b>
 801534e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015350:	4607      	mov	r7, r0
 8015352:	2b00      	cmp	r3, #0
 8015354:	f000 81d0 	beq.w	80156f8 <_dtoa_r+0xb20>
 8015358:	461a      	mov	r2, r3
 801535a:	4601      	mov	r1, r0
 801535c:	4620      	mov	r0, r4
 801535e:	f000 ff01 	bl	8016164 <__pow5mult>
 8015362:	9b06      	ldr	r3, [sp, #24]
 8015364:	2b01      	cmp	r3, #1
 8015366:	4607      	mov	r7, r0
 8015368:	dc40      	bgt.n	80153ec <_dtoa_r+0x814>
 801536a:	9b00      	ldr	r3, [sp, #0]
 801536c:	2b00      	cmp	r3, #0
 801536e:	d139      	bne.n	80153e4 <_dtoa_r+0x80c>
 8015370:	9b01      	ldr	r3, [sp, #4]
 8015372:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015376:	2b00      	cmp	r3, #0
 8015378:	d136      	bne.n	80153e8 <_dtoa_r+0x810>
 801537a:	9b01      	ldr	r3, [sp, #4]
 801537c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015380:	0d1b      	lsrs	r3, r3, #20
 8015382:	051b      	lsls	r3, r3, #20
 8015384:	b12b      	cbz	r3, 8015392 <_dtoa_r+0x7ba>
 8015386:	9b05      	ldr	r3, [sp, #20]
 8015388:	3301      	adds	r3, #1
 801538a:	9305      	str	r3, [sp, #20]
 801538c:	f108 0801 	add.w	r8, r8, #1
 8015390:	2301      	movs	r3, #1
 8015392:	9307      	str	r3, [sp, #28]
 8015394:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015396:	2b00      	cmp	r3, #0
 8015398:	d12a      	bne.n	80153f0 <_dtoa_r+0x818>
 801539a:	2001      	movs	r0, #1
 801539c:	e030      	b.n	8015400 <_dtoa_r+0x828>
 801539e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80153a0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80153a4:	e795      	b.n	80152d2 <_dtoa_r+0x6fa>
 80153a6:	9b07      	ldr	r3, [sp, #28]
 80153a8:	f109 37ff 	add.w	r7, r9, #4294967295
 80153ac:	42bb      	cmp	r3, r7
 80153ae:	bfbf      	itttt	lt
 80153b0:	9b07      	ldrlt	r3, [sp, #28]
 80153b2:	9707      	strlt	r7, [sp, #28]
 80153b4:	1afa      	sublt	r2, r7, r3
 80153b6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80153b8:	bfbb      	ittet	lt
 80153ba:	189b      	addlt	r3, r3, r2
 80153bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80153be:	1bdf      	subge	r7, r3, r7
 80153c0:	2700      	movlt	r7, #0
 80153c2:	f1b9 0f00 	cmp.w	r9, #0
 80153c6:	bfb5      	itete	lt
 80153c8:	9b05      	ldrlt	r3, [sp, #20]
 80153ca:	9d05      	ldrge	r5, [sp, #20]
 80153cc:	eba3 0509 	sublt.w	r5, r3, r9
 80153d0:	464b      	movge	r3, r9
 80153d2:	bfb8      	it	lt
 80153d4:	2300      	movlt	r3, #0
 80153d6:	e77e      	b.n	80152d6 <_dtoa_r+0x6fe>
 80153d8:	9f07      	ldr	r7, [sp, #28]
 80153da:	9d05      	ldr	r5, [sp, #20]
 80153dc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80153de:	e783      	b.n	80152e8 <_dtoa_r+0x710>
 80153e0:	9a07      	ldr	r2, [sp, #28]
 80153e2:	e7ab      	b.n	801533c <_dtoa_r+0x764>
 80153e4:	2300      	movs	r3, #0
 80153e6:	e7d4      	b.n	8015392 <_dtoa_r+0x7ba>
 80153e8:	9b00      	ldr	r3, [sp, #0]
 80153ea:	e7d2      	b.n	8015392 <_dtoa_r+0x7ba>
 80153ec:	2300      	movs	r3, #0
 80153ee:	9307      	str	r3, [sp, #28]
 80153f0:	693b      	ldr	r3, [r7, #16]
 80153f2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80153f6:	6918      	ldr	r0, [r3, #16]
 80153f8:	f000 fdc6 	bl	8015f88 <__hi0bits>
 80153fc:	f1c0 0020 	rsb	r0, r0, #32
 8015400:	4440      	add	r0, r8
 8015402:	f010 001f 	ands.w	r0, r0, #31
 8015406:	d047      	beq.n	8015498 <_dtoa_r+0x8c0>
 8015408:	f1c0 0320 	rsb	r3, r0, #32
 801540c:	2b04      	cmp	r3, #4
 801540e:	dd3b      	ble.n	8015488 <_dtoa_r+0x8b0>
 8015410:	9b05      	ldr	r3, [sp, #20]
 8015412:	f1c0 001c 	rsb	r0, r0, #28
 8015416:	4403      	add	r3, r0
 8015418:	9305      	str	r3, [sp, #20]
 801541a:	4405      	add	r5, r0
 801541c:	4480      	add	r8, r0
 801541e:	9b05      	ldr	r3, [sp, #20]
 8015420:	2b00      	cmp	r3, #0
 8015422:	dd05      	ble.n	8015430 <_dtoa_r+0x858>
 8015424:	461a      	mov	r2, r3
 8015426:	9904      	ldr	r1, [sp, #16]
 8015428:	4620      	mov	r0, r4
 801542a:	f000 fee9 	bl	8016200 <__lshift>
 801542e:	9004      	str	r0, [sp, #16]
 8015430:	f1b8 0f00 	cmp.w	r8, #0
 8015434:	dd05      	ble.n	8015442 <_dtoa_r+0x86a>
 8015436:	4639      	mov	r1, r7
 8015438:	4642      	mov	r2, r8
 801543a:	4620      	mov	r0, r4
 801543c:	f000 fee0 	bl	8016200 <__lshift>
 8015440:	4607      	mov	r7, r0
 8015442:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015444:	b353      	cbz	r3, 801549c <_dtoa_r+0x8c4>
 8015446:	4639      	mov	r1, r7
 8015448:	9804      	ldr	r0, [sp, #16]
 801544a:	f000 ff2d 	bl	80162a8 <__mcmp>
 801544e:	2800      	cmp	r0, #0
 8015450:	da24      	bge.n	801549c <_dtoa_r+0x8c4>
 8015452:	2300      	movs	r3, #0
 8015454:	220a      	movs	r2, #10
 8015456:	9904      	ldr	r1, [sp, #16]
 8015458:	4620      	mov	r0, r4
 801545a:	f000 fd1c 	bl	8015e96 <__multadd>
 801545e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015460:	9004      	str	r0, [sp, #16]
 8015462:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015466:	2b00      	cmp	r3, #0
 8015468:	f000 814d 	beq.w	8015706 <_dtoa_r+0xb2e>
 801546c:	2300      	movs	r3, #0
 801546e:	4631      	mov	r1, r6
 8015470:	220a      	movs	r2, #10
 8015472:	4620      	mov	r0, r4
 8015474:	f000 fd0f 	bl	8015e96 <__multadd>
 8015478:	9b02      	ldr	r3, [sp, #8]
 801547a:	2b00      	cmp	r3, #0
 801547c:	4606      	mov	r6, r0
 801547e:	dc4f      	bgt.n	8015520 <_dtoa_r+0x948>
 8015480:	9b06      	ldr	r3, [sp, #24]
 8015482:	2b02      	cmp	r3, #2
 8015484:	dd4c      	ble.n	8015520 <_dtoa_r+0x948>
 8015486:	e011      	b.n	80154ac <_dtoa_r+0x8d4>
 8015488:	d0c9      	beq.n	801541e <_dtoa_r+0x846>
 801548a:	9a05      	ldr	r2, [sp, #20]
 801548c:	331c      	adds	r3, #28
 801548e:	441a      	add	r2, r3
 8015490:	9205      	str	r2, [sp, #20]
 8015492:	441d      	add	r5, r3
 8015494:	4498      	add	r8, r3
 8015496:	e7c2      	b.n	801541e <_dtoa_r+0x846>
 8015498:	4603      	mov	r3, r0
 801549a:	e7f6      	b.n	801548a <_dtoa_r+0x8b2>
 801549c:	f1b9 0f00 	cmp.w	r9, #0
 80154a0:	dc38      	bgt.n	8015514 <_dtoa_r+0x93c>
 80154a2:	9b06      	ldr	r3, [sp, #24]
 80154a4:	2b02      	cmp	r3, #2
 80154a6:	dd35      	ble.n	8015514 <_dtoa_r+0x93c>
 80154a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80154ac:	9b02      	ldr	r3, [sp, #8]
 80154ae:	b963      	cbnz	r3, 80154ca <_dtoa_r+0x8f2>
 80154b0:	4639      	mov	r1, r7
 80154b2:	2205      	movs	r2, #5
 80154b4:	4620      	mov	r0, r4
 80154b6:	f000 fcee 	bl	8015e96 <__multadd>
 80154ba:	4601      	mov	r1, r0
 80154bc:	4607      	mov	r7, r0
 80154be:	9804      	ldr	r0, [sp, #16]
 80154c0:	f000 fef2 	bl	80162a8 <__mcmp>
 80154c4:	2800      	cmp	r0, #0
 80154c6:	f73f adcc 	bgt.w	8015062 <_dtoa_r+0x48a>
 80154ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80154cc:	465d      	mov	r5, fp
 80154ce:	ea6f 0a03 	mvn.w	sl, r3
 80154d2:	f04f 0900 	mov.w	r9, #0
 80154d6:	4639      	mov	r1, r7
 80154d8:	4620      	mov	r0, r4
 80154da:	f000 fcc5 	bl	8015e68 <_Bfree>
 80154de:	2e00      	cmp	r6, #0
 80154e0:	f43f aeb7 	beq.w	8015252 <_dtoa_r+0x67a>
 80154e4:	f1b9 0f00 	cmp.w	r9, #0
 80154e8:	d005      	beq.n	80154f6 <_dtoa_r+0x91e>
 80154ea:	45b1      	cmp	r9, r6
 80154ec:	d003      	beq.n	80154f6 <_dtoa_r+0x91e>
 80154ee:	4649      	mov	r1, r9
 80154f0:	4620      	mov	r0, r4
 80154f2:	f000 fcb9 	bl	8015e68 <_Bfree>
 80154f6:	4631      	mov	r1, r6
 80154f8:	4620      	mov	r0, r4
 80154fa:	f000 fcb5 	bl	8015e68 <_Bfree>
 80154fe:	e6a8      	b.n	8015252 <_dtoa_r+0x67a>
 8015500:	2700      	movs	r7, #0
 8015502:	463e      	mov	r6, r7
 8015504:	e7e1      	b.n	80154ca <_dtoa_r+0x8f2>
 8015506:	f8dd a020 	ldr.w	sl, [sp, #32]
 801550a:	463e      	mov	r6, r7
 801550c:	e5a9      	b.n	8015062 <_dtoa_r+0x48a>
 801550e:	bf00      	nop
 8015510:	40240000 	.word	0x40240000
 8015514:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015516:	f8cd 9008 	str.w	r9, [sp, #8]
 801551a:	2b00      	cmp	r3, #0
 801551c:	f000 80fa 	beq.w	8015714 <_dtoa_r+0xb3c>
 8015520:	2d00      	cmp	r5, #0
 8015522:	dd05      	ble.n	8015530 <_dtoa_r+0x958>
 8015524:	4631      	mov	r1, r6
 8015526:	462a      	mov	r2, r5
 8015528:	4620      	mov	r0, r4
 801552a:	f000 fe69 	bl	8016200 <__lshift>
 801552e:	4606      	mov	r6, r0
 8015530:	9b07      	ldr	r3, [sp, #28]
 8015532:	2b00      	cmp	r3, #0
 8015534:	d04c      	beq.n	80155d0 <_dtoa_r+0x9f8>
 8015536:	6871      	ldr	r1, [r6, #4]
 8015538:	4620      	mov	r0, r4
 801553a:	f000 fc61 	bl	8015e00 <_Balloc>
 801553e:	6932      	ldr	r2, [r6, #16]
 8015540:	3202      	adds	r2, #2
 8015542:	4605      	mov	r5, r0
 8015544:	0092      	lsls	r2, r2, #2
 8015546:	f106 010c 	add.w	r1, r6, #12
 801554a:	300c      	adds	r0, #12
 801554c:	f7fd fc50 	bl	8012df0 <memcpy>
 8015550:	2201      	movs	r2, #1
 8015552:	4629      	mov	r1, r5
 8015554:	4620      	mov	r0, r4
 8015556:	f000 fe53 	bl	8016200 <__lshift>
 801555a:	9b00      	ldr	r3, [sp, #0]
 801555c:	f8cd b014 	str.w	fp, [sp, #20]
 8015560:	f003 0301 	and.w	r3, r3, #1
 8015564:	46b1      	mov	r9, r6
 8015566:	9307      	str	r3, [sp, #28]
 8015568:	4606      	mov	r6, r0
 801556a:	4639      	mov	r1, r7
 801556c:	9804      	ldr	r0, [sp, #16]
 801556e:	f7ff faa5 	bl	8014abc <quorem>
 8015572:	4649      	mov	r1, r9
 8015574:	4605      	mov	r5, r0
 8015576:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801557a:	9804      	ldr	r0, [sp, #16]
 801557c:	f000 fe94 	bl	80162a8 <__mcmp>
 8015580:	4632      	mov	r2, r6
 8015582:	9000      	str	r0, [sp, #0]
 8015584:	4639      	mov	r1, r7
 8015586:	4620      	mov	r0, r4
 8015588:	f000 fea8 	bl	80162dc <__mdiff>
 801558c:	68c3      	ldr	r3, [r0, #12]
 801558e:	4602      	mov	r2, r0
 8015590:	bb03      	cbnz	r3, 80155d4 <_dtoa_r+0x9fc>
 8015592:	4601      	mov	r1, r0
 8015594:	9008      	str	r0, [sp, #32]
 8015596:	9804      	ldr	r0, [sp, #16]
 8015598:	f000 fe86 	bl	80162a8 <__mcmp>
 801559c:	9a08      	ldr	r2, [sp, #32]
 801559e:	4603      	mov	r3, r0
 80155a0:	4611      	mov	r1, r2
 80155a2:	4620      	mov	r0, r4
 80155a4:	9308      	str	r3, [sp, #32]
 80155a6:	f000 fc5f 	bl	8015e68 <_Bfree>
 80155aa:	9b08      	ldr	r3, [sp, #32]
 80155ac:	b9a3      	cbnz	r3, 80155d8 <_dtoa_r+0xa00>
 80155ae:	9a06      	ldr	r2, [sp, #24]
 80155b0:	b992      	cbnz	r2, 80155d8 <_dtoa_r+0xa00>
 80155b2:	9a07      	ldr	r2, [sp, #28]
 80155b4:	b982      	cbnz	r2, 80155d8 <_dtoa_r+0xa00>
 80155b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80155ba:	d029      	beq.n	8015610 <_dtoa_r+0xa38>
 80155bc:	9b00      	ldr	r3, [sp, #0]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	dd01      	ble.n	80155c6 <_dtoa_r+0x9ee>
 80155c2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80155c6:	9b05      	ldr	r3, [sp, #20]
 80155c8:	1c5d      	adds	r5, r3, #1
 80155ca:	f883 8000 	strb.w	r8, [r3]
 80155ce:	e782      	b.n	80154d6 <_dtoa_r+0x8fe>
 80155d0:	4630      	mov	r0, r6
 80155d2:	e7c2      	b.n	801555a <_dtoa_r+0x982>
 80155d4:	2301      	movs	r3, #1
 80155d6:	e7e3      	b.n	80155a0 <_dtoa_r+0x9c8>
 80155d8:	9a00      	ldr	r2, [sp, #0]
 80155da:	2a00      	cmp	r2, #0
 80155dc:	db04      	blt.n	80155e8 <_dtoa_r+0xa10>
 80155de:	d125      	bne.n	801562c <_dtoa_r+0xa54>
 80155e0:	9a06      	ldr	r2, [sp, #24]
 80155e2:	bb1a      	cbnz	r2, 801562c <_dtoa_r+0xa54>
 80155e4:	9a07      	ldr	r2, [sp, #28]
 80155e6:	bb0a      	cbnz	r2, 801562c <_dtoa_r+0xa54>
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	ddec      	ble.n	80155c6 <_dtoa_r+0x9ee>
 80155ec:	2201      	movs	r2, #1
 80155ee:	9904      	ldr	r1, [sp, #16]
 80155f0:	4620      	mov	r0, r4
 80155f2:	f000 fe05 	bl	8016200 <__lshift>
 80155f6:	4639      	mov	r1, r7
 80155f8:	9004      	str	r0, [sp, #16]
 80155fa:	f000 fe55 	bl	80162a8 <__mcmp>
 80155fe:	2800      	cmp	r0, #0
 8015600:	dc03      	bgt.n	801560a <_dtoa_r+0xa32>
 8015602:	d1e0      	bne.n	80155c6 <_dtoa_r+0x9ee>
 8015604:	f018 0f01 	tst.w	r8, #1
 8015608:	d0dd      	beq.n	80155c6 <_dtoa_r+0x9ee>
 801560a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801560e:	d1d8      	bne.n	80155c2 <_dtoa_r+0x9ea>
 8015610:	9b05      	ldr	r3, [sp, #20]
 8015612:	9a05      	ldr	r2, [sp, #20]
 8015614:	1c5d      	adds	r5, r3, #1
 8015616:	2339      	movs	r3, #57	; 0x39
 8015618:	7013      	strb	r3, [r2, #0]
 801561a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801561e:	2b39      	cmp	r3, #57	; 0x39
 8015620:	f105 32ff 	add.w	r2, r5, #4294967295
 8015624:	d04f      	beq.n	80156c6 <_dtoa_r+0xaee>
 8015626:	3301      	adds	r3, #1
 8015628:	7013      	strb	r3, [r2, #0]
 801562a:	e754      	b.n	80154d6 <_dtoa_r+0x8fe>
 801562c:	9a05      	ldr	r2, [sp, #20]
 801562e:	2b00      	cmp	r3, #0
 8015630:	f102 0501 	add.w	r5, r2, #1
 8015634:	dd06      	ble.n	8015644 <_dtoa_r+0xa6c>
 8015636:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801563a:	d0e9      	beq.n	8015610 <_dtoa_r+0xa38>
 801563c:	f108 0801 	add.w	r8, r8, #1
 8015640:	9b05      	ldr	r3, [sp, #20]
 8015642:	e7c2      	b.n	80155ca <_dtoa_r+0x9f2>
 8015644:	9a02      	ldr	r2, [sp, #8]
 8015646:	f805 8c01 	strb.w	r8, [r5, #-1]
 801564a:	eba5 030b 	sub.w	r3, r5, fp
 801564e:	4293      	cmp	r3, r2
 8015650:	d021      	beq.n	8015696 <_dtoa_r+0xabe>
 8015652:	2300      	movs	r3, #0
 8015654:	220a      	movs	r2, #10
 8015656:	9904      	ldr	r1, [sp, #16]
 8015658:	4620      	mov	r0, r4
 801565a:	f000 fc1c 	bl	8015e96 <__multadd>
 801565e:	45b1      	cmp	r9, r6
 8015660:	9004      	str	r0, [sp, #16]
 8015662:	f04f 0300 	mov.w	r3, #0
 8015666:	f04f 020a 	mov.w	r2, #10
 801566a:	4649      	mov	r1, r9
 801566c:	4620      	mov	r0, r4
 801566e:	d105      	bne.n	801567c <_dtoa_r+0xaa4>
 8015670:	f000 fc11 	bl	8015e96 <__multadd>
 8015674:	4681      	mov	r9, r0
 8015676:	4606      	mov	r6, r0
 8015678:	9505      	str	r5, [sp, #20]
 801567a:	e776      	b.n	801556a <_dtoa_r+0x992>
 801567c:	f000 fc0b 	bl	8015e96 <__multadd>
 8015680:	4631      	mov	r1, r6
 8015682:	4681      	mov	r9, r0
 8015684:	2300      	movs	r3, #0
 8015686:	220a      	movs	r2, #10
 8015688:	4620      	mov	r0, r4
 801568a:	f000 fc04 	bl	8015e96 <__multadd>
 801568e:	4606      	mov	r6, r0
 8015690:	e7f2      	b.n	8015678 <_dtoa_r+0xaa0>
 8015692:	f04f 0900 	mov.w	r9, #0
 8015696:	2201      	movs	r2, #1
 8015698:	9904      	ldr	r1, [sp, #16]
 801569a:	4620      	mov	r0, r4
 801569c:	f000 fdb0 	bl	8016200 <__lshift>
 80156a0:	4639      	mov	r1, r7
 80156a2:	9004      	str	r0, [sp, #16]
 80156a4:	f000 fe00 	bl	80162a8 <__mcmp>
 80156a8:	2800      	cmp	r0, #0
 80156aa:	dcb6      	bgt.n	801561a <_dtoa_r+0xa42>
 80156ac:	d102      	bne.n	80156b4 <_dtoa_r+0xadc>
 80156ae:	f018 0f01 	tst.w	r8, #1
 80156b2:	d1b2      	bne.n	801561a <_dtoa_r+0xa42>
 80156b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80156b8:	2b30      	cmp	r3, #48	; 0x30
 80156ba:	f105 32ff 	add.w	r2, r5, #4294967295
 80156be:	f47f af0a 	bne.w	80154d6 <_dtoa_r+0x8fe>
 80156c2:	4615      	mov	r5, r2
 80156c4:	e7f6      	b.n	80156b4 <_dtoa_r+0xadc>
 80156c6:	4593      	cmp	fp, r2
 80156c8:	d105      	bne.n	80156d6 <_dtoa_r+0xafe>
 80156ca:	2331      	movs	r3, #49	; 0x31
 80156cc:	f10a 0a01 	add.w	sl, sl, #1
 80156d0:	f88b 3000 	strb.w	r3, [fp]
 80156d4:	e6ff      	b.n	80154d6 <_dtoa_r+0x8fe>
 80156d6:	4615      	mov	r5, r2
 80156d8:	e79f      	b.n	801561a <_dtoa_r+0xa42>
 80156da:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015740 <_dtoa_r+0xb68>
 80156de:	e007      	b.n	80156f0 <_dtoa_r+0xb18>
 80156e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80156e2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015744 <_dtoa_r+0xb6c>
 80156e6:	b11b      	cbz	r3, 80156f0 <_dtoa_r+0xb18>
 80156e8:	f10b 0308 	add.w	r3, fp, #8
 80156ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80156ee:	6013      	str	r3, [r2, #0]
 80156f0:	4658      	mov	r0, fp
 80156f2:	b017      	add	sp, #92	; 0x5c
 80156f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156f8:	9b06      	ldr	r3, [sp, #24]
 80156fa:	2b01      	cmp	r3, #1
 80156fc:	f77f ae35 	ble.w	801536a <_dtoa_r+0x792>
 8015700:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015702:	9307      	str	r3, [sp, #28]
 8015704:	e649      	b.n	801539a <_dtoa_r+0x7c2>
 8015706:	9b02      	ldr	r3, [sp, #8]
 8015708:	2b00      	cmp	r3, #0
 801570a:	dc03      	bgt.n	8015714 <_dtoa_r+0xb3c>
 801570c:	9b06      	ldr	r3, [sp, #24]
 801570e:	2b02      	cmp	r3, #2
 8015710:	f73f aecc 	bgt.w	80154ac <_dtoa_r+0x8d4>
 8015714:	465d      	mov	r5, fp
 8015716:	4639      	mov	r1, r7
 8015718:	9804      	ldr	r0, [sp, #16]
 801571a:	f7ff f9cf 	bl	8014abc <quorem>
 801571e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015722:	f805 8b01 	strb.w	r8, [r5], #1
 8015726:	9a02      	ldr	r2, [sp, #8]
 8015728:	eba5 030b 	sub.w	r3, r5, fp
 801572c:	429a      	cmp	r2, r3
 801572e:	ddb0      	ble.n	8015692 <_dtoa_r+0xaba>
 8015730:	2300      	movs	r3, #0
 8015732:	220a      	movs	r2, #10
 8015734:	9904      	ldr	r1, [sp, #16]
 8015736:	4620      	mov	r0, r4
 8015738:	f000 fbad 	bl	8015e96 <__multadd>
 801573c:	9004      	str	r0, [sp, #16]
 801573e:	e7ea      	b.n	8015716 <_dtoa_r+0xb3e>
 8015740:	080191cb 	.word	0x080191cb
 8015744:	08019090 	.word	0x08019090

08015748 <rshift>:
 8015748:	b5f0      	push	{r4, r5, r6, r7, lr}
 801574a:	6906      	ldr	r6, [r0, #16]
 801574c:	114b      	asrs	r3, r1, #5
 801574e:	429e      	cmp	r6, r3
 8015750:	f100 0414 	add.w	r4, r0, #20
 8015754:	dd30      	ble.n	80157b8 <rshift+0x70>
 8015756:	f011 011f 	ands.w	r1, r1, #31
 801575a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801575e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015762:	d108      	bne.n	8015776 <rshift+0x2e>
 8015764:	4621      	mov	r1, r4
 8015766:	42b2      	cmp	r2, r6
 8015768:	460b      	mov	r3, r1
 801576a:	d211      	bcs.n	8015790 <rshift+0x48>
 801576c:	f852 3b04 	ldr.w	r3, [r2], #4
 8015770:	f841 3b04 	str.w	r3, [r1], #4
 8015774:	e7f7      	b.n	8015766 <rshift+0x1e>
 8015776:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801577a:	f1c1 0c20 	rsb	ip, r1, #32
 801577e:	40cd      	lsrs	r5, r1
 8015780:	3204      	adds	r2, #4
 8015782:	4623      	mov	r3, r4
 8015784:	42b2      	cmp	r2, r6
 8015786:	4617      	mov	r7, r2
 8015788:	d30c      	bcc.n	80157a4 <rshift+0x5c>
 801578a:	601d      	str	r5, [r3, #0]
 801578c:	b105      	cbz	r5, 8015790 <rshift+0x48>
 801578e:	3304      	adds	r3, #4
 8015790:	1b1a      	subs	r2, r3, r4
 8015792:	42a3      	cmp	r3, r4
 8015794:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015798:	bf08      	it	eq
 801579a:	2300      	moveq	r3, #0
 801579c:	6102      	str	r2, [r0, #16]
 801579e:	bf08      	it	eq
 80157a0:	6143      	streq	r3, [r0, #20]
 80157a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157a4:	683f      	ldr	r7, [r7, #0]
 80157a6:	fa07 f70c 	lsl.w	r7, r7, ip
 80157aa:	433d      	orrs	r5, r7
 80157ac:	f843 5b04 	str.w	r5, [r3], #4
 80157b0:	f852 5b04 	ldr.w	r5, [r2], #4
 80157b4:	40cd      	lsrs	r5, r1
 80157b6:	e7e5      	b.n	8015784 <rshift+0x3c>
 80157b8:	4623      	mov	r3, r4
 80157ba:	e7e9      	b.n	8015790 <rshift+0x48>

080157bc <__hexdig_fun>:
 80157bc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80157c0:	2b09      	cmp	r3, #9
 80157c2:	d802      	bhi.n	80157ca <__hexdig_fun+0xe>
 80157c4:	3820      	subs	r0, #32
 80157c6:	b2c0      	uxtb	r0, r0
 80157c8:	4770      	bx	lr
 80157ca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80157ce:	2b05      	cmp	r3, #5
 80157d0:	d801      	bhi.n	80157d6 <__hexdig_fun+0x1a>
 80157d2:	3847      	subs	r0, #71	; 0x47
 80157d4:	e7f7      	b.n	80157c6 <__hexdig_fun+0xa>
 80157d6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80157da:	2b05      	cmp	r3, #5
 80157dc:	d801      	bhi.n	80157e2 <__hexdig_fun+0x26>
 80157de:	3827      	subs	r0, #39	; 0x27
 80157e0:	e7f1      	b.n	80157c6 <__hexdig_fun+0xa>
 80157e2:	2000      	movs	r0, #0
 80157e4:	4770      	bx	lr

080157e6 <__gethex>:
 80157e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157ea:	b08b      	sub	sp, #44	; 0x2c
 80157ec:	468a      	mov	sl, r1
 80157ee:	9002      	str	r0, [sp, #8]
 80157f0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80157f2:	9306      	str	r3, [sp, #24]
 80157f4:	4690      	mov	r8, r2
 80157f6:	f000 fadf 	bl	8015db8 <__localeconv_l>
 80157fa:	6803      	ldr	r3, [r0, #0]
 80157fc:	9303      	str	r3, [sp, #12]
 80157fe:	4618      	mov	r0, r3
 8015800:	f7ea fcf0 	bl	80001e4 <strlen>
 8015804:	9b03      	ldr	r3, [sp, #12]
 8015806:	9001      	str	r0, [sp, #4]
 8015808:	4403      	add	r3, r0
 801580a:	f04f 0b00 	mov.w	fp, #0
 801580e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015812:	9307      	str	r3, [sp, #28]
 8015814:	f8da 3000 	ldr.w	r3, [sl]
 8015818:	3302      	adds	r3, #2
 801581a:	461f      	mov	r7, r3
 801581c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015820:	2830      	cmp	r0, #48	; 0x30
 8015822:	d06c      	beq.n	80158fe <__gethex+0x118>
 8015824:	f7ff ffca 	bl	80157bc <__hexdig_fun>
 8015828:	4604      	mov	r4, r0
 801582a:	2800      	cmp	r0, #0
 801582c:	d16a      	bne.n	8015904 <__gethex+0x11e>
 801582e:	9a01      	ldr	r2, [sp, #4]
 8015830:	9903      	ldr	r1, [sp, #12]
 8015832:	4638      	mov	r0, r7
 8015834:	f001 fb78 	bl	8016f28 <strncmp>
 8015838:	2800      	cmp	r0, #0
 801583a:	d166      	bne.n	801590a <__gethex+0x124>
 801583c:	9b01      	ldr	r3, [sp, #4]
 801583e:	5cf8      	ldrb	r0, [r7, r3]
 8015840:	18fe      	adds	r6, r7, r3
 8015842:	f7ff ffbb 	bl	80157bc <__hexdig_fun>
 8015846:	2800      	cmp	r0, #0
 8015848:	d062      	beq.n	8015910 <__gethex+0x12a>
 801584a:	4633      	mov	r3, r6
 801584c:	7818      	ldrb	r0, [r3, #0]
 801584e:	2830      	cmp	r0, #48	; 0x30
 8015850:	461f      	mov	r7, r3
 8015852:	f103 0301 	add.w	r3, r3, #1
 8015856:	d0f9      	beq.n	801584c <__gethex+0x66>
 8015858:	f7ff ffb0 	bl	80157bc <__hexdig_fun>
 801585c:	fab0 f580 	clz	r5, r0
 8015860:	096d      	lsrs	r5, r5, #5
 8015862:	4634      	mov	r4, r6
 8015864:	f04f 0b01 	mov.w	fp, #1
 8015868:	463a      	mov	r2, r7
 801586a:	4616      	mov	r6, r2
 801586c:	3201      	adds	r2, #1
 801586e:	7830      	ldrb	r0, [r6, #0]
 8015870:	f7ff ffa4 	bl	80157bc <__hexdig_fun>
 8015874:	2800      	cmp	r0, #0
 8015876:	d1f8      	bne.n	801586a <__gethex+0x84>
 8015878:	9a01      	ldr	r2, [sp, #4]
 801587a:	9903      	ldr	r1, [sp, #12]
 801587c:	4630      	mov	r0, r6
 801587e:	f001 fb53 	bl	8016f28 <strncmp>
 8015882:	b950      	cbnz	r0, 801589a <__gethex+0xb4>
 8015884:	b954      	cbnz	r4, 801589c <__gethex+0xb6>
 8015886:	9b01      	ldr	r3, [sp, #4]
 8015888:	18f4      	adds	r4, r6, r3
 801588a:	4622      	mov	r2, r4
 801588c:	4616      	mov	r6, r2
 801588e:	3201      	adds	r2, #1
 8015890:	7830      	ldrb	r0, [r6, #0]
 8015892:	f7ff ff93 	bl	80157bc <__hexdig_fun>
 8015896:	2800      	cmp	r0, #0
 8015898:	d1f8      	bne.n	801588c <__gethex+0xa6>
 801589a:	b10c      	cbz	r4, 80158a0 <__gethex+0xba>
 801589c:	1ba4      	subs	r4, r4, r6
 801589e:	00a4      	lsls	r4, r4, #2
 80158a0:	7833      	ldrb	r3, [r6, #0]
 80158a2:	2b50      	cmp	r3, #80	; 0x50
 80158a4:	d001      	beq.n	80158aa <__gethex+0xc4>
 80158a6:	2b70      	cmp	r3, #112	; 0x70
 80158a8:	d140      	bne.n	801592c <__gethex+0x146>
 80158aa:	7873      	ldrb	r3, [r6, #1]
 80158ac:	2b2b      	cmp	r3, #43	; 0x2b
 80158ae:	d031      	beq.n	8015914 <__gethex+0x12e>
 80158b0:	2b2d      	cmp	r3, #45	; 0x2d
 80158b2:	d033      	beq.n	801591c <__gethex+0x136>
 80158b4:	1c71      	adds	r1, r6, #1
 80158b6:	f04f 0900 	mov.w	r9, #0
 80158ba:	7808      	ldrb	r0, [r1, #0]
 80158bc:	f7ff ff7e 	bl	80157bc <__hexdig_fun>
 80158c0:	1e43      	subs	r3, r0, #1
 80158c2:	b2db      	uxtb	r3, r3
 80158c4:	2b18      	cmp	r3, #24
 80158c6:	d831      	bhi.n	801592c <__gethex+0x146>
 80158c8:	f1a0 0210 	sub.w	r2, r0, #16
 80158cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80158d0:	f7ff ff74 	bl	80157bc <__hexdig_fun>
 80158d4:	1e43      	subs	r3, r0, #1
 80158d6:	b2db      	uxtb	r3, r3
 80158d8:	2b18      	cmp	r3, #24
 80158da:	d922      	bls.n	8015922 <__gethex+0x13c>
 80158dc:	f1b9 0f00 	cmp.w	r9, #0
 80158e0:	d000      	beq.n	80158e4 <__gethex+0xfe>
 80158e2:	4252      	negs	r2, r2
 80158e4:	4414      	add	r4, r2
 80158e6:	f8ca 1000 	str.w	r1, [sl]
 80158ea:	b30d      	cbz	r5, 8015930 <__gethex+0x14a>
 80158ec:	f1bb 0f00 	cmp.w	fp, #0
 80158f0:	bf0c      	ite	eq
 80158f2:	2706      	moveq	r7, #6
 80158f4:	2700      	movne	r7, #0
 80158f6:	4638      	mov	r0, r7
 80158f8:	b00b      	add	sp, #44	; 0x2c
 80158fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158fe:	f10b 0b01 	add.w	fp, fp, #1
 8015902:	e78a      	b.n	801581a <__gethex+0x34>
 8015904:	2500      	movs	r5, #0
 8015906:	462c      	mov	r4, r5
 8015908:	e7ae      	b.n	8015868 <__gethex+0x82>
 801590a:	463e      	mov	r6, r7
 801590c:	2501      	movs	r5, #1
 801590e:	e7c7      	b.n	80158a0 <__gethex+0xba>
 8015910:	4604      	mov	r4, r0
 8015912:	e7fb      	b.n	801590c <__gethex+0x126>
 8015914:	f04f 0900 	mov.w	r9, #0
 8015918:	1cb1      	adds	r1, r6, #2
 801591a:	e7ce      	b.n	80158ba <__gethex+0xd4>
 801591c:	f04f 0901 	mov.w	r9, #1
 8015920:	e7fa      	b.n	8015918 <__gethex+0x132>
 8015922:	230a      	movs	r3, #10
 8015924:	fb03 0202 	mla	r2, r3, r2, r0
 8015928:	3a10      	subs	r2, #16
 801592a:	e7cf      	b.n	80158cc <__gethex+0xe6>
 801592c:	4631      	mov	r1, r6
 801592e:	e7da      	b.n	80158e6 <__gethex+0x100>
 8015930:	1bf3      	subs	r3, r6, r7
 8015932:	3b01      	subs	r3, #1
 8015934:	4629      	mov	r1, r5
 8015936:	2b07      	cmp	r3, #7
 8015938:	dc49      	bgt.n	80159ce <__gethex+0x1e8>
 801593a:	9802      	ldr	r0, [sp, #8]
 801593c:	f000 fa60 	bl	8015e00 <_Balloc>
 8015940:	9b01      	ldr	r3, [sp, #4]
 8015942:	f100 0914 	add.w	r9, r0, #20
 8015946:	f04f 0b00 	mov.w	fp, #0
 801594a:	f1c3 0301 	rsb	r3, r3, #1
 801594e:	4605      	mov	r5, r0
 8015950:	f8cd 9010 	str.w	r9, [sp, #16]
 8015954:	46da      	mov	sl, fp
 8015956:	9308      	str	r3, [sp, #32]
 8015958:	42b7      	cmp	r7, r6
 801595a:	d33b      	bcc.n	80159d4 <__gethex+0x1ee>
 801595c:	9804      	ldr	r0, [sp, #16]
 801595e:	f840 ab04 	str.w	sl, [r0], #4
 8015962:	eba0 0009 	sub.w	r0, r0, r9
 8015966:	1080      	asrs	r0, r0, #2
 8015968:	6128      	str	r0, [r5, #16]
 801596a:	0147      	lsls	r7, r0, #5
 801596c:	4650      	mov	r0, sl
 801596e:	f000 fb0b 	bl	8015f88 <__hi0bits>
 8015972:	f8d8 6000 	ldr.w	r6, [r8]
 8015976:	1a3f      	subs	r7, r7, r0
 8015978:	42b7      	cmp	r7, r6
 801597a:	dd64      	ble.n	8015a46 <__gethex+0x260>
 801597c:	1bbf      	subs	r7, r7, r6
 801597e:	4639      	mov	r1, r7
 8015980:	4628      	mov	r0, r5
 8015982:	f000 fe1b 	bl	80165bc <__any_on>
 8015986:	4682      	mov	sl, r0
 8015988:	b178      	cbz	r0, 80159aa <__gethex+0x1c4>
 801598a:	1e7b      	subs	r3, r7, #1
 801598c:	1159      	asrs	r1, r3, #5
 801598e:	f003 021f 	and.w	r2, r3, #31
 8015992:	f04f 0a01 	mov.w	sl, #1
 8015996:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801599a:	fa0a f202 	lsl.w	r2, sl, r2
 801599e:	420a      	tst	r2, r1
 80159a0:	d003      	beq.n	80159aa <__gethex+0x1c4>
 80159a2:	4553      	cmp	r3, sl
 80159a4:	dc46      	bgt.n	8015a34 <__gethex+0x24e>
 80159a6:	f04f 0a02 	mov.w	sl, #2
 80159aa:	4639      	mov	r1, r7
 80159ac:	4628      	mov	r0, r5
 80159ae:	f7ff fecb 	bl	8015748 <rshift>
 80159b2:	443c      	add	r4, r7
 80159b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80159b8:	42a3      	cmp	r3, r4
 80159ba:	da52      	bge.n	8015a62 <__gethex+0x27c>
 80159bc:	4629      	mov	r1, r5
 80159be:	9802      	ldr	r0, [sp, #8]
 80159c0:	f000 fa52 	bl	8015e68 <_Bfree>
 80159c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80159c6:	2300      	movs	r3, #0
 80159c8:	6013      	str	r3, [r2, #0]
 80159ca:	27a3      	movs	r7, #163	; 0xa3
 80159cc:	e793      	b.n	80158f6 <__gethex+0x110>
 80159ce:	3101      	adds	r1, #1
 80159d0:	105b      	asrs	r3, r3, #1
 80159d2:	e7b0      	b.n	8015936 <__gethex+0x150>
 80159d4:	1e73      	subs	r3, r6, #1
 80159d6:	9305      	str	r3, [sp, #20]
 80159d8:	9a07      	ldr	r2, [sp, #28]
 80159da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80159de:	4293      	cmp	r3, r2
 80159e0:	d018      	beq.n	8015a14 <__gethex+0x22e>
 80159e2:	f1bb 0f20 	cmp.w	fp, #32
 80159e6:	d107      	bne.n	80159f8 <__gethex+0x212>
 80159e8:	9b04      	ldr	r3, [sp, #16]
 80159ea:	f8c3 a000 	str.w	sl, [r3]
 80159ee:	3304      	adds	r3, #4
 80159f0:	f04f 0a00 	mov.w	sl, #0
 80159f4:	9304      	str	r3, [sp, #16]
 80159f6:	46d3      	mov	fp, sl
 80159f8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80159fc:	f7ff fede 	bl	80157bc <__hexdig_fun>
 8015a00:	f000 000f 	and.w	r0, r0, #15
 8015a04:	fa00 f00b 	lsl.w	r0, r0, fp
 8015a08:	ea4a 0a00 	orr.w	sl, sl, r0
 8015a0c:	f10b 0b04 	add.w	fp, fp, #4
 8015a10:	9b05      	ldr	r3, [sp, #20]
 8015a12:	e00d      	b.n	8015a30 <__gethex+0x24a>
 8015a14:	9b05      	ldr	r3, [sp, #20]
 8015a16:	9a08      	ldr	r2, [sp, #32]
 8015a18:	4413      	add	r3, r2
 8015a1a:	42bb      	cmp	r3, r7
 8015a1c:	d3e1      	bcc.n	80159e2 <__gethex+0x1fc>
 8015a1e:	4618      	mov	r0, r3
 8015a20:	9a01      	ldr	r2, [sp, #4]
 8015a22:	9903      	ldr	r1, [sp, #12]
 8015a24:	9309      	str	r3, [sp, #36]	; 0x24
 8015a26:	f001 fa7f 	bl	8016f28 <strncmp>
 8015a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a2c:	2800      	cmp	r0, #0
 8015a2e:	d1d8      	bne.n	80159e2 <__gethex+0x1fc>
 8015a30:	461e      	mov	r6, r3
 8015a32:	e791      	b.n	8015958 <__gethex+0x172>
 8015a34:	1eb9      	subs	r1, r7, #2
 8015a36:	4628      	mov	r0, r5
 8015a38:	f000 fdc0 	bl	80165bc <__any_on>
 8015a3c:	2800      	cmp	r0, #0
 8015a3e:	d0b2      	beq.n	80159a6 <__gethex+0x1c0>
 8015a40:	f04f 0a03 	mov.w	sl, #3
 8015a44:	e7b1      	b.n	80159aa <__gethex+0x1c4>
 8015a46:	da09      	bge.n	8015a5c <__gethex+0x276>
 8015a48:	1bf7      	subs	r7, r6, r7
 8015a4a:	4629      	mov	r1, r5
 8015a4c:	463a      	mov	r2, r7
 8015a4e:	9802      	ldr	r0, [sp, #8]
 8015a50:	f000 fbd6 	bl	8016200 <__lshift>
 8015a54:	1be4      	subs	r4, r4, r7
 8015a56:	4605      	mov	r5, r0
 8015a58:	f100 0914 	add.w	r9, r0, #20
 8015a5c:	f04f 0a00 	mov.w	sl, #0
 8015a60:	e7a8      	b.n	80159b4 <__gethex+0x1ce>
 8015a62:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015a66:	42a0      	cmp	r0, r4
 8015a68:	dd6a      	ble.n	8015b40 <__gethex+0x35a>
 8015a6a:	1b04      	subs	r4, r0, r4
 8015a6c:	42a6      	cmp	r6, r4
 8015a6e:	dc2e      	bgt.n	8015ace <__gethex+0x2e8>
 8015a70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015a74:	2b02      	cmp	r3, #2
 8015a76:	d022      	beq.n	8015abe <__gethex+0x2d8>
 8015a78:	2b03      	cmp	r3, #3
 8015a7a:	d024      	beq.n	8015ac6 <__gethex+0x2e0>
 8015a7c:	2b01      	cmp	r3, #1
 8015a7e:	d115      	bne.n	8015aac <__gethex+0x2c6>
 8015a80:	42a6      	cmp	r6, r4
 8015a82:	d113      	bne.n	8015aac <__gethex+0x2c6>
 8015a84:	2e01      	cmp	r6, #1
 8015a86:	dc0b      	bgt.n	8015aa0 <__gethex+0x2ba>
 8015a88:	9a06      	ldr	r2, [sp, #24]
 8015a8a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015a8e:	6013      	str	r3, [r2, #0]
 8015a90:	2301      	movs	r3, #1
 8015a92:	612b      	str	r3, [r5, #16]
 8015a94:	f8c9 3000 	str.w	r3, [r9]
 8015a98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015a9a:	2762      	movs	r7, #98	; 0x62
 8015a9c:	601d      	str	r5, [r3, #0]
 8015a9e:	e72a      	b.n	80158f6 <__gethex+0x110>
 8015aa0:	1e71      	subs	r1, r6, #1
 8015aa2:	4628      	mov	r0, r5
 8015aa4:	f000 fd8a 	bl	80165bc <__any_on>
 8015aa8:	2800      	cmp	r0, #0
 8015aaa:	d1ed      	bne.n	8015a88 <__gethex+0x2a2>
 8015aac:	4629      	mov	r1, r5
 8015aae:	9802      	ldr	r0, [sp, #8]
 8015ab0:	f000 f9da 	bl	8015e68 <_Bfree>
 8015ab4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	6013      	str	r3, [r2, #0]
 8015aba:	2750      	movs	r7, #80	; 0x50
 8015abc:	e71b      	b.n	80158f6 <__gethex+0x110>
 8015abe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d0e1      	beq.n	8015a88 <__gethex+0x2a2>
 8015ac4:	e7f2      	b.n	8015aac <__gethex+0x2c6>
 8015ac6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d1dd      	bne.n	8015a88 <__gethex+0x2a2>
 8015acc:	e7ee      	b.n	8015aac <__gethex+0x2c6>
 8015ace:	1e67      	subs	r7, r4, #1
 8015ad0:	f1ba 0f00 	cmp.w	sl, #0
 8015ad4:	d131      	bne.n	8015b3a <__gethex+0x354>
 8015ad6:	b127      	cbz	r7, 8015ae2 <__gethex+0x2fc>
 8015ad8:	4639      	mov	r1, r7
 8015ada:	4628      	mov	r0, r5
 8015adc:	f000 fd6e 	bl	80165bc <__any_on>
 8015ae0:	4682      	mov	sl, r0
 8015ae2:	117a      	asrs	r2, r7, #5
 8015ae4:	2301      	movs	r3, #1
 8015ae6:	f007 071f 	and.w	r7, r7, #31
 8015aea:	fa03 f707 	lsl.w	r7, r3, r7
 8015aee:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015af2:	4621      	mov	r1, r4
 8015af4:	421f      	tst	r7, r3
 8015af6:	4628      	mov	r0, r5
 8015af8:	bf18      	it	ne
 8015afa:	f04a 0a02 	orrne.w	sl, sl, #2
 8015afe:	1b36      	subs	r6, r6, r4
 8015b00:	f7ff fe22 	bl	8015748 <rshift>
 8015b04:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015b08:	2702      	movs	r7, #2
 8015b0a:	f1ba 0f00 	cmp.w	sl, #0
 8015b0e:	d048      	beq.n	8015ba2 <__gethex+0x3bc>
 8015b10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015b14:	2b02      	cmp	r3, #2
 8015b16:	d015      	beq.n	8015b44 <__gethex+0x35e>
 8015b18:	2b03      	cmp	r3, #3
 8015b1a:	d017      	beq.n	8015b4c <__gethex+0x366>
 8015b1c:	2b01      	cmp	r3, #1
 8015b1e:	d109      	bne.n	8015b34 <__gethex+0x34e>
 8015b20:	f01a 0f02 	tst.w	sl, #2
 8015b24:	d006      	beq.n	8015b34 <__gethex+0x34e>
 8015b26:	f8d9 3000 	ldr.w	r3, [r9]
 8015b2a:	ea4a 0a03 	orr.w	sl, sl, r3
 8015b2e:	f01a 0f01 	tst.w	sl, #1
 8015b32:	d10e      	bne.n	8015b52 <__gethex+0x36c>
 8015b34:	f047 0710 	orr.w	r7, r7, #16
 8015b38:	e033      	b.n	8015ba2 <__gethex+0x3bc>
 8015b3a:	f04f 0a01 	mov.w	sl, #1
 8015b3e:	e7d0      	b.n	8015ae2 <__gethex+0x2fc>
 8015b40:	2701      	movs	r7, #1
 8015b42:	e7e2      	b.n	8015b0a <__gethex+0x324>
 8015b44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b46:	f1c3 0301 	rsb	r3, r3, #1
 8015b4a:	9315      	str	r3, [sp, #84]	; 0x54
 8015b4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d0f0      	beq.n	8015b34 <__gethex+0x34e>
 8015b52:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015b56:	f105 0314 	add.w	r3, r5, #20
 8015b5a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015b5e:	eb03 010a 	add.w	r1, r3, sl
 8015b62:	f04f 0c00 	mov.w	ip, #0
 8015b66:	4618      	mov	r0, r3
 8015b68:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015b70:	d01c      	beq.n	8015bac <__gethex+0x3c6>
 8015b72:	3201      	adds	r2, #1
 8015b74:	6002      	str	r2, [r0, #0]
 8015b76:	2f02      	cmp	r7, #2
 8015b78:	f105 0314 	add.w	r3, r5, #20
 8015b7c:	d138      	bne.n	8015bf0 <__gethex+0x40a>
 8015b7e:	f8d8 2000 	ldr.w	r2, [r8]
 8015b82:	3a01      	subs	r2, #1
 8015b84:	42b2      	cmp	r2, r6
 8015b86:	d10a      	bne.n	8015b9e <__gethex+0x3b8>
 8015b88:	1171      	asrs	r1, r6, #5
 8015b8a:	2201      	movs	r2, #1
 8015b8c:	f006 061f 	and.w	r6, r6, #31
 8015b90:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015b94:	fa02 f606 	lsl.w	r6, r2, r6
 8015b98:	421e      	tst	r6, r3
 8015b9a:	bf18      	it	ne
 8015b9c:	4617      	movne	r7, r2
 8015b9e:	f047 0720 	orr.w	r7, r7, #32
 8015ba2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015ba4:	601d      	str	r5, [r3, #0]
 8015ba6:	9b06      	ldr	r3, [sp, #24]
 8015ba8:	601c      	str	r4, [r3, #0]
 8015baa:	e6a4      	b.n	80158f6 <__gethex+0x110>
 8015bac:	4299      	cmp	r1, r3
 8015bae:	f843 cc04 	str.w	ip, [r3, #-4]
 8015bb2:	d8d8      	bhi.n	8015b66 <__gethex+0x380>
 8015bb4:	68ab      	ldr	r3, [r5, #8]
 8015bb6:	4599      	cmp	r9, r3
 8015bb8:	db12      	blt.n	8015be0 <__gethex+0x3fa>
 8015bba:	6869      	ldr	r1, [r5, #4]
 8015bbc:	9802      	ldr	r0, [sp, #8]
 8015bbe:	3101      	adds	r1, #1
 8015bc0:	f000 f91e 	bl	8015e00 <_Balloc>
 8015bc4:	692a      	ldr	r2, [r5, #16]
 8015bc6:	3202      	adds	r2, #2
 8015bc8:	f105 010c 	add.w	r1, r5, #12
 8015bcc:	4683      	mov	fp, r0
 8015bce:	0092      	lsls	r2, r2, #2
 8015bd0:	300c      	adds	r0, #12
 8015bd2:	f7fd f90d 	bl	8012df0 <memcpy>
 8015bd6:	4629      	mov	r1, r5
 8015bd8:	9802      	ldr	r0, [sp, #8]
 8015bda:	f000 f945 	bl	8015e68 <_Bfree>
 8015bde:	465d      	mov	r5, fp
 8015be0:	692b      	ldr	r3, [r5, #16]
 8015be2:	1c5a      	adds	r2, r3, #1
 8015be4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015be8:	612a      	str	r2, [r5, #16]
 8015bea:	2201      	movs	r2, #1
 8015bec:	615a      	str	r2, [r3, #20]
 8015bee:	e7c2      	b.n	8015b76 <__gethex+0x390>
 8015bf0:	692a      	ldr	r2, [r5, #16]
 8015bf2:	454a      	cmp	r2, r9
 8015bf4:	dd0b      	ble.n	8015c0e <__gethex+0x428>
 8015bf6:	2101      	movs	r1, #1
 8015bf8:	4628      	mov	r0, r5
 8015bfa:	f7ff fda5 	bl	8015748 <rshift>
 8015bfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c02:	3401      	adds	r4, #1
 8015c04:	42a3      	cmp	r3, r4
 8015c06:	f6ff aed9 	blt.w	80159bc <__gethex+0x1d6>
 8015c0a:	2701      	movs	r7, #1
 8015c0c:	e7c7      	b.n	8015b9e <__gethex+0x3b8>
 8015c0e:	f016 061f 	ands.w	r6, r6, #31
 8015c12:	d0fa      	beq.n	8015c0a <__gethex+0x424>
 8015c14:	449a      	add	sl, r3
 8015c16:	f1c6 0620 	rsb	r6, r6, #32
 8015c1a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015c1e:	f000 f9b3 	bl	8015f88 <__hi0bits>
 8015c22:	42b0      	cmp	r0, r6
 8015c24:	dbe7      	blt.n	8015bf6 <__gethex+0x410>
 8015c26:	e7f0      	b.n	8015c0a <__gethex+0x424>

08015c28 <L_shift>:
 8015c28:	f1c2 0208 	rsb	r2, r2, #8
 8015c2c:	0092      	lsls	r2, r2, #2
 8015c2e:	b570      	push	{r4, r5, r6, lr}
 8015c30:	f1c2 0620 	rsb	r6, r2, #32
 8015c34:	6843      	ldr	r3, [r0, #4]
 8015c36:	6804      	ldr	r4, [r0, #0]
 8015c38:	fa03 f506 	lsl.w	r5, r3, r6
 8015c3c:	432c      	orrs	r4, r5
 8015c3e:	40d3      	lsrs	r3, r2
 8015c40:	6004      	str	r4, [r0, #0]
 8015c42:	f840 3f04 	str.w	r3, [r0, #4]!
 8015c46:	4288      	cmp	r0, r1
 8015c48:	d3f4      	bcc.n	8015c34 <L_shift+0xc>
 8015c4a:	bd70      	pop	{r4, r5, r6, pc}

08015c4c <__match>:
 8015c4c:	b530      	push	{r4, r5, lr}
 8015c4e:	6803      	ldr	r3, [r0, #0]
 8015c50:	3301      	adds	r3, #1
 8015c52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015c56:	b914      	cbnz	r4, 8015c5e <__match+0x12>
 8015c58:	6003      	str	r3, [r0, #0]
 8015c5a:	2001      	movs	r0, #1
 8015c5c:	bd30      	pop	{r4, r5, pc}
 8015c5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015c62:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015c66:	2d19      	cmp	r5, #25
 8015c68:	bf98      	it	ls
 8015c6a:	3220      	addls	r2, #32
 8015c6c:	42a2      	cmp	r2, r4
 8015c6e:	d0f0      	beq.n	8015c52 <__match+0x6>
 8015c70:	2000      	movs	r0, #0
 8015c72:	e7f3      	b.n	8015c5c <__match+0x10>

08015c74 <__hexnan>:
 8015c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c78:	680b      	ldr	r3, [r1, #0]
 8015c7a:	6801      	ldr	r1, [r0, #0]
 8015c7c:	115f      	asrs	r7, r3, #5
 8015c7e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015c82:	f013 031f 	ands.w	r3, r3, #31
 8015c86:	b087      	sub	sp, #28
 8015c88:	bf18      	it	ne
 8015c8a:	3704      	addne	r7, #4
 8015c8c:	2500      	movs	r5, #0
 8015c8e:	1f3e      	subs	r6, r7, #4
 8015c90:	4682      	mov	sl, r0
 8015c92:	4690      	mov	r8, r2
 8015c94:	9301      	str	r3, [sp, #4]
 8015c96:	f847 5c04 	str.w	r5, [r7, #-4]
 8015c9a:	46b1      	mov	r9, r6
 8015c9c:	4634      	mov	r4, r6
 8015c9e:	9502      	str	r5, [sp, #8]
 8015ca0:	46ab      	mov	fp, r5
 8015ca2:	784a      	ldrb	r2, [r1, #1]
 8015ca4:	1c4b      	adds	r3, r1, #1
 8015ca6:	9303      	str	r3, [sp, #12]
 8015ca8:	b342      	cbz	r2, 8015cfc <__hexnan+0x88>
 8015caa:	4610      	mov	r0, r2
 8015cac:	9105      	str	r1, [sp, #20]
 8015cae:	9204      	str	r2, [sp, #16]
 8015cb0:	f7ff fd84 	bl	80157bc <__hexdig_fun>
 8015cb4:	2800      	cmp	r0, #0
 8015cb6:	d143      	bne.n	8015d40 <__hexnan+0xcc>
 8015cb8:	9a04      	ldr	r2, [sp, #16]
 8015cba:	9905      	ldr	r1, [sp, #20]
 8015cbc:	2a20      	cmp	r2, #32
 8015cbe:	d818      	bhi.n	8015cf2 <__hexnan+0x7e>
 8015cc0:	9b02      	ldr	r3, [sp, #8]
 8015cc2:	459b      	cmp	fp, r3
 8015cc4:	dd13      	ble.n	8015cee <__hexnan+0x7a>
 8015cc6:	454c      	cmp	r4, r9
 8015cc8:	d206      	bcs.n	8015cd8 <__hexnan+0x64>
 8015cca:	2d07      	cmp	r5, #7
 8015ccc:	dc04      	bgt.n	8015cd8 <__hexnan+0x64>
 8015cce:	462a      	mov	r2, r5
 8015cd0:	4649      	mov	r1, r9
 8015cd2:	4620      	mov	r0, r4
 8015cd4:	f7ff ffa8 	bl	8015c28 <L_shift>
 8015cd8:	4544      	cmp	r4, r8
 8015cda:	d944      	bls.n	8015d66 <__hexnan+0xf2>
 8015cdc:	2300      	movs	r3, #0
 8015cde:	f1a4 0904 	sub.w	r9, r4, #4
 8015ce2:	f844 3c04 	str.w	r3, [r4, #-4]
 8015ce6:	f8cd b008 	str.w	fp, [sp, #8]
 8015cea:	464c      	mov	r4, r9
 8015cec:	461d      	mov	r5, r3
 8015cee:	9903      	ldr	r1, [sp, #12]
 8015cf0:	e7d7      	b.n	8015ca2 <__hexnan+0x2e>
 8015cf2:	2a29      	cmp	r2, #41	; 0x29
 8015cf4:	d14a      	bne.n	8015d8c <__hexnan+0x118>
 8015cf6:	3102      	adds	r1, #2
 8015cf8:	f8ca 1000 	str.w	r1, [sl]
 8015cfc:	f1bb 0f00 	cmp.w	fp, #0
 8015d00:	d044      	beq.n	8015d8c <__hexnan+0x118>
 8015d02:	454c      	cmp	r4, r9
 8015d04:	d206      	bcs.n	8015d14 <__hexnan+0xa0>
 8015d06:	2d07      	cmp	r5, #7
 8015d08:	dc04      	bgt.n	8015d14 <__hexnan+0xa0>
 8015d0a:	462a      	mov	r2, r5
 8015d0c:	4649      	mov	r1, r9
 8015d0e:	4620      	mov	r0, r4
 8015d10:	f7ff ff8a 	bl	8015c28 <L_shift>
 8015d14:	4544      	cmp	r4, r8
 8015d16:	d928      	bls.n	8015d6a <__hexnan+0xf6>
 8015d18:	4643      	mov	r3, r8
 8015d1a:	f854 2b04 	ldr.w	r2, [r4], #4
 8015d1e:	f843 2b04 	str.w	r2, [r3], #4
 8015d22:	42a6      	cmp	r6, r4
 8015d24:	d2f9      	bcs.n	8015d1a <__hexnan+0xa6>
 8015d26:	2200      	movs	r2, #0
 8015d28:	f843 2b04 	str.w	r2, [r3], #4
 8015d2c:	429e      	cmp	r6, r3
 8015d2e:	d2fb      	bcs.n	8015d28 <__hexnan+0xb4>
 8015d30:	6833      	ldr	r3, [r6, #0]
 8015d32:	b91b      	cbnz	r3, 8015d3c <__hexnan+0xc8>
 8015d34:	4546      	cmp	r6, r8
 8015d36:	d127      	bne.n	8015d88 <__hexnan+0x114>
 8015d38:	2301      	movs	r3, #1
 8015d3a:	6033      	str	r3, [r6, #0]
 8015d3c:	2005      	movs	r0, #5
 8015d3e:	e026      	b.n	8015d8e <__hexnan+0x11a>
 8015d40:	3501      	adds	r5, #1
 8015d42:	2d08      	cmp	r5, #8
 8015d44:	f10b 0b01 	add.w	fp, fp, #1
 8015d48:	dd06      	ble.n	8015d58 <__hexnan+0xe4>
 8015d4a:	4544      	cmp	r4, r8
 8015d4c:	d9cf      	bls.n	8015cee <__hexnan+0x7a>
 8015d4e:	2300      	movs	r3, #0
 8015d50:	f844 3c04 	str.w	r3, [r4, #-4]
 8015d54:	2501      	movs	r5, #1
 8015d56:	3c04      	subs	r4, #4
 8015d58:	6822      	ldr	r2, [r4, #0]
 8015d5a:	f000 000f 	and.w	r0, r0, #15
 8015d5e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015d62:	6020      	str	r0, [r4, #0]
 8015d64:	e7c3      	b.n	8015cee <__hexnan+0x7a>
 8015d66:	2508      	movs	r5, #8
 8015d68:	e7c1      	b.n	8015cee <__hexnan+0x7a>
 8015d6a:	9b01      	ldr	r3, [sp, #4]
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d0df      	beq.n	8015d30 <__hexnan+0xbc>
 8015d70:	f04f 32ff 	mov.w	r2, #4294967295
 8015d74:	f1c3 0320 	rsb	r3, r3, #32
 8015d78:	fa22 f303 	lsr.w	r3, r2, r3
 8015d7c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015d80:	401a      	ands	r2, r3
 8015d82:	f847 2c04 	str.w	r2, [r7, #-4]
 8015d86:	e7d3      	b.n	8015d30 <__hexnan+0xbc>
 8015d88:	3e04      	subs	r6, #4
 8015d8a:	e7d1      	b.n	8015d30 <__hexnan+0xbc>
 8015d8c:	2004      	movs	r0, #4
 8015d8e:	b007      	add	sp, #28
 8015d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015d94 <__locale_ctype_ptr_l>:
 8015d94:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015d98:	4770      	bx	lr
	...

08015d9c <__locale_ctype_ptr>:
 8015d9c:	4b04      	ldr	r3, [pc, #16]	; (8015db0 <__locale_ctype_ptr+0x14>)
 8015d9e:	4a05      	ldr	r2, [pc, #20]	; (8015db4 <__locale_ctype_ptr+0x18>)
 8015da0:	681b      	ldr	r3, [r3, #0]
 8015da2:	6a1b      	ldr	r3, [r3, #32]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	bf08      	it	eq
 8015da8:	4613      	moveq	r3, r2
 8015daa:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8015dae:	4770      	bx	lr
 8015db0:	20000e34 	.word	0x20000e34
 8015db4:	20000e98 	.word	0x20000e98

08015db8 <__localeconv_l>:
 8015db8:	30f0      	adds	r0, #240	; 0xf0
 8015dba:	4770      	bx	lr

08015dbc <_localeconv_r>:
 8015dbc:	4b04      	ldr	r3, [pc, #16]	; (8015dd0 <_localeconv_r+0x14>)
 8015dbe:	681b      	ldr	r3, [r3, #0]
 8015dc0:	6a18      	ldr	r0, [r3, #32]
 8015dc2:	4b04      	ldr	r3, [pc, #16]	; (8015dd4 <_localeconv_r+0x18>)
 8015dc4:	2800      	cmp	r0, #0
 8015dc6:	bf08      	it	eq
 8015dc8:	4618      	moveq	r0, r3
 8015dca:	30f0      	adds	r0, #240	; 0xf0
 8015dcc:	4770      	bx	lr
 8015dce:	bf00      	nop
 8015dd0:	20000e34 	.word	0x20000e34
 8015dd4:	20000e98 	.word	0x20000e98

08015dd8 <__ascii_mbtowc>:
 8015dd8:	b082      	sub	sp, #8
 8015dda:	b901      	cbnz	r1, 8015dde <__ascii_mbtowc+0x6>
 8015ddc:	a901      	add	r1, sp, #4
 8015dde:	b142      	cbz	r2, 8015df2 <__ascii_mbtowc+0x1a>
 8015de0:	b14b      	cbz	r3, 8015df6 <__ascii_mbtowc+0x1e>
 8015de2:	7813      	ldrb	r3, [r2, #0]
 8015de4:	600b      	str	r3, [r1, #0]
 8015de6:	7812      	ldrb	r2, [r2, #0]
 8015de8:	1c10      	adds	r0, r2, #0
 8015dea:	bf18      	it	ne
 8015dec:	2001      	movne	r0, #1
 8015dee:	b002      	add	sp, #8
 8015df0:	4770      	bx	lr
 8015df2:	4610      	mov	r0, r2
 8015df4:	e7fb      	b.n	8015dee <__ascii_mbtowc+0x16>
 8015df6:	f06f 0001 	mvn.w	r0, #1
 8015dfa:	e7f8      	b.n	8015dee <__ascii_mbtowc+0x16>

08015dfc <__malloc_lock>:
 8015dfc:	4770      	bx	lr

08015dfe <__malloc_unlock>:
 8015dfe:	4770      	bx	lr

08015e00 <_Balloc>:
 8015e00:	b570      	push	{r4, r5, r6, lr}
 8015e02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015e04:	4604      	mov	r4, r0
 8015e06:	460e      	mov	r6, r1
 8015e08:	b93d      	cbnz	r5, 8015e1a <_Balloc+0x1a>
 8015e0a:	2010      	movs	r0, #16
 8015e0c:	f7fc ffe0 	bl	8012dd0 <malloc>
 8015e10:	6260      	str	r0, [r4, #36]	; 0x24
 8015e12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015e16:	6005      	str	r5, [r0, #0]
 8015e18:	60c5      	str	r5, [r0, #12]
 8015e1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015e1c:	68eb      	ldr	r3, [r5, #12]
 8015e1e:	b183      	cbz	r3, 8015e42 <_Balloc+0x42>
 8015e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015e22:	68db      	ldr	r3, [r3, #12]
 8015e24:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015e28:	b9b8      	cbnz	r0, 8015e5a <_Balloc+0x5a>
 8015e2a:	2101      	movs	r1, #1
 8015e2c:	fa01 f506 	lsl.w	r5, r1, r6
 8015e30:	1d6a      	adds	r2, r5, #5
 8015e32:	0092      	lsls	r2, r2, #2
 8015e34:	4620      	mov	r0, r4
 8015e36:	f000 fbe2 	bl	80165fe <_calloc_r>
 8015e3a:	b160      	cbz	r0, 8015e56 <_Balloc+0x56>
 8015e3c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015e40:	e00e      	b.n	8015e60 <_Balloc+0x60>
 8015e42:	2221      	movs	r2, #33	; 0x21
 8015e44:	2104      	movs	r1, #4
 8015e46:	4620      	mov	r0, r4
 8015e48:	f000 fbd9 	bl	80165fe <_calloc_r>
 8015e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015e4e:	60e8      	str	r0, [r5, #12]
 8015e50:	68db      	ldr	r3, [r3, #12]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d1e4      	bne.n	8015e20 <_Balloc+0x20>
 8015e56:	2000      	movs	r0, #0
 8015e58:	bd70      	pop	{r4, r5, r6, pc}
 8015e5a:	6802      	ldr	r2, [r0, #0]
 8015e5c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015e60:	2300      	movs	r3, #0
 8015e62:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015e66:	e7f7      	b.n	8015e58 <_Balloc+0x58>

08015e68 <_Bfree>:
 8015e68:	b570      	push	{r4, r5, r6, lr}
 8015e6a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015e6c:	4606      	mov	r6, r0
 8015e6e:	460d      	mov	r5, r1
 8015e70:	b93c      	cbnz	r4, 8015e82 <_Bfree+0x1a>
 8015e72:	2010      	movs	r0, #16
 8015e74:	f7fc ffac 	bl	8012dd0 <malloc>
 8015e78:	6270      	str	r0, [r6, #36]	; 0x24
 8015e7a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015e7e:	6004      	str	r4, [r0, #0]
 8015e80:	60c4      	str	r4, [r0, #12]
 8015e82:	b13d      	cbz	r5, 8015e94 <_Bfree+0x2c>
 8015e84:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015e86:	686a      	ldr	r2, [r5, #4]
 8015e88:	68db      	ldr	r3, [r3, #12]
 8015e8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015e8e:	6029      	str	r1, [r5, #0]
 8015e90:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015e94:	bd70      	pop	{r4, r5, r6, pc}

08015e96 <__multadd>:
 8015e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e9a:	690d      	ldr	r5, [r1, #16]
 8015e9c:	461f      	mov	r7, r3
 8015e9e:	4606      	mov	r6, r0
 8015ea0:	460c      	mov	r4, r1
 8015ea2:	f101 0c14 	add.w	ip, r1, #20
 8015ea6:	2300      	movs	r3, #0
 8015ea8:	f8dc 0000 	ldr.w	r0, [ip]
 8015eac:	b281      	uxth	r1, r0
 8015eae:	fb02 7101 	mla	r1, r2, r1, r7
 8015eb2:	0c0f      	lsrs	r7, r1, #16
 8015eb4:	0c00      	lsrs	r0, r0, #16
 8015eb6:	fb02 7000 	mla	r0, r2, r0, r7
 8015eba:	b289      	uxth	r1, r1
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015ec2:	429d      	cmp	r5, r3
 8015ec4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015ec8:	f84c 1b04 	str.w	r1, [ip], #4
 8015ecc:	dcec      	bgt.n	8015ea8 <__multadd+0x12>
 8015ece:	b1d7      	cbz	r7, 8015f06 <__multadd+0x70>
 8015ed0:	68a3      	ldr	r3, [r4, #8]
 8015ed2:	42ab      	cmp	r3, r5
 8015ed4:	dc12      	bgt.n	8015efc <__multadd+0x66>
 8015ed6:	6861      	ldr	r1, [r4, #4]
 8015ed8:	4630      	mov	r0, r6
 8015eda:	3101      	adds	r1, #1
 8015edc:	f7ff ff90 	bl	8015e00 <_Balloc>
 8015ee0:	6922      	ldr	r2, [r4, #16]
 8015ee2:	3202      	adds	r2, #2
 8015ee4:	f104 010c 	add.w	r1, r4, #12
 8015ee8:	4680      	mov	r8, r0
 8015eea:	0092      	lsls	r2, r2, #2
 8015eec:	300c      	adds	r0, #12
 8015eee:	f7fc ff7f 	bl	8012df0 <memcpy>
 8015ef2:	4621      	mov	r1, r4
 8015ef4:	4630      	mov	r0, r6
 8015ef6:	f7ff ffb7 	bl	8015e68 <_Bfree>
 8015efa:	4644      	mov	r4, r8
 8015efc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015f00:	3501      	adds	r5, #1
 8015f02:	615f      	str	r7, [r3, #20]
 8015f04:	6125      	str	r5, [r4, #16]
 8015f06:	4620      	mov	r0, r4
 8015f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015f0c <__s2b>:
 8015f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015f10:	460c      	mov	r4, r1
 8015f12:	4615      	mov	r5, r2
 8015f14:	461f      	mov	r7, r3
 8015f16:	2209      	movs	r2, #9
 8015f18:	3308      	adds	r3, #8
 8015f1a:	4606      	mov	r6, r0
 8015f1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8015f20:	2100      	movs	r1, #0
 8015f22:	2201      	movs	r2, #1
 8015f24:	429a      	cmp	r2, r3
 8015f26:	db20      	blt.n	8015f6a <__s2b+0x5e>
 8015f28:	4630      	mov	r0, r6
 8015f2a:	f7ff ff69 	bl	8015e00 <_Balloc>
 8015f2e:	9b08      	ldr	r3, [sp, #32]
 8015f30:	6143      	str	r3, [r0, #20]
 8015f32:	2d09      	cmp	r5, #9
 8015f34:	f04f 0301 	mov.w	r3, #1
 8015f38:	6103      	str	r3, [r0, #16]
 8015f3a:	dd19      	ble.n	8015f70 <__s2b+0x64>
 8015f3c:	f104 0809 	add.w	r8, r4, #9
 8015f40:	46c1      	mov	r9, r8
 8015f42:	442c      	add	r4, r5
 8015f44:	f819 3b01 	ldrb.w	r3, [r9], #1
 8015f48:	4601      	mov	r1, r0
 8015f4a:	3b30      	subs	r3, #48	; 0x30
 8015f4c:	220a      	movs	r2, #10
 8015f4e:	4630      	mov	r0, r6
 8015f50:	f7ff ffa1 	bl	8015e96 <__multadd>
 8015f54:	45a1      	cmp	r9, r4
 8015f56:	d1f5      	bne.n	8015f44 <__s2b+0x38>
 8015f58:	eb08 0405 	add.w	r4, r8, r5
 8015f5c:	3c08      	subs	r4, #8
 8015f5e:	1b2d      	subs	r5, r5, r4
 8015f60:	1963      	adds	r3, r4, r5
 8015f62:	42bb      	cmp	r3, r7
 8015f64:	db07      	blt.n	8015f76 <__s2b+0x6a>
 8015f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f6a:	0052      	lsls	r2, r2, #1
 8015f6c:	3101      	adds	r1, #1
 8015f6e:	e7d9      	b.n	8015f24 <__s2b+0x18>
 8015f70:	340a      	adds	r4, #10
 8015f72:	2509      	movs	r5, #9
 8015f74:	e7f3      	b.n	8015f5e <__s2b+0x52>
 8015f76:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015f7a:	4601      	mov	r1, r0
 8015f7c:	3b30      	subs	r3, #48	; 0x30
 8015f7e:	220a      	movs	r2, #10
 8015f80:	4630      	mov	r0, r6
 8015f82:	f7ff ff88 	bl	8015e96 <__multadd>
 8015f86:	e7eb      	b.n	8015f60 <__s2b+0x54>

08015f88 <__hi0bits>:
 8015f88:	0c02      	lsrs	r2, r0, #16
 8015f8a:	0412      	lsls	r2, r2, #16
 8015f8c:	4603      	mov	r3, r0
 8015f8e:	b9b2      	cbnz	r2, 8015fbe <__hi0bits+0x36>
 8015f90:	0403      	lsls	r3, r0, #16
 8015f92:	2010      	movs	r0, #16
 8015f94:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015f98:	bf04      	itt	eq
 8015f9a:	021b      	lsleq	r3, r3, #8
 8015f9c:	3008      	addeq	r0, #8
 8015f9e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015fa2:	bf04      	itt	eq
 8015fa4:	011b      	lsleq	r3, r3, #4
 8015fa6:	3004      	addeq	r0, #4
 8015fa8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015fac:	bf04      	itt	eq
 8015fae:	009b      	lsleq	r3, r3, #2
 8015fb0:	3002      	addeq	r0, #2
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	db06      	blt.n	8015fc4 <__hi0bits+0x3c>
 8015fb6:	005b      	lsls	r3, r3, #1
 8015fb8:	d503      	bpl.n	8015fc2 <__hi0bits+0x3a>
 8015fba:	3001      	adds	r0, #1
 8015fbc:	4770      	bx	lr
 8015fbe:	2000      	movs	r0, #0
 8015fc0:	e7e8      	b.n	8015f94 <__hi0bits+0xc>
 8015fc2:	2020      	movs	r0, #32
 8015fc4:	4770      	bx	lr

08015fc6 <__lo0bits>:
 8015fc6:	6803      	ldr	r3, [r0, #0]
 8015fc8:	f013 0207 	ands.w	r2, r3, #7
 8015fcc:	4601      	mov	r1, r0
 8015fce:	d00b      	beq.n	8015fe8 <__lo0bits+0x22>
 8015fd0:	07da      	lsls	r2, r3, #31
 8015fd2:	d423      	bmi.n	801601c <__lo0bits+0x56>
 8015fd4:	0798      	lsls	r0, r3, #30
 8015fd6:	bf49      	itett	mi
 8015fd8:	085b      	lsrmi	r3, r3, #1
 8015fda:	089b      	lsrpl	r3, r3, #2
 8015fdc:	2001      	movmi	r0, #1
 8015fde:	600b      	strmi	r3, [r1, #0]
 8015fe0:	bf5c      	itt	pl
 8015fe2:	600b      	strpl	r3, [r1, #0]
 8015fe4:	2002      	movpl	r0, #2
 8015fe6:	4770      	bx	lr
 8015fe8:	b298      	uxth	r0, r3
 8015fea:	b9a8      	cbnz	r0, 8016018 <__lo0bits+0x52>
 8015fec:	0c1b      	lsrs	r3, r3, #16
 8015fee:	2010      	movs	r0, #16
 8015ff0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015ff4:	bf04      	itt	eq
 8015ff6:	0a1b      	lsreq	r3, r3, #8
 8015ff8:	3008      	addeq	r0, #8
 8015ffa:	071a      	lsls	r2, r3, #28
 8015ffc:	bf04      	itt	eq
 8015ffe:	091b      	lsreq	r3, r3, #4
 8016000:	3004      	addeq	r0, #4
 8016002:	079a      	lsls	r2, r3, #30
 8016004:	bf04      	itt	eq
 8016006:	089b      	lsreq	r3, r3, #2
 8016008:	3002      	addeq	r0, #2
 801600a:	07da      	lsls	r2, r3, #31
 801600c:	d402      	bmi.n	8016014 <__lo0bits+0x4e>
 801600e:	085b      	lsrs	r3, r3, #1
 8016010:	d006      	beq.n	8016020 <__lo0bits+0x5a>
 8016012:	3001      	adds	r0, #1
 8016014:	600b      	str	r3, [r1, #0]
 8016016:	4770      	bx	lr
 8016018:	4610      	mov	r0, r2
 801601a:	e7e9      	b.n	8015ff0 <__lo0bits+0x2a>
 801601c:	2000      	movs	r0, #0
 801601e:	4770      	bx	lr
 8016020:	2020      	movs	r0, #32
 8016022:	4770      	bx	lr

08016024 <__i2b>:
 8016024:	b510      	push	{r4, lr}
 8016026:	460c      	mov	r4, r1
 8016028:	2101      	movs	r1, #1
 801602a:	f7ff fee9 	bl	8015e00 <_Balloc>
 801602e:	2201      	movs	r2, #1
 8016030:	6144      	str	r4, [r0, #20]
 8016032:	6102      	str	r2, [r0, #16]
 8016034:	bd10      	pop	{r4, pc}

08016036 <__multiply>:
 8016036:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801603a:	4614      	mov	r4, r2
 801603c:	690a      	ldr	r2, [r1, #16]
 801603e:	6923      	ldr	r3, [r4, #16]
 8016040:	429a      	cmp	r2, r3
 8016042:	bfb8      	it	lt
 8016044:	460b      	movlt	r3, r1
 8016046:	4688      	mov	r8, r1
 8016048:	bfbc      	itt	lt
 801604a:	46a0      	movlt	r8, r4
 801604c:	461c      	movlt	r4, r3
 801604e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016052:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016056:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801605a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801605e:	eb07 0609 	add.w	r6, r7, r9
 8016062:	42b3      	cmp	r3, r6
 8016064:	bfb8      	it	lt
 8016066:	3101      	addlt	r1, #1
 8016068:	f7ff feca 	bl	8015e00 <_Balloc>
 801606c:	f100 0514 	add.w	r5, r0, #20
 8016070:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016074:	462b      	mov	r3, r5
 8016076:	2200      	movs	r2, #0
 8016078:	4573      	cmp	r3, lr
 801607a:	d316      	bcc.n	80160aa <__multiply+0x74>
 801607c:	f104 0214 	add.w	r2, r4, #20
 8016080:	f108 0114 	add.w	r1, r8, #20
 8016084:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016088:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801608c:	9300      	str	r3, [sp, #0]
 801608e:	9b00      	ldr	r3, [sp, #0]
 8016090:	9201      	str	r2, [sp, #4]
 8016092:	4293      	cmp	r3, r2
 8016094:	d80c      	bhi.n	80160b0 <__multiply+0x7a>
 8016096:	2e00      	cmp	r6, #0
 8016098:	dd03      	ble.n	80160a2 <__multiply+0x6c>
 801609a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801609e:	2b00      	cmp	r3, #0
 80160a0:	d05d      	beq.n	801615e <__multiply+0x128>
 80160a2:	6106      	str	r6, [r0, #16]
 80160a4:	b003      	add	sp, #12
 80160a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160aa:	f843 2b04 	str.w	r2, [r3], #4
 80160ae:	e7e3      	b.n	8016078 <__multiply+0x42>
 80160b0:	f8b2 b000 	ldrh.w	fp, [r2]
 80160b4:	f1bb 0f00 	cmp.w	fp, #0
 80160b8:	d023      	beq.n	8016102 <__multiply+0xcc>
 80160ba:	4689      	mov	r9, r1
 80160bc:	46ac      	mov	ip, r5
 80160be:	f04f 0800 	mov.w	r8, #0
 80160c2:	f859 4b04 	ldr.w	r4, [r9], #4
 80160c6:	f8dc a000 	ldr.w	sl, [ip]
 80160ca:	b2a3      	uxth	r3, r4
 80160cc:	fa1f fa8a 	uxth.w	sl, sl
 80160d0:	fb0b a303 	mla	r3, fp, r3, sl
 80160d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80160d8:	f8dc 4000 	ldr.w	r4, [ip]
 80160dc:	4443      	add	r3, r8
 80160de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80160e2:	fb0b 840a 	mla	r4, fp, sl, r8
 80160e6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80160ea:	46e2      	mov	sl, ip
 80160ec:	b29b      	uxth	r3, r3
 80160ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80160f2:	454f      	cmp	r7, r9
 80160f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80160f8:	f84a 3b04 	str.w	r3, [sl], #4
 80160fc:	d82b      	bhi.n	8016156 <__multiply+0x120>
 80160fe:	f8cc 8004 	str.w	r8, [ip, #4]
 8016102:	9b01      	ldr	r3, [sp, #4]
 8016104:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016108:	3204      	adds	r2, #4
 801610a:	f1ba 0f00 	cmp.w	sl, #0
 801610e:	d020      	beq.n	8016152 <__multiply+0x11c>
 8016110:	682b      	ldr	r3, [r5, #0]
 8016112:	4689      	mov	r9, r1
 8016114:	46a8      	mov	r8, r5
 8016116:	f04f 0b00 	mov.w	fp, #0
 801611a:	f8b9 c000 	ldrh.w	ip, [r9]
 801611e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016122:	fb0a 440c 	mla	r4, sl, ip, r4
 8016126:	445c      	add	r4, fp
 8016128:	46c4      	mov	ip, r8
 801612a:	b29b      	uxth	r3, r3
 801612c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016130:	f84c 3b04 	str.w	r3, [ip], #4
 8016134:	f859 3b04 	ldr.w	r3, [r9], #4
 8016138:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801613c:	0c1b      	lsrs	r3, r3, #16
 801613e:	fb0a b303 	mla	r3, sl, r3, fp
 8016142:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016146:	454f      	cmp	r7, r9
 8016148:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801614c:	d805      	bhi.n	801615a <__multiply+0x124>
 801614e:	f8c8 3004 	str.w	r3, [r8, #4]
 8016152:	3504      	adds	r5, #4
 8016154:	e79b      	b.n	801608e <__multiply+0x58>
 8016156:	46d4      	mov	ip, sl
 8016158:	e7b3      	b.n	80160c2 <__multiply+0x8c>
 801615a:	46e0      	mov	r8, ip
 801615c:	e7dd      	b.n	801611a <__multiply+0xe4>
 801615e:	3e01      	subs	r6, #1
 8016160:	e799      	b.n	8016096 <__multiply+0x60>
	...

08016164 <__pow5mult>:
 8016164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016168:	4615      	mov	r5, r2
 801616a:	f012 0203 	ands.w	r2, r2, #3
 801616e:	4606      	mov	r6, r0
 8016170:	460f      	mov	r7, r1
 8016172:	d007      	beq.n	8016184 <__pow5mult+0x20>
 8016174:	3a01      	subs	r2, #1
 8016176:	4c21      	ldr	r4, [pc, #132]	; (80161fc <__pow5mult+0x98>)
 8016178:	2300      	movs	r3, #0
 801617a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801617e:	f7ff fe8a 	bl	8015e96 <__multadd>
 8016182:	4607      	mov	r7, r0
 8016184:	10ad      	asrs	r5, r5, #2
 8016186:	d035      	beq.n	80161f4 <__pow5mult+0x90>
 8016188:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801618a:	b93c      	cbnz	r4, 801619c <__pow5mult+0x38>
 801618c:	2010      	movs	r0, #16
 801618e:	f7fc fe1f 	bl	8012dd0 <malloc>
 8016192:	6270      	str	r0, [r6, #36]	; 0x24
 8016194:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016198:	6004      	str	r4, [r0, #0]
 801619a:	60c4      	str	r4, [r0, #12]
 801619c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80161a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80161a4:	b94c      	cbnz	r4, 80161ba <__pow5mult+0x56>
 80161a6:	f240 2171 	movw	r1, #625	; 0x271
 80161aa:	4630      	mov	r0, r6
 80161ac:	f7ff ff3a 	bl	8016024 <__i2b>
 80161b0:	2300      	movs	r3, #0
 80161b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80161b6:	4604      	mov	r4, r0
 80161b8:	6003      	str	r3, [r0, #0]
 80161ba:	f04f 0800 	mov.w	r8, #0
 80161be:	07eb      	lsls	r3, r5, #31
 80161c0:	d50a      	bpl.n	80161d8 <__pow5mult+0x74>
 80161c2:	4639      	mov	r1, r7
 80161c4:	4622      	mov	r2, r4
 80161c6:	4630      	mov	r0, r6
 80161c8:	f7ff ff35 	bl	8016036 <__multiply>
 80161cc:	4639      	mov	r1, r7
 80161ce:	4681      	mov	r9, r0
 80161d0:	4630      	mov	r0, r6
 80161d2:	f7ff fe49 	bl	8015e68 <_Bfree>
 80161d6:	464f      	mov	r7, r9
 80161d8:	106d      	asrs	r5, r5, #1
 80161da:	d00b      	beq.n	80161f4 <__pow5mult+0x90>
 80161dc:	6820      	ldr	r0, [r4, #0]
 80161de:	b938      	cbnz	r0, 80161f0 <__pow5mult+0x8c>
 80161e0:	4622      	mov	r2, r4
 80161e2:	4621      	mov	r1, r4
 80161e4:	4630      	mov	r0, r6
 80161e6:	f7ff ff26 	bl	8016036 <__multiply>
 80161ea:	6020      	str	r0, [r4, #0]
 80161ec:	f8c0 8000 	str.w	r8, [r0]
 80161f0:	4604      	mov	r4, r0
 80161f2:	e7e4      	b.n	80161be <__pow5mult+0x5a>
 80161f4:	4638      	mov	r0, r7
 80161f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80161fa:	bf00      	nop
 80161fc:	08019198 	.word	0x08019198

08016200 <__lshift>:
 8016200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016204:	460c      	mov	r4, r1
 8016206:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801620a:	6923      	ldr	r3, [r4, #16]
 801620c:	6849      	ldr	r1, [r1, #4]
 801620e:	eb0a 0903 	add.w	r9, sl, r3
 8016212:	68a3      	ldr	r3, [r4, #8]
 8016214:	4607      	mov	r7, r0
 8016216:	4616      	mov	r6, r2
 8016218:	f109 0501 	add.w	r5, r9, #1
 801621c:	42ab      	cmp	r3, r5
 801621e:	db32      	blt.n	8016286 <__lshift+0x86>
 8016220:	4638      	mov	r0, r7
 8016222:	f7ff fded 	bl	8015e00 <_Balloc>
 8016226:	2300      	movs	r3, #0
 8016228:	4680      	mov	r8, r0
 801622a:	f100 0114 	add.w	r1, r0, #20
 801622e:	461a      	mov	r2, r3
 8016230:	4553      	cmp	r3, sl
 8016232:	db2b      	blt.n	801628c <__lshift+0x8c>
 8016234:	6920      	ldr	r0, [r4, #16]
 8016236:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801623a:	f104 0314 	add.w	r3, r4, #20
 801623e:	f016 021f 	ands.w	r2, r6, #31
 8016242:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016246:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801624a:	d025      	beq.n	8016298 <__lshift+0x98>
 801624c:	f1c2 0e20 	rsb	lr, r2, #32
 8016250:	2000      	movs	r0, #0
 8016252:	681e      	ldr	r6, [r3, #0]
 8016254:	468a      	mov	sl, r1
 8016256:	4096      	lsls	r6, r2
 8016258:	4330      	orrs	r0, r6
 801625a:	f84a 0b04 	str.w	r0, [sl], #4
 801625e:	f853 0b04 	ldr.w	r0, [r3], #4
 8016262:	459c      	cmp	ip, r3
 8016264:	fa20 f00e 	lsr.w	r0, r0, lr
 8016268:	d814      	bhi.n	8016294 <__lshift+0x94>
 801626a:	6048      	str	r0, [r1, #4]
 801626c:	b108      	cbz	r0, 8016272 <__lshift+0x72>
 801626e:	f109 0502 	add.w	r5, r9, #2
 8016272:	3d01      	subs	r5, #1
 8016274:	4638      	mov	r0, r7
 8016276:	f8c8 5010 	str.w	r5, [r8, #16]
 801627a:	4621      	mov	r1, r4
 801627c:	f7ff fdf4 	bl	8015e68 <_Bfree>
 8016280:	4640      	mov	r0, r8
 8016282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016286:	3101      	adds	r1, #1
 8016288:	005b      	lsls	r3, r3, #1
 801628a:	e7c7      	b.n	801621c <__lshift+0x1c>
 801628c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016290:	3301      	adds	r3, #1
 8016292:	e7cd      	b.n	8016230 <__lshift+0x30>
 8016294:	4651      	mov	r1, sl
 8016296:	e7dc      	b.n	8016252 <__lshift+0x52>
 8016298:	3904      	subs	r1, #4
 801629a:	f853 2b04 	ldr.w	r2, [r3], #4
 801629e:	f841 2f04 	str.w	r2, [r1, #4]!
 80162a2:	459c      	cmp	ip, r3
 80162a4:	d8f9      	bhi.n	801629a <__lshift+0x9a>
 80162a6:	e7e4      	b.n	8016272 <__lshift+0x72>

080162a8 <__mcmp>:
 80162a8:	6903      	ldr	r3, [r0, #16]
 80162aa:	690a      	ldr	r2, [r1, #16]
 80162ac:	1a9b      	subs	r3, r3, r2
 80162ae:	b530      	push	{r4, r5, lr}
 80162b0:	d10c      	bne.n	80162cc <__mcmp+0x24>
 80162b2:	0092      	lsls	r2, r2, #2
 80162b4:	3014      	adds	r0, #20
 80162b6:	3114      	adds	r1, #20
 80162b8:	1884      	adds	r4, r0, r2
 80162ba:	4411      	add	r1, r2
 80162bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80162c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80162c4:	4295      	cmp	r5, r2
 80162c6:	d003      	beq.n	80162d0 <__mcmp+0x28>
 80162c8:	d305      	bcc.n	80162d6 <__mcmp+0x2e>
 80162ca:	2301      	movs	r3, #1
 80162cc:	4618      	mov	r0, r3
 80162ce:	bd30      	pop	{r4, r5, pc}
 80162d0:	42a0      	cmp	r0, r4
 80162d2:	d3f3      	bcc.n	80162bc <__mcmp+0x14>
 80162d4:	e7fa      	b.n	80162cc <__mcmp+0x24>
 80162d6:	f04f 33ff 	mov.w	r3, #4294967295
 80162da:	e7f7      	b.n	80162cc <__mcmp+0x24>

080162dc <__mdiff>:
 80162dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80162e0:	460d      	mov	r5, r1
 80162e2:	4607      	mov	r7, r0
 80162e4:	4611      	mov	r1, r2
 80162e6:	4628      	mov	r0, r5
 80162e8:	4614      	mov	r4, r2
 80162ea:	f7ff ffdd 	bl	80162a8 <__mcmp>
 80162ee:	1e06      	subs	r6, r0, #0
 80162f0:	d108      	bne.n	8016304 <__mdiff+0x28>
 80162f2:	4631      	mov	r1, r6
 80162f4:	4638      	mov	r0, r7
 80162f6:	f7ff fd83 	bl	8015e00 <_Balloc>
 80162fa:	2301      	movs	r3, #1
 80162fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016304:	bfa4      	itt	ge
 8016306:	4623      	movge	r3, r4
 8016308:	462c      	movge	r4, r5
 801630a:	4638      	mov	r0, r7
 801630c:	6861      	ldr	r1, [r4, #4]
 801630e:	bfa6      	itte	ge
 8016310:	461d      	movge	r5, r3
 8016312:	2600      	movge	r6, #0
 8016314:	2601      	movlt	r6, #1
 8016316:	f7ff fd73 	bl	8015e00 <_Balloc>
 801631a:	692b      	ldr	r3, [r5, #16]
 801631c:	60c6      	str	r6, [r0, #12]
 801631e:	6926      	ldr	r6, [r4, #16]
 8016320:	f105 0914 	add.w	r9, r5, #20
 8016324:	f104 0214 	add.w	r2, r4, #20
 8016328:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801632c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016330:	f100 0514 	add.w	r5, r0, #20
 8016334:	f04f 0e00 	mov.w	lr, #0
 8016338:	f852 ab04 	ldr.w	sl, [r2], #4
 801633c:	f859 4b04 	ldr.w	r4, [r9], #4
 8016340:	fa1e f18a 	uxtah	r1, lr, sl
 8016344:	b2a3      	uxth	r3, r4
 8016346:	1ac9      	subs	r1, r1, r3
 8016348:	0c23      	lsrs	r3, r4, #16
 801634a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801634e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016352:	b289      	uxth	r1, r1
 8016354:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016358:	45c8      	cmp	r8, r9
 801635a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801635e:	4694      	mov	ip, r2
 8016360:	f845 3b04 	str.w	r3, [r5], #4
 8016364:	d8e8      	bhi.n	8016338 <__mdiff+0x5c>
 8016366:	45bc      	cmp	ip, r7
 8016368:	d304      	bcc.n	8016374 <__mdiff+0x98>
 801636a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801636e:	b183      	cbz	r3, 8016392 <__mdiff+0xb6>
 8016370:	6106      	str	r6, [r0, #16]
 8016372:	e7c5      	b.n	8016300 <__mdiff+0x24>
 8016374:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016378:	fa1e f381 	uxtah	r3, lr, r1
 801637c:	141a      	asrs	r2, r3, #16
 801637e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016382:	b29b      	uxth	r3, r3
 8016384:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016388:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801638c:	f845 3b04 	str.w	r3, [r5], #4
 8016390:	e7e9      	b.n	8016366 <__mdiff+0x8a>
 8016392:	3e01      	subs	r6, #1
 8016394:	e7e9      	b.n	801636a <__mdiff+0x8e>
	...

08016398 <__ulp>:
 8016398:	4b12      	ldr	r3, [pc, #72]	; (80163e4 <__ulp+0x4c>)
 801639a:	ee10 2a90 	vmov	r2, s1
 801639e:	401a      	ands	r2, r3
 80163a0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	dd04      	ble.n	80163b2 <__ulp+0x1a>
 80163a8:	2000      	movs	r0, #0
 80163aa:	4619      	mov	r1, r3
 80163ac:	ec41 0b10 	vmov	d0, r0, r1
 80163b0:	4770      	bx	lr
 80163b2:	425b      	negs	r3, r3
 80163b4:	151b      	asrs	r3, r3, #20
 80163b6:	2b13      	cmp	r3, #19
 80163b8:	f04f 0000 	mov.w	r0, #0
 80163bc:	f04f 0100 	mov.w	r1, #0
 80163c0:	dc04      	bgt.n	80163cc <__ulp+0x34>
 80163c2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80163c6:	fa42 f103 	asr.w	r1, r2, r3
 80163ca:	e7ef      	b.n	80163ac <__ulp+0x14>
 80163cc:	3b14      	subs	r3, #20
 80163ce:	2b1e      	cmp	r3, #30
 80163d0:	f04f 0201 	mov.w	r2, #1
 80163d4:	bfda      	itte	le
 80163d6:	f1c3 031f 	rsble	r3, r3, #31
 80163da:	fa02 f303 	lslle.w	r3, r2, r3
 80163de:	4613      	movgt	r3, r2
 80163e0:	4618      	mov	r0, r3
 80163e2:	e7e3      	b.n	80163ac <__ulp+0x14>
 80163e4:	7ff00000 	.word	0x7ff00000

080163e8 <__b2d>:
 80163e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163ea:	6905      	ldr	r5, [r0, #16]
 80163ec:	f100 0714 	add.w	r7, r0, #20
 80163f0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80163f4:	1f2e      	subs	r6, r5, #4
 80163f6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80163fa:	4620      	mov	r0, r4
 80163fc:	f7ff fdc4 	bl	8015f88 <__hi0bits>
 8016400:	f1c0 0320 	rsb	r3, r0, #32
 8016404:	280a      	cmp	r0, #10
 8016406:	600b      	str	r3, [r1, #0]
 8016408:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016480 <__b2d+0x98>
 801640c:	dc14      	bgt.n	8016438 <__b2d+0x50>
 801640e:	f1c0 0e0b 	rsb	lr, r0, #11
 8016412:	fa24 f10e 	lsr.w	r1, r4, lr
 8016416:	42b7      	cmp	r7, r6
 8016418:	ea41 030c 	orr.w	r3, r1, ip
 801641c:	bf34      	ite	cc
 801641e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016422:	2100      	movcs	r1, #0
 8016424:	3015      	adds	r0, #21
 8016426:	fa04 f000 	lsl.w	r0, r4, r0
 801642a:	fa21 f10e 	lsr.w	r1, r1, lr
 801642e:	ea40 0201 	orr.w	r2, r0, r1
 8016432:	ec43 2b10 	vmov	d0, r2, r3
 8016436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016438:	42b7      	cmp	r7, r6
 801643a:	bf3a      	itte	cc
 801643c:	f1a5 0608 	subcc.w	r6, r5, #8
 8016440:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016444:	2100      	movcs	r1, #0
 8016446:	380b      	subs	r0, #11
 8016448:	d015      	beq.n	8016476 <__b2d+0x8e>
 801644a:	4084      	lsls	r4, r0
 801644c:	f1c0 0520 	rsb	r5, r0, #32
 8016450:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016454:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016458:	42be      	cmp	r6, r7
 801645a:	fa21 fc05 	lsr.w	ip, r1, r5
 801645e:	ea44 030c 	orr.w	r3, r4, ip
 8016462:	bf8c      	ite	hi
 8016464:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016468:	2400      	movls	r4, #0
 801646a:	fa01 f000 	lsl.w	r0, r1, r0
 801646e:	40ec      	lsrs	r4, r5
 8016470:	ea40 0204 	orr.w	r2, r0, r4
 8016474:	e7dd      	b.n	8016432 <__b2d+0x4a>
 8016476:	ea44 030c 	orr.w	r3, r4, ip
 801647a:	460a      	mov	r2, r1
 801647c:	e7d9      	b.n	8016432 <__b2d+0x4a>
 801647e:	bf00      	nop
 8016480:	3ff00000 	.word	0x3ff00000

08016484 <__d2b>:
 8016484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016488:	460e      	mov	r6, r1
 801648a:	2101      	movs	r1, #1
 801648c:	ec59 8b10 	vmov	r8, r9, d0
 8016490:	4615      	mov	r5, r2
 8016492:	f7ff fcb5 	bl	8015e00 <_Balloc>
 8016496:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801649a:	4607      	mov	r7, r0
 801649c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80164a0:	bb34      	cbnz	r4, 80164f0 <__d2b+0x6c>
 80164a2:	9301      	str	r3, [sp, #4]
 80164a4:	f1b8 0300 	subs.w	r3, r8, #0
 80164a8:	d027      	beq.n	80164fa <__d2b+0x76>
 80164aa:	a802      	add	r0, sp, #8
 80164ac:	f840 3d08 	str.w	r3, [r0, #-8]!
 80164b0:	f7ff fd89 	bl	8015fc6 <__lo0bits>
 80164b4:	9900      	ldr	r1, [sp, #0]
 80164b6:	b1f0      	cbz	r0, 80164f6 <__d2b+0x72>
 80164b8:	9a01      	ldr	r2, [sp, #4]
 80164ba:	f1c0 0320 	rsb	r3, r0, #32
 80164be:	fa02 f303 	lsl.w	r3, r2, r3
 80164c2:	430b      	orrs	r3, r1
 80164c4:	40c2      	lsrs	r2, r0
 80164c6:	617b      	str	r3, [r7, #20]
 80164c8:	9201      	str	r2, [sp, #4]
 80164ca:	9b01      	ldr	r3, [sp, #4]
 80164cc:	61bb      	str	r3, [r7, #24]
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	bf14      	ite	ne
 80164d2:	2102      	movne	r1, #2
 80164d4:	2101      	moveq	r1, #1
 80164d6:	6139      	str	r1, [r7, #16]
 80164d8:	b1c4      	cbz	r4, 801650c <__d2b+0x88>
 80164da:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80164de:	4404      	add	r4, r0
 80164e0:	6034      	str	r4, [r6, #0]
 80164e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80164e6:	6028      	str	r0, [r5, #0]
 80164e8:	4638      	mov	r0, r7
 80164ea:	b003      	add	sp, #12
 80164ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80164f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80164f4:	e7d5      	b.n	80164a2 <__d2b+0x1e>
 80164f6:	6179      	str	r1, [r7, #20]
 80164f8:	e7e7      	b.n	80164ca <__d2b+0x46>
 80164fa:	a801      	add	r0, sp, #4
 80164fc:	f7ff fd63 	bl	8015fc6 <__lo0bits>
 8016500:	9b01      	ldr	r3, [sp, #4]
 8016502:	617b      	str	r3, [r7, #20]
 8016504:	2101      	movs	r1, #1
 8016506:	6139      	str	r1, [r7, #16]
 8016508:	3020      	adds	r0, #32
 801650a:	e7e5      	b.n	80164d8 <__d2b+0x54>
 801650c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016510:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016514:	6030      	str	r0, [r6, #0]
 8016516:	6918      	ldr	r0, [r3, #16]
 8016518:	f7ff fd36 	bl	8015f88 <__hi0bits>
 801651c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016520:	e7e1      	b.n	80164e6 <__d2b+0x62>

08016522 <__ratio>:
 8016522:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016526:	4688      	mov	r8, r1
 8016528:	4669      	mov	r1, sp
 801652a:	4681      	mov	r9, r0
 801652c:	f7ff ff5c 	bl	80163e8 <__b2d>
 8016530:	a901      	add	r1, sp, #4
 8016532:	4640      	mov	r0, r8
 8016534:	ec57 6b10 	vmov	r6, r7, d0
 8016538:	f7ff ff56 	bl	80163e8 <__b2d>
 801653c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016540:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016544:	eba3 0c02 	sub.w	ip, r3, r2
 8016548:	e9dd 3200 	ldrd	r3, r2, [sp]
 801654c:	1a9b      	subs	r3, r3, r2
 801654e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016552:	ec5b ab10 	vmov	sl, fp, d0
 8016556:	2b00      	cmp	r3, #0
 8016558:	bfce      	itee	gt
 801655a:	463a      	movgt	r2, r7
 801655c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016560:	465a      	movle	r2, fp
 8016562:	4659      	mov	r1, fp
 8016564:	463d      	mov	r5, r7
 8016566:	bfd4      	ite	le
 8016568:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 801656c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016570:	4630      	mov	r0, r6
 8016572:	ee10 2a10 	vmov	r2, s0
 8016576:	460b      	mov	r3, r1
 8016578:	4629      	mov	r1, r5
 801657a:	f7ea f977 	bl	800086c <__aeabi_ddiv>
 801657e:	ec41 0b10 	vmov	d0, r0, r1
 8016582:	b003      	add	sp, #12
 8016584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016588 <__copybits>:
 8016588:	3901      	subs	r1, #1
 801658a:	b510      	push	{r4, lr}
 801658c:	1149      	asrs	r1, r1, #5
 801658e:	6914      	ldr	r4, [r2, #16]
 8016590:	3101      	adds	r1, #1
 8016592:	f102 0314 	add.w	r3, r2, #20
 8016596:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801659a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801659e:	42a3      	cmp	r3, r4
 80165a0:	4602      	mov	r2, r0
 80165a2:	d303      	bcc.n	80165ac <__copybits+0x24>
 80165a4:	2300      	movs	r3, #0
 80165a6:	428a      	cmp	r2, r1
 80165a8:	d305      	bcc.n	80165b6 <__copybits+0x2e>
 80165aa:	bd10      	pop	{r4, pc}
 80165ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80165b0:	f840 2b04 	str.w	r2, [r0], #4
 80165b4:	e7f3      	b.n	801659e <__copybits+0x16>
 80165b6:	f842 3b04 	str.w	r3, [r2], #4
 80165ba:	e7f4      	b.n	80165a6 <__copybits+0x1e>

080165bc <__any_on>:
 80165bc:	f100 0214 	add.w	r2, r0, #20
 80165c0:	6900      	ldr	r0, [r0, #16]
 80165c2:	114b      	asrs	r3, r1, #5
 80165c4:	4298      	cmp	r0, r3
 80165c6:	b510      	push	{r4, lr}
 80165c8:	db11      	blt.n	80165ee <__any_on+0x32>
 80165ca:	dd0a      	ble.n	80165e2 <__any_on+0x26>
 80165cc:	f011 011f 	ands.w	r1, r1, #31
 80165d0:	d007      	beq.n	80165e2 <__any_on+0x26>
 80165d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80165d6:	fa24 f001 	lsr.w	r0, r4, r1
 80165da:	fa00 f101 	lsl.w	r1, r0, r1
 80165de:	428c      	cmp	r4, r1
 80165e0:	d10b      	bne.n	80165fa <__any_on+0x3e>
 80165e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80165e6:	4293      	cmp	r3, r2
 80165e8:	d803      	bhi.n	80165f2 <__any_on+0x36>
 80165ea:	2000      	movs	r0, #0
 80165ec:	bd10      	pop	{r4, pc}
 80165ee:	4603      	mov	r3, r0
 80165f0:	e7f7      	b.n	80165e2 <__any_on+0x26>
 80165f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80165f6:	2900      	cmp	r1, #0
 80165f8:	d0f5      	beq.n	80165e6 <__any_on+0x2a>
 80165fa:	2001      	movs	r0, #1
 80165fc:	e7f6      	b.n	80165ec <__any_on+0x30>

080165fe <_calloc_r>:
 80165fe:	b538      	push	{r3, r4, r5, lr}
 8016600:	fb02 f401 	mul.w	r4, r2, r1
 8016604:	4621      	mov	r1, r4
 8016606:	f7fc fc6d 	bl	8012ee4 <_malloc_r>
 801660a:	4605      	mov	r5, r0
 801660c:	b118      	cbz	r0, 8016616 <_calloc_r+0x18>
 801660e:	4622      	mov	r2, r4
 8016610:	2100      	movs	r1, #0
 8016612:	f7fc fc11 	bl	8012e38 <memset>
 8016616:	4628      	mov	r0, r5
 8016618:	bd38      	pop	{r3, r4, r5, pc}

0801661a <__ssputs_r>:
 801661a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801661e:	688e      	ldr	r6, [r1, #8]
 8016620:	429e      	cmp	r6, r3
 8016622:	4682      	mov	sl, r0
 8016624:	460c      	mov	r4, r1
 8016626:	4690      	mov	r8, r2
 8016628:	4699      	mov	r9, r3
 801662a:	d837      	bhi.n	801669c <__ssputs_r+0x82>
 801662c:	898a      	ldrh	r2, [r1, #12]
 801662e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016632:	d031      	beq.n	8016698 <__ssputs_r+0x7e>
 8016634:	6825      	ldr	r5, [r4, #0]
 8016636:	6909      	ldr	r1, [r1, #16]
 8016638:	1a6f      	subs	r7, r5, r1
 801663a:	6965      	ldr	r5, [r4, #20]
 801663c:	2302      	movs	r3, #2
 801663e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016642:	fb95 f5f3 	sdiv	r5, r5, r3
 8016646:	f109 0301 	add.w	r3, r9, #1
 801664a:	443b      	add	r3, r7
 801664c:	429d      	cmp	r5, r3
 801664e:	bf38      	it	cc
 8016650:	461d      	movcc	r5, r3
 8016652:	0553      	lsls	r3, r2, #21
 8016654:	d530      	bpl.n	80166b8 <__ssputs_r+0x9e>
 8016656:	4629      	mov	r1, r5
 8016658:	f7fc fc44 	bl	8012ee4 <_malloc_r>
 801665c:	4606      	mov	r6, r0
 801665e:	b950      	cbnz	r0, 8016676 <__ssputs_r+0x5c>
 8016660:	230c      	movs	r3, #12
 8016662:	f8ca 3000 	str.w	r3, [sl]
 8016666:	89a3      	ldrh	r3, [r4, #12]
 8016668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801666c:	81a3      	strh	r3, [r4, #12]
 801666e:	f04f 30ff 	mov.w	r0, #4294967295
 8016672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016676:	463a      	mov	r2, r7
 8016678:	6921      	ldr	r1, [r4, #16]
 801667a:	f7fc fbb9 	bl	8012df0 <memcpy>
 801667e:	89a3      	ldrh	r3, [r4, #12]
 8016680:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016688:	81a3      	strh	r3, [r4, #12]
 801668a:	6126      	str	r6, [r4, #16]
 801668c:	6165      	str	r5, [r4, #20]
 801668e:	443e      	add	r6, r7
 8016690:	1bed      	subs	r5, r5, r7
 8016692:	6026      	str	r6, [r4, #0]
 8016694:	60a5      	str	r5, [r4, #8]
 8016696:	464e      	mov	r6, r9
 8016698:	454e      	cmp	r6, r9
 801669a:	d900      	bls.n	801669e <__ssputs_r+0x84>
 801669c:	464e      	mov	r6, r9
 801669e:	4632      	mov	r2, r6
 80166a0:	4641      	mov	r1, r8
 80166a2:	6820      	ldr	r0, [r4, #0]
 80166a4:	f7fc fbaf 	bl	8012e06 <memmove>
 80166a8:	68a3      	ldr	r3, [r4, #8]
 80166aa:	1b9b      	subs	r3, r3, r6
 80166ac:	60a3      	str	r3, [r4, #8]
 80166ae:	6823      	ldr	r3, [r4, #0]
 80166b0:	441e      	add	r6, r3
 80166b2:	6026      	str	r6, [r4, #0]
 80166b4:	2000      	movs	r0, #0
 80166b6:	e7dc      	b.n	8016672 <__ssputs_r+0x58>
 80166b8:	462a      	mov	r2, r5
 80166ba:	f000 fd1a 	bl	80170f2 <_realloc_r>
 80166be:	4606      	mov	r6, r0
 80166c0:	2800      	cmp	r0, #0
 80166c2:	d1e2      	bne.n	801668a <__ssputs_r+0x70>
 80166c4:	6921      	ldr	r1, [r4, #16]
 80166c6:	4650      	mov	r0, sl
 80166c8:	f7fc fbbe 	bl	8012e48 <_free_r>
 80166cc:	e7c8      	b.n	8016660 <__ssputs_r+0x46>
	...

080166d0 <_svfiprintf_r>:
 80166d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166d4:	461d      	mov	r5, r3
 80166d6:	898b      	ldrh	r3, [r1, #12]
 80166d8:	061f      	lsls	r7, r3, #24
 80166da:	b09d      	sub	sp, #116	; 0x74
 80166dc:	4680      	mov	r8, r0
 80166de:	460c      	mov	r4, r1
 80166e0:	4616      	mov	r6, r2
 80166e2:	d50f      	bpl.n	8016704 <_svfiprintf_r+0x34>
 80166e4:	690b      	ldr	r3, [r1, #16]
 80166e6:	b96b      	cbnz	r3, 8016704 <_svfiprintf_r+0x34>
 80166e8:	2140      	movs	r1, #64	; 0x40
 80166ea:	f7fc fbfb 	bl	8012ee4 <_malloc_r>
 80166ee:	6020      	str	r0, [r4, #0]
 80166f0:	6120      	str	r0, [r4, #16]
 80166f2:	b928      	cbnz	r0, 8016700 <_svfiprintf_r+0x30>
 80166f4:	230c      	movs	r3, #12
 80166f6:	f8c8 3000 	str.w	r3, [r8]
 80166fa:	f04f 30ff 	mov.w	r0, #4294967295
 80166fe:	e0c8      	b.n	8016892 <_svfiprintf_r+0x1c2>
 8016700:	2340      	movs	r3, #64	; 0x40
 8016702:	6163      	str	r3, [r4, #20]
 8016704:	2300      	movs	r3, #0
 8016706:	9309      	str	r3, [sp, #36]	; 0x24
 8016708:	2320      	movs	r3, #32
 801670a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801670e:	2330      	movs	r3, #48	; 0x30
 8016710:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016714:	9503      	str	r5, [sp, #12]
 8016716:	f04f 0b01 	mov.w	fp, #1
 801671a:	4637      	mov	r7, r6
 801671c:	463d      	mov	r5, r7
 801671e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016722:	b10b      	cbz	r3, 8016728 <_svfiprintf_r+0x58>
 8016724:	2b25      	cmp	r3, #37	; 0x25
 8016726:	d13e      	bne.n	80167a6 <_svfiprintf_r+0xd6>
 8016728:	ebb7 0a06 	subs.w	sl, r7, r6
 801672c:	d00b      	beq.n	8016746 <_svfiprintf_r+0x76>
 801672e:	4653      	mov	r3, sl
 8016730:	4632      	mov	r2, r6
 8016732:	4621      	mov	r1, r4
 8016734:	4640      	mov	r0, r8
 8016736:	f7ff ff70 	bl	801661a <__ssputs_r>
 801673a:	3001      	adds	r0, #1
 801673c:	f000 80a4 	beq.w	8016888 <_svfiprintf_r+0x1b8>
 8016740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016742:	4453      	add	r3, sl
 8016744:	9309      	str	r3, [sp, #36]	; 0x24
 8016746:	783b      	ldrb	r3, [r7, #0]
 8016748:	2b00      	cmp	r3, #0
 801674a:	f000 809d 	beq.w	8016888 <_svfiprintf_r+0x1b8>
 801674e:	2300      	movs	r3, #0
 8016750:	f04f 32ff 	mov.w	r2, #4294967295
 8016754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016758:	9304      	str	r3, [sp, #16]
 801675a:	9307      	str	r3, [sp, #28]
 801675c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016760:	931a      	str	r3, [sp, #104]	; 0x68
 8016762:	462f      	mov	r7, r5
 8016764:	2205      	movs	r2, #5
 8016766:	f817 1b01 	ldrb.w	r1, [r7], #1
 801676a:	4850      	ldr	r0, [pc, #320]	; (80168ac <_svfiprintf_r+0x1dc>)
 801676c:	f7e9 fd48 	bl	8000200 <memchr>
 8016770:	9b04      	ldr	r3, [sp, #16]
 8016772:	b9d0      	cbnz	r0, 80167aa <_svfiprintf_r+0xda>
 8016774:	06d9      	lsls	r1, r3, #27
 8016776:	bf44      	itt	mi
 8016778:	2220      	movmi	r2, #32
 801677a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801677e:	071a      	lsls	r2, r3, #28
 8016780:	bf44      	itt	mi
 8016782:	222b      	movmi	r2, #43	; 0x2b
 8016784:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016788:	782a      	ldrb	r2, [r5, #0]
 801678a:	2a2a      	cmp	r2, #42	; 0x2a
 801678c:	d015      	beq.n	80167ba <_svfiprintf_r+0xea>
 801678e:	9a07      	ldr	r2, [sp, #28]
 8016790:	462f      	mov	r7, r5
 8016792:	2000      	movs	r0, #0
 8016794:	250a      	movs	r5, #10
 8016796:	4639      	mov	r1, r7
 8016798:	f811 3b01 	ldrb.w	r3, [r1], #1
 801679c:	3b30      	subs	r3, #48	; 0x30
 801679e:	2b09      	cmp	r3, #9
 80167a0:	d94d      	bls.n	801683e <_svfiprintf_r+0x16e>
 80167a2:	b1b8      	cbz	r0, 80167d4 <_svfiprintf_r+0x104>
 80167a4:	e00f      	b.n	80167c6 <_svfiprintf_r+0xf6>
 80167a6:	462f      	mov	r7, r5
 80167a8:	e7b8      	b.n	801671c <_svfiprintf_r+0x4c>
 80167aa:	4a40      	ldr	r2, [pc, #256]	; (80168ac <_svfiprintf_r+0x1dc>)
 80167ac:	1a80      	subs	r0, r0, r2
 80167ae:	fa0b f000 	lsl.w	r0, fp, r0
 80167b2:	4318      	orrs	r0, r3
 80167b4:	9004      	str	r0, [sp, #16]
 80167b6:	463d      	mov	r5, r7
 80167b8:	e7d3      	b.n	8016762 <_svfiprintf_r+0x92>
 80167ba:	9a03      	ldr	r2, [sp, #12]
 80167bc:	1d11      	adds	r1, r2, #4
 80167be:	6812      	ldr	r2, [r2, #0]
 80167c0:	9103      	str	r1, [sp, #12]
 80167c2:	2a00      	cmp	r2, #0
 80167c4:	db01      	blt.n	80167ca <_svfiprintf_r+0xfa>
 80167c6:	9207      	str	r2, [sp, #28]
 80167c8:	e004      	b.n	80167d4 <_svfiprintf_r+0x104>
 80167ca:	4252      	negs	r2, r2
 80167cc:	f043 0302 	orr.w	r3, r3, #2
 80167d0:	9207      	str	r2, [sp, #28]
 80167d2:	9304      	str	r3, [sp, #16]
 80167d4:	783b      	ldrb	r3, [r7, #0]
 80167d6:	2b2e      	cmp	r3, #46	; 0x2e
 80167d8:	d10c      	bne.n	80167f4 <_svfiprintf_r+0x124>
 80167da:	787b      	ldrb	r3, [r7, #1]
 80167dc:	2b2a      	cmp	r3, #42	; 0x2a
 80167de:	d133      	bne.n	8016848 <_svfiprintf_r+0x178>
 80167e0:	9b03      	ldr	r3, [sp, #12]
 80167e2:	1d1a      	adds	r2, r3, #4
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	9203      	str	r2, [sp, #12]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	bfb8      	it	lt
 80167ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80167f0:	3702      	adds	r7, #2
 80167f2:	9305      	str	r3, [sp, #20]
 80167f4:	4d2e      	ldr	r5, [pc, #184]	; (80168b0 <_svfiprintf_r+0x1e0>)
 80167f6:	7839      	ldrb	r1, [r7, #0]
 80167f8:	2203      	movs	r2, #3
 80167fa:	4628      	mov	r0, r5
 80167fc:	f7e9 fd00 	bl	8000200 <memchr>
 8016800:	b138      	cbz	r0, 8016812 <_svfiprintf_r+0x142>
 8016802:	2340      	movs	r3, #64	; 0x40
 8016804:	1b40      	subs	r0, r0, r5
 8016806:	fa03 f000 	lsl.w	r0, r3, r0
 801680a:	9b04      	ldr	r3, [sp, #16]
 801680c:	4303      	orrs	r3, r0
 801680e:	3701      	adds	r7, #1
 8016810:	9304      	str	r3, [sp, #16]
 8016812:	7839      	ldrb	r1, [r7, #0]
 8016814:	4827      	ldr	r0, [pc, #156]	; (80168b4 <_svfiprintf_r+0x1e4>)
 8016816:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801681a:	2206      	movs	r2, #6
 801681c:	1c7e      	adds	r6, r7, #1
 801681e:	f7e9 fcef 	bl	8000200 <memchr>
 8016822:	2800      	cmp	r0, #0
 8016824:	d038      	beq.n	8016898 <_svfiprintf_r+0x1c8>
 8016826:	4b24      	ldr	r3, [pc, #144]	; (80168b8 <_svfiprintf_r+0x1e8>)
 8016828:	bb13      	cbnz	r3, 8016870 <_svfiprintf_r+0x1a0>
 801682a:	9b03      	ldr	r3, [sp, #12]
 801682c:	3307      	adds	r3, #7
 801682e:	f023 0307 	bic.w	r3, r3, #7
 8016832:	3308      	adds	r3, #8
 8016834:	9303      	str	r3, [sp, #12]
 8016836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016838:	444b      	add	r3, r9
 801683a:	9309      	str	r3, [sp, #36]	; 0x24
 801683c:	e76d      	b.n	801671a <_svfiprintf_r+0x4a>
 801683e:	fb05 3202 	mla	r2, r5, r2, r3
 8016842:	2001      	movs	r0, #1
 8016844:	460f      	mov	r7, r1
 8016846:	e7a6      	b.n	8016796 <_svfiprintf_r+0xc6>
 8016848:	2300      	movs	r3, #0
 801684a:	3701      	adds	r7, #1
 801684c:	9305      	str	r3, [sp, #20]
 801684e:	4619      	mov	r1, r3
 8016850:	250a      	movs	r5, #10
 8016852:	4638      	mov	r0, r7
 8016854:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016858:	3a30      	subs	r2, #48	; 0x30
 801685a:	2a09      	cmp	r2, #9
 801685c:	d903      	bls.n	8016866 <_svfiprintf_r+0x196>
 801685e:	2b00      	cmp	r3, #0
 8016860:	d0c8      	beq.n	80167f4 <_svfiprintf_r+0x124>
 8016862:	9105      	str	r1, [sp, #20]
 8016864:	e7c6      	b.n	80167f4 <_svfiprintf_r+0x124>
 8016866:	fb05 2101 	mla	r1, r5, r1, r2
 801686a:	2301      	movs	r3, #1
 801686c:	4607      	mov	r7, r0
 801686e:	e7f0      	b.n	8016852 <_svfiprintf_r+0x182>
 8016870:	ab03      	add	r3, sp, #12
 8016872:	9300      	str	r3, [sp, #0]
 8016874:	4622      	mov	r2, r4
 8016876:	4b11      	ldr	r3, [pc, #68]	; (80168bc <_svfiprintf_r+0x1ec>)
 8016878:	a904      	add	r1, sp, #16
 801687a:	4640      	mov	r0, r8
 801687c:	f7fc fc20 	bl	80130c0 <_printf_float>
 8016880:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016884:	4681      	mov	r9, r0
 8016886:	d1d6      	bne.n	8016836 <_svfiprintf_r+0x166>
 8016888:	89a3      	ldrh	r3, [r4, #12]
 801688a:	065b      	lsls	r3, r3, #25
 801688c:	f53f af35 	bmi.w	80166fa <_svfiprintf_r+0x2a>
 8016890:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016892:	b01d      	add	sp, #116	; 0x74
 8016894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016898:	ab03      	add	r3, sp, #12
 801689a:	9300      	str	r3, [sp, #0]
 801689c:	4622      	mov	r2, r4
 801689e:	4b07      	ldr	r3, [pc, #28]	; (80168bc <_svfiprintf_r+0x1ec>)
 80168a0:	a904      	add	r1, sp, #16
 80168a2:	4640      	mov	r0, r8
 80168a4:	f7fc fec2 	bl	801362c <_printf_i>
 80168a8:	e7ea      	b.n	8016880 <_svfiprintf_r+0x1b0>
 80168aa:	bf00      	nop
 80168ac:	080191a4 	.word	0x080191a4
 80168b0:	080191aa 	.word	0x080191aa
 80168b4:	080191ae 	.word	0x080191ae
 80168b8:	080130c1 	.word	0x080130c1
 80168bc:	0801661b 	.word	0x0801661b

080168c0 <_sungetc_r>:
 80168c0:	b538      	push	{r3, r4, r5, lr}
 80168c2:	1c4b      	adds	r3, r1, #1
 80168c4:	4614      	mov	r4, r2
 80168c6:	d103      	bne.n	80168d0 <_sungetc_r+0x10>
 80168c8:	f04f 35ff 	mov.w	r5, #4294967295
 80168cc:	4628      	mov	r0, r5
 80168ce:	bd38      	pop	{r3, r4, r5, pc}
 80168d0:	8993      	ldrh	r3, [r2, #12]
 80168d2:	f023 0320 	bic.w	r3, r3, #32
 80168d6:	8193      	strh	r3, [r2, #12]
 80168d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80168da:	6852      	ldr	r2, [r2, #4]
 80168dc:	b2cd      	uxtb	r5, r1
 80168de:	b18b      	cbz	r3, 8016904 <_sungetc_r+0x44>
 80168e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80168e2:	4293      	cmp	r3, r2
 80168e4:	dd08      	ble.n	80168f8 <_sungetc_r+0x38>
 80168e6:	6823      	ldr	r3, [r4, #0]
 80168e8:	1e5a      	subs	r2, r3, #1
 80168ea:	6022      	str	r2, [r4, #0]
 80168ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 80168f0:	6863      	ldr	r3, [r4, #4]
 80168f2:	3301      	adds	r3, #1
 80168f4:	6063      	str	r3, [r4, #4]
 80168f6:	e7e9      	b.n	80168cc <_sungetc_r+0xc>
 80168f8:	4621      	mov	r1, r4
 80168fa:	f000 fbb3 	bl	8017064 <__submore>
 80168fe:	2800      	cmp	r0, #0
 8016900:	d0f1      	beq.n	80168e6 <_sungetc_r+0x26>
 8016902:	e7e1      	b.n	80168c8 <_sungetc_r+0x8>
 8016904:	6921      	ldr	r1, [r4, #16]
 8016906:	6823      	ldr	r3, [r4, #0]
 8016908:	b151      	cbz	r1, 8016920 <_sungetc_r+0x60>
 801690a:	4299      	cmp	r1, r3
 801690c:	d208      	bcs.n	8016920 <_sungetc_r+0x60>
 801690e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016912:	42a9      	cmp	r1, r5
 8016914:	d104      	bne.n	8016920 <_sungetc_r+0x60>
 8016916:	3b01      	subs	r3, #1
 8016918:	3201      	adds	r2, #1
 801691a:	6023      	str	r3, [r4, #0]
 801691c:	6062      	str	r2, [r4, #4]
 801691e:	e7d5      	b.n	80168cc <_sungetc_r+0xc>
 8016920:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016924:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016928:	6363      	str	r3, [r4, #52]	; 0x34
 801692a:	2303      	movs	r3, #3
 801692c:	63a3      	str	r3, [r4, #56]	; 0x38
 801692e:	4623      	mov	r3, r4
 8016930:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016934:	6023      	str	r3, [r4, #0]
 8016936:	2301      	movs	r3, #1
 8016938:	e7dc      	b.n	80168f4 <_sungetc_r+0x34>

0801693a <__ssrefill_r>:
 801693a:	b510      	push	{r4, lr}
 801693c:	460c      	mov	r4, r1
 801693e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016940:	b169      	cbz	r1, 801695e <__ssrefill_r+0x24>
 8016942:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016946:	4299      	cmp	r1, r3
 8016948:	d001      	beq.n	801694e <__ssrefill_r+0x14>
 801694a:	f7fc fa7d 	bl	8012e48 <_free_r>
 801694e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016950:	6063      	str	r3, [r4, #4]
 8016952:	2000      	movs	r0, #0
 8016954:	6360      	str	r0, [r4, #52]	; 0x34
 8016956:	b113      	cbz	r3, 801695e <__ssrefill_r+0x24>
 8016958:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801695a:	6023      	str	r3, [r4, #0]
 801695c:	bd10      	pop	{r4, pc}
 801695e:	6923      	ldr	r3, [r4, #16]
 8016960:	6023      	str	r3, [r4, #0]
 8016962:	2300      	movs	r3, #0
 8016964:	6063      	str	r3, [r4, #4]
 8016966:	89a3      	ldrh	r3, [r4, #12]
 8016968:	f043 0320 	orr.w	r3, r3, #32
 801696c:	81a3      	strh	r3, [r4, #12]
 801696e:	f04f 30ff 	mov.w	r0, #4294967295
 8016972:	e7f3      	b.n	801695c <__ssrefill_r+0x22>

08016974 <__ssvfiscanf_r>:
 8016974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016978:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801697c:	460c      	mov	r4, r1
 801697e:	2100      	movs	r1, #0
 8016980:	9144      	str	r1, [sp, #272]	; 0x110
 8016982:	9145      	str	r1, [sp, #276]	; 0x114
 8016984:	499f      	ldr	r1, [pc, #636]	; (8016c04 <__ssvfiscanf_r+0x290>)
 8016986:	91a0      	str	r1, [sp, #640]	; 0x280
 8016988:	f10d 0804 	add.w	r8, sp, #4
 801698c:	499e      	ldr	r1, [pc, #632]	; (8016c08 <__ssvfiscanf_r+0x294>)
 801698e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8016c0c <__ssvfiscanf_r+0x298>
 8016992:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016996:	4606      	mov	r6, r0
 8016998:	4692      	mov	sl, r2
 801699a:	91a1      	str	r1, [sp, #644]	; 0x284
 801699c:	9300      	str	r3, [sp, #0]
 801699e:	270a      	movs	r7, #10
 80169a0:	f89a 3000 	ldrb.w	r3, [sl]
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	f000 812a 	beq.w	8016bfe <__ssvfiscanf_r+0x28a>
 80169aa:	4655      	mov	r5, sl
 80169ac:	f7ff f9f6 	bl	8015d9c <__locale_ctype_ptr>
 80169b0:	f815 bb01 	ldrb.w	fp, [r5], #1
 80169b4:	4458      	add	r0, fp
 80169b6:	7843      	ldrb	r3, [r0, #1]
 80169b8:	f013 0308 	ands.w	r3, r3, #8
 80169bc:	d01c      	beq.n	80169f8 <__ssvfiscanf_r+0x84>
 80169be:	6863      	ldr	r3, [r4, #4]
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	dd12      	ble.n	80169ea <__ssvfiscanf_r+0x76>
 80169c4:	f7ff f9ea 	bl	8015d9c <__locale_ctype_ptr>
 80169c8:	6823      	ldr	r3, [r4, #0]
 80169ca:	781a      	ldrb	r2, [r3, #0]
 80169cc:	4410      	add	r0, r2
 80169ce:	7842      	ldrb	r2, [r0, #1]
 80169d0:	0712      	lsls	r2, r2, #28
 80169d2:	d401      	bmi.n	80169d8 <__ssvfiscanf_r+0x64>
 80169d4:	46aa      	mov	sl, r5
 80169d6:	e7e3      	b.n	80169a0 <__ssvfiscanf_r+0x2c>
 80169d8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80169da:	3201      	adds	r2, #1
 80169dc:	9245      	str	r2, [sp, #276]	; 0x114
 80169de:	6862      	ldr	r2, [r4, #4]
 80169e0:	3301      	adds	r3, #1
 80169e2:	3a01      	subs	r2, #1
 80169e4:	6062      	str	r2, [r4, #4]
 80169e6:	6023      	str	r3, [r4, #0]
 80169e8:	e7e9      	b.n	80169be <__ssvfiscanf_r+0x4a>
 80169ea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80169ec:	4621      	mov	r1, r4
 80169ee:	4630      	mov	r0, r6
 80169f0:	4798      	blx	r3
 80169f2:	2800      	cmp	r0, #0
 80169f4:	d0e6      	beq.n	80169c4 <__ssvfiscanf_r+0x50>
 80169f6:	e7ed      	b.n	80169d4 <__ssvfiscanf_r+0x60>
 80169f8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80169fc:	f040 8082 	bne.w	8016b04 <__ssvfiscanf_r+0x190>
 8016a00:	9343      	str	r3, [sp, #268]	; 0x10c
 8016a02:	9341      	str	r3, [sp, #260]	; 0x104
 8016a04:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016a08:	2b2a      	cmp	r3, #42	; 0x2a
 8016a0a:	d103      	bne.n	8016a14 <__ssvfiscanf_r+0xa0>
 8016a0c:	2310      	movs	r3, #16
 8016a0e:	9341      	str	r3, [sp, #260]	; 0x104
 8016a10:	f10a 0502 	add.w	r5, sl, #2
 8016a14:	46aa      	mov	sl, r5
 8016a16:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016a1a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016a1e:	2a09      	cmp	r2, #9
 8016a20:	d922      	bls.n	8016a68 <__ssvfiscanf_r+0xf4>
 8016a22:	2203      	movs	r2, #3
 8016a24:	4879      	ldr	r0, [pc, #484]	; (8016c0c <__ssvfiscanf_r+0x298>)
 8016a26:	f7e9 fbeb 	bl	8000200 <memchr>
 8016a2a:	b138      	cbz	r0, 8016a3c <__ssvfiscanf_r+0xc8>
 8016a2c:	eba0 0309 	sub.w	r3, r0, r9
 8016a30:	2001      	movs	r0, #1
 8016a32:	4098      	lsls	r0, r3
 8016a34:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016a36:	4318      	orrs	r0, r3
 8016a38:	9041      	str	r0, [sp, #260]	; 0x104
 8016a3a:	46aa      	mov	sl, r5
 8016a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8016a40:	2b67      	cmp	r3, #103	; 0x67
 8016a42:	f10a 0501 	add.w	r5, sl, #1
 8016a46:	d82b      	bhi.n	8016aa0 <__ssvfiscanf_r+0x12c>
 8016a48:	2b65      	cmp	r3, #101	; 0x65
 8016a4a:	f080 809f 	bcs.w	8016b8c <__ssvfiscanf_r+0x218>
 8016a4e:	2b47      	cmp	r3, #71	; 0x47
 8016a50:	d810      	bhi.n	8016a74 <__ssvfiscanf_r+0x100>
 8016a52:	2b45      	cmp	r3, #69	; 0x45
 8016a54:	f080 809a 	bcs.w	8016b8c <__ssvfiscanf_r+0x218>
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d06c      	beq.n	8016b36 <__ssvfiscanf_r+0x1c2>
 8016a5c:	2b25      	cmp	r3, #37	; 0x25
 8016a5e:	d051      	beq.n	8016b04 <__ssvfiscanf_r+0x190>
 8016a60:	2303      	movs	r3, #3
 8016a62:	9347      	str	r3, [sp, #284]	; 0x11c
 8016a64:	9742      	str	r7, [sp, #264]	; 0x108
 8016a66:	e027      	b.n	8016ab8 <__ssvfiscanf_r+0x144>
 8016a68:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016a6a:	fb07 1303 	mla	r3, r7, r3, r1
 8016a6e:	3b30      	subs	r3, #48	; 0x30
 8016a70:	9343      	str	r3, [sp, #268]	; 0x10c
 8016a72:	e7cf      	b.n	8016a14 <__ssvfiscanf_r+0xa0>
 8016a74:	2b5b      	cmp	r3, #91	; 0x5b
 8016a76:	d06a      	beq.n	8016b4e <__ssvfiscanf_r+0x1da>
 8016a78:	d80c      	bhi.n	8016a94 <__ssvfiscanf_r+0x120>
 8016a7a:	2b58      	cmp	r3, #88	; 0x58
 8016a7c:	d1f0      	bne.n	8016a60 <__ssvfiscanf_r+0xec>
 8016a7e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016a84:	9241      	str	r2, [sp, #260]	; 0x104
 8016a86:	2210      	movs	r2, #16
 8016a88:	9242      	str	r2, [sp, #264]	; 0x108
 8016a8a:	2b6e      	cmp	r3, #110	; 0x6e
 8016a8c:	bf8c      	ite	hi
 8016a8e:	2304      	movhi	r3, #4
 8016a90:	2303      	movls	r3, #3
 8016a92:	e010      	b.n	8016ab6 <__ssvfiscanf_r+0x142>
 8016a94:	2b63      	cmp	r3, #99	; 0x63
 8016a96:	d065      	beq.n	8016b64 <__ssvfiscanf_r+0x1f0>
 8016a98:	2b64      	cmp	r3, #100	; 0x64
 8016a9a:	d1e1      	bne.n	8016a60 <__ssvfiscanf_r+0xec>
 8016a9c:	9742      	str	r7, [sp, #264]	; 0x108
 8016a9e:	e7f4      	b.n	8016a8a <__ssvfiscanf_r+0x116>
 8016aa0:	2b70      	cmp	r3, #112	; 0x70
 8016aa2:	d04b      	beq.n	8016b3c <__ssvfiscanf_r+0x1c8>
 8016aa4:	d826      	bhi.n	8016af4 <__ssvfiscanf_r+0x180>
 8016aa6:	2b6e      	cmp	r3, #110	; 0x6e
 8016aa8:	d062      	beq.n	8016b70 <__ssvfiscanf_r+0x1fc>
 8016aaa:	d84c      	bhi.n	8016b46 <__ssvfiscanf_r+0x1d2>
 8016aac:	2b69      	cmp	r3, #105	; 0x69
 8016aae:	d1d7      	bne.n	8016a60 <__ssvfiscanf_r+0xec>
 8016ab0:	2300      	movs	r3, #0
 8016ab2:	9342      	str	r3, [sp, #264]	; 0x108
 8016ab4:	2303      	movs	r3, #3
 8016ab6:	9347      	str	r3, [sp, #284]	; 0x11c
 8016ab8:	6863      	ldr	r3, [r4, #4]
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	dd68      	ble.n	8016b90 <__ssvfiscanf_r+0x21c>
 8016abe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016ac0:	0659      	lsls	r1, r3, #25
 8016ac2:	d407      	bmi.n	8016ad4 <__ssvfiscanf_r+0x160>
 8016ac4:	f7ff f96a 	bl	8015d9c <__locale_ctype_ptr>
 8016ac8:	6823      	ldr	r3, [r4, #0]
 8016aca:	781a      	ldrb	r2, [r3, #0]
 8016acc:	4410      	add	r0, r2
 8016ace:	7842      	ldrb	r2, [r0, #1]
 8016ad0:	0712      	lsls	r2, r2, #28
 8016ad2:	d464      	bmi.n	8016b9e <__ssvfiscanf_r+0x22a>
 8016ad4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016ad6:	2b02      	cmp	r3, #2
 8016ad8:	dc73      	bgt.n	8016bc2 <__ssvfiscanf_r+0x24e>
 8016ada:	466b      	mov	r3, sp
 8016adc:	4622      	mov	r2, r4
 8016ade:	a941      	add	r1, sp, #260	; 0x104
 8016ae0:	4630      	mov	r0, r6
 8016ae2:	f000 f897 	bl	8016c14 <_scanf_chars>
 8016ae6:	2801      	cmp	r0, #1
 8016ae8:	f000 8089 	beq.w	8016bfe <__ssvfiscanf_r+0x28a>
 8016aec:	2802      	cmp	r0, #2
 8016aee:	f47f af71 	bne.w	80169d4 <__ssvfiscanf_r+0x60>
 8016af2:	e01d      	b.n	8016b30 <__ssvfiscanf_r+0x1bc>
 8016af4:	2b75      	cmp	r3, #117	; 0x75
 8016af6:	d0d1      	beq.n	8016a9c <__ssvfiscanf_r+0x128>
 8016af8:	2b78      	cmp	r3, #120	; 0x78
 8016afa:	d0c0      	beq.n	8016a7e <__ssvfiscanf_r+0x10a>
 8016afc:	2b73      	cmp	r3, #115	; 0x73
 8016afe:	d1af      	bne.n	8016a60 <__ssvfiscanf_r+0xec>
 8016b00:	2302      	movs	r3, #2
 8016b02:	e7d8      	b.n	8016ab6 <__ssvfiscanf_r+0x142>
 8016b04:	6863      	ldr	r3, [r4, #4]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	dd0c      	ble.n	8016b24 <__ssvfiscanf_r+0x1b0>
 8016b0a:	6823      	ldr	r3, [r4, #0]
 8016b0c:	781a      	ldrb	r2, [r3, #0]
 8016b0e:	455a      	cmp	r2, fp
 8016b10:	d175      	bne.n	8016bfe <__ssvfiscanf_r+0x28a>
 8016b12:	3301      	adds	r3, #1
 8016b14:	6862      	ldr	r2, [r4, #4]
 8016b16:	6023      	str	r3, [r4, #0]
 8016b18:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8016b1a:	3a01      	subs	r2, #1
 8016b1c:	3301      	adds	r3, #1
 8016b1e:	6062      	str	r2, [r4, #4]
 8016b20:	9345      	str	r3, [sp, #276]	; 0x114
 8016b22:	e757      	b.n	80169d4 <__ssvfiscanf_r+0x60>
 8016b24:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016b26:	4621      	mov	r1, r4
 8016b28:	4630      	mov	r0, r6
 8016b2a:	4798      	blx	r3
 8016b2c:	2800      	cmp	r0, #0
 8016b2e:	d0ec      	beq.n	8016b0a <__ssvfiscanf_r+0x196>
 8016b30:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016b32:	2800      	cmp	r0, #0
 8016b34:	d159      	bne.n	8016bea <__ssvfiscanf_r+0x276>
 8016b36:	f04f 30ff 	mov.w	r0, #4294967295
 8016b3a:	e05c      	b.n	8016bf6 <__ssvfiscanf_r+0x282>
 8016b3c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016b3e:	f042 0220 	orr.w	r2, r2, #32
 8016b42:	9241      	str	r2, [sp, #260]	; 0x104
 8016b44:	e79b      	b.n	8016a7e <__ssvfiscanf_r+0x10a>
 8016b46:	2308      	movs	r3, #8
 8016b48:	9342      	str	r3, [sp, #264]	; 0x108
 8016b4a:	2304      	movs	r3, #4
 8016b4c:	e7b3      	b.n	8016ab6 <__ssvfiscanf_r+0x142>
 8016b4e:	4629      	mov	r1, r5
 8016b50:	4640      	mov	r0, r8
 8016b52:	f000 f9b7 	bl	8016ec4 <__sccl>
 8016b56:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b5c:	9341      	str	r3, [sp, #260]	; 0x104
 8016b5e:	4605      	mov	r5, r0
 8016b60:	2301      	movs	r3, #1
 8016b62:	e7a8      	b.n	8016ab6 <__ssvfiscanf_r+0x142>
 8016b64:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016b66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b6a:	9341      	str	r3, [sp, #260]	; 0x104
 8016b6c:	2300      	movs	r3, #0
 8016b6e:	e7a2      	b.n	8016ab6 <__ssvfiscanf_r+0x142>
 8016b70:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016b72:	06c3      	lsls	r3, r0, #27
 8016b74:	f53f af2e 	bmi.w	80169d4 <__ssvfiscanf_r+0x60>
 8016b78:	9b00      	ldr	r3, [sp, #0]
 8016b7a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016b7c:	1d19      	adds	r1, r3, #4
 8016b7e:	9100      	str	r1, [sp, #0]
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	07c0      	lsls	r0, r0, #31
 8016b84:	bf4c      	ite	mi
 8016b86:	801a      	strhmi	r2, [r3, #0]
 8016b88:	601a      	strpl	r2, [r3, #0]
 8016b8a:	e723      	b.n	80169d4 <__ssvfiscanf_r+0x60>
 8016b8c:	2305      	movs	r3, #5
 8016b8e:	e792      	b.n	8016ab6 <__ssvfiscanf_r+0x142>
 8016b90:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016b92:	4621      	mov	r1, r4
 8016b94:	4630      	mov	r0, r6
 8016b96:	4798      	blx	r3
 8016b98:	2800      	cmp	r0, #0
 8016b9a:	d090      	beq.n	8016abe <__ssvfiscanf_r+0x14a>
 8016b9c:	e7c8      	b.n	8016b30 <__ssvfiscanf_r+0x1bc>
 8016b9e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016ba0:	3201      	adds	r2, #1
 8016ba2:	9245      	str	r2, [sp, #276]	; 0x114
 8016ba4:	6862      	ldr	r2, [r4, #4]
 8016ba6:	3a01      	subs	r2, #1
 8016ba8:	2a00      	cmp	r2, #0
 8016baa:	6062      	str	r2, [r4, #4]
 8016bac:	dd02      	ble.n	8016bb4 <__ssvfiscanf_r+0x240>
 8016bae:	3301      	adds	r3, #1
 8016bb0:	6023      	str	r3, [r4, #0]
 8016bb2:	e787      	b.n	8016ac4 <__ssvfiscanf_r+0x150>
 8016bb4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016bb6:	4621      	mov	r1, r4
 8016bb8:	4630      	mov	r0, r6
 8016bba:	4798      	blx	r3
 8016bbc:	2800      	cmp	r0, #0
 8016bbe:	d081      	beq.n	8016ac4 <__ssvfiscanf_r+0x150>
 8016bc0:	e7b6      	b.n	8016b30 <__ssvfiscanf_r+0x1bc>
 8016bc2:	2b04      	cmp	r3, #4
 8016bc4:	dc06      	bgt.n	8016bd4 <__ssvfiscanf_r+0x260>
 8016bc6:	466b      	mov	r3, sp
 8016bc8:	4622      	mov	r2, r4
 8016bca:	a941      	add	r1, sp, #260	; 0x104
 8016bcc:	4630      	mov	r0, r6
 8016bce:	f000 f885 	bl	8016cdc <_scanf_i>
 8016bd2:	e788      	b.n	8016ae6 <__ssvfiscanf_r+0x172>
 8016bd4:	4b0e      	ldr	r3, [pc, #56]	; (8016c10 <__ssvfiscanf_r+0x29c>)
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	f43f aefc 	beq.w	80169d4 <__ssvfiscanf_r+0x60>
 8016bdc:	466b      	mov	r3, sp
 8016bde:	4622      	mov	r2, r4
 8016be0:	a941      	add	r1, sp, #260	; 0x104
 8016be2:	4630      	mov	r0, r6
 8016be4:	f7fc fe34 	bl	8013850 <_scanf_float>
 8016be8:	e77d      	b.n	8016ae6 <__ssvfiscanf_r+0x172>
 8016bea:	89a3      	ldrh	r3, [r4, #12]
 8016bec:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016bf0:	bf18      	it	ne
 8016bf2:	f04f 30ff 	movne.w	r0, #4294967295
 8016bf6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8016bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bfe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016c00:	e7f9      	b.n	8016bf6 <__ssvfiscanf_r+0x282>
 8016c02:	bf00      	nop
 8016c04:	080168c1 	.word	0x080168c1
 8016c08:	0801693b 	.word	0x0801693b
 8016c0c:	080191aa 	.word	0x080191aa
 8016c10:	08013851 	.word	0x08013851

08016c14 <_scanf_chars>:
 8016c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c18:	4615      	mov	r5, r2
 8016c1a:	688a      	ldr	r2, [r1, #8]
 8016c1c:	4680      	mov	r8, r0
 8016c1e:	460c      	mov	r4, r1
 8016c20:	b932      	cbnz	r2, 8016c30 <_scanf_chars+0x1c>
 8016c22:	698a      	ldr	r2, [r1, #24]
 8016c24:	2a00      	cmp	r2, #0
 8016c26:	bf14      	ite	ne
 8016c28:	f04f 32ff 	movne.w	r2, #4294967295
 8016c2c:	2201      	moveq	r2, #1
 8016c2e:	608a      	str	r2, [r1, #8]
 8016c30:	6822      	ldr	r2, [r4, #0]
 8016c32:	06d1      	lsls	r1, r2, #27
 8016c34:	bf5f      	itttt	pl
 8016c36:	681a      	ldrpl	r2, [r3, #0]
 8016c38:	1d11      	addpl	r1, r2, #4
 8016c3a:	6019      	strpl	r1, [r3, #0]
 8016c3c:	6817      	ldrpl	r7, [r2, #0]
 8016c3e:	2600      	movs	r6, #0
 8016c40:	69a3      	ldr	r3, [r4, #24]
 8016c42:	b1db      	cbz	r3, 8016c7c <_scanf_chars+0x68>
 8016c44:	2b01      	cmp	r3, #1
 8016c46:	d107      	bne.n	8016c58 <_scanf_chars+0x44>
 8016c48:	682b      	ldr	r3, [r5, #0]
 8016c4a:	6962      	ldr	r2, [r4, #20]
 8016c4c:	781b      	ldrb	r3, [r3, #0]
 8016c4e:	5cd3      	ldrb	r3, [r2, r3]
 8016c50:	b9a3      	cbnz	r3, 8016c7c <_scanf_chars+0x68>
 8016c52:	2e00      	cmp	r6, #0
 8016c54:	d132      	bne.n	8016cbc <_scanf_chars+0xa8>
 8016c56:	e006      	b.n	8016c66 <_scanf_chars+0x52>
 8016c58:	2b02      	cmp	r3, #2
 8016c5a:	d007      	beq.n	8016c6c <_scanf_chars+0x58>
 8016c5c:	2e00      	cmp	r6, #0
 8016c5e:	d12d      	bne.n	8016cbc <_scanf_chars+0xa8>
 8016c60:	69a3      	ldr	r3, [r4, #24]
 8016c62:	2b01      	cmp	r3, #1
 8016c64:	d12a      	bne.n	8016cbc <_scanf_chars+0xa8>
 8016c66:	2001      	movs	r0, #1
 8016c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c6c:	f7ff f896 	bl	8015d9c <__locale_ctype_ptr>
 8016c70:	682b      	ldr	r3, [r5, #0]
 8016c72:	781b      	ldrb	r3, [r3, #0]
 8016c74:	4418      	add	r0, r3
 8016c76:	7843      	ldrb	r3, [r0, #1]
 8016c78:	071b      	lsls	r3, r3, #28
 8016c7a:	d4ef      	bmi.n	8016c5c <_scanf_chars+0x48>
 8016c7c:	6823      	ldr	r3, [r4, #0]
 8016c7e:	06da      	lsls	r2, r3, #27
 8016c80:	bf5e      	ittt	pl
 8016c82:	682b      	ldrpl	r3, [r5, #0]
 8016c84:	781b      	ldrbpl	r3, [r3, #0]
 8016c86:	703b      	strbpl	r3, [r7, #0]
 8016c88:	682a      	ldr	r2, [r5, #0]
 8016c8a:	686b      	ldr	r3, [r5, #4]
 8016c8c:	f102 0201 	add.w	r2, r2, #1
 8016c90:	602a      	str	r2, [r5, #0]
 8016c92:	68a2      	ldr	r2, [r4, #8]
 8016c94:	f103 33ff 	add.w	r3, r3, #4294967295
 8016c98:	f102 32ff 	add.w	r2, r2, #4294967295
 8016c9c:	606b      	str	r3, [r5, #4]
 8016c9e:	f106 0601 	add.w	r6, r6, #1
 8016ca2:	bf58      	it	pl
 8016ca4:	3701      	addpl	r7, #1
 8016ca6:	60a2      	str	r2, [r4, #8]
 8016ca8:	b142      	cbz	r2, 8016cbc <_scanf_chars+0xa8>
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	dcc8      	bgt.n	8016c40 <_scanf_chars+0x2c>
 8016cae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016cb2:	4629      	mov	r1, r5
 8016cb4:	4640      	mov	r0, r8
 8016cb6:	4798      	blx	r3
 8016cb8:	2800      	cmp	r0, #0
 8016cba:	d0c1      	beq.n	8016c40 <_scanf_chars+0x2c>
 8016cbc:	6823      	ldr	r3, [r4, #0]
 8016cbe:	f013 0310 	ands.w	r3, r3, #16
 8016cc2:	d105      	bne.n	8016cd0 <_scanf_chars+0xbc>
 8016cc4:	68e2      	ldr	r2, [r4, #12]
 8016cc6:	3201      	adds	r2, #1
 8016cc8:	60e2      	str	r2, [r4, #12]
 8016cca:	69a2      	ldr	r2, [r4, #24]
 8016ccc:	b102      	cbz	r2, 8016cd0 <_scanf_chars+0xbc>
 8016cce:	703b      	strb	r3, [r7, #0]
 8016cd0:	6923      	ldr	r3, [r4, #16]
 8016cd2:	441e      	add	r6, r3
 8016cd4:	6126      	str	r6, [r4, #16]
 8016cd6:	2000      	movs	r0, #0
 8016cd8:	e7c6      	b.n	8016c68 <_scanf_chars+0x54>
	...

08016cdc <_scanf_i>:
 8016cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ce0:	469a      	mov	sl, r3
 8016ce2:	4b74      	ldr	r3, [pc, #464]	; (8016eb4 <_scanf_i+0x1d8>)
 8016ce4:	460c      	mov	r4, r1
 8016ce6:	4683      	mov	fp, r0
 8016ce8:	4616      	mov	r6, r2
 8016cea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8016cee:	b087      	sub	sp, #28
 8016cf0:	ab03      	add	r3, sp, #12
 8016cf2:	68a7      	ldr	r7, [r4, #8]
 8016cf4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016cf8:	4b6f      	ldr	r3, [pc, #444]	; (8016eb8 <_scanf_i+0x1dc>)
 8016cfa:	69a1      	ldr	r1, [r4, #24]
 8016cfc:	4a6f      	ldr	r2, [pc, #444]	; (8016ebc <_scanf_i+0x1e0>)
 8016cfe:	2903      	cmp	r1, #3
 8016d00:	bf08      	it	eq
 8016d02:	461a      	moveq	r2, r3
 8016d04:	1e7b      	subs	r3, r7, #1
 8016d06:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8016d0a:	bf84      	itt	hi
 8016d0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016d10:	60a3      	strhi	r3, [r4, #8]
 8016d12:	6823      	ldr	r3, [r4, #0]
 8016d14:	9200      	str	r2, [sp, #0]
 8016d16:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8016d1a:	bf88      	it	hi
 8016d1c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016d20:	f104 091c 	add.w	r9, r4, #28
 8016d24:	6023      	str	r3, [r4, #0]
 8016d26:	bf8c      	ite	hi
 8016d28:	197f      	addhi	r7, r7, r5
 8016d2a:	2700      	movls	r7, #0
 8016d2c:	464b      	mov	r3, r9
 8016d2e:	f04f 0800 	mov.w	r8, #0
 8016d32:	9301      	str	r3, [sp, #4]
 8016d34:	6831      	ldr	r1, [r6, #0]
 8016d36:	ab03      	add	r3, sp, #12
 8016d38:	2202      	movs	r2, #2
 8016d3a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8016d3e:	7809      	ldrb	r1, [r1, #0]
 8016d40:	f7e9 fa5e 	bl	8000200 <memchr>
 8016d44:	9b01      	ldr	r3, [sp, #4]
 8016d46:	b330      	cbz	r0, 8016d96 <_scanf_i+0xba>
 8016d48:	f1b8 0f01 	cmp.w	r8, #1
 8016d4c:	d15a      	bne.n	8016e04 <_scanf_i+0x128>
 8016d4e:	6862      	ldr	r2, [r4, #4]
 8016d50:	b92a      	cbnz	r2, 8016d5e <_scanf_i+0x82>
 8016d52:	6822      	ldr	r2, [r4, #0]
 8016d54:	2108      	movs	r1, #8
 8016d56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016d5a:	6061      	str	r1, [r4, #4]
 8016d5c:	6022      	str	r2, [r4, #0]
 8016d5e:	6822      	ldr	r2, [r4, #0]
 8016d60:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8016d64:	6022      	str	r2, [r4, #0]
 8016d66:	68a2      	ldr	r2, [r4, #8]
 8016d68:	1e51      	subs	r1, r2, #1
 8016d6a:	60a1      	str	r1, [r4, #8]
 8016d6c:	b19a      	cbz	r2, 8016d96 <_scanf_i+0xba>
 8016d6e:	6832      	ldr	r2, [r6, #0]
 8016d70:	1c51      	adds	r1, r2, #1
 8016d72:	6031      	str	r1, [r6, #0]
 8016d74:	7812      	ldrb	r2, [r2, #0]
 8016d76:	701a      	strb	r2, [r3, #0]
 8016d78:	1c5d      	adds	r5, r3, #1
 8016d7a:	6873      	ldr	r3, [r6, #4]
 8016d7c:	3b01      	subs	r3, #1
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	6073      	str	r3, [r6, #4]
 8016d82:	dc07      	bgt.n	8016d94 <_scanf_i+0xb8>
 8016d84:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016d88:	4631      	mov	r1, r6
 8016d8a:	4658      	mov	r0, fp
 8016d8c:	4798      	blx	r3
 8016d8e:	2800      	cmp	r0, #0
 8016d90:	f040 8086 	bne.w	8016ea0 <_scanf_i+0x1c4>
 8016d94:	462b      	mov	r3, r5
 8016d96:	f108 0801 	add.w	r8, r8, #1
 8016d9a:	f1b8 0f03 	cmp.w	r8, #3
 8016d9e:	d1c8      	bne.n	8016d32 <_scanf_i+0x56>
 8016da0:	6862      	ldr	r2, [r4, #4]
 8016da2:	b90a      	cbnz	r2, 8016da8 <_scanf_i+0xcc>
 8016da4:	220a      	movs	r2, #10
 8016da6:	6062      	str	r2, [r4, #4]
 8016da8:	6862      	ldr	r2, [r4, #4]
 8016daa:	4945      	ldr	r1, [pc, #276]	; (8016ec0 <_scanf_i+0x1e4>)
 8016dac:	6960      	ldr	r0, [r4, #20]
 8016dae:	9301      	str	r3, [sp, #4]
 8016db0:	1a89      	subs	r1, r1, r2
 8016db2:	f000 f887 	bl	8016ec4 <__sccl>
 8016db6:	9b01      	ldr	r3, [sp, #4]
 8016db8:	f04f 0800 	mov.w	r8, #0
 8016dbc:	461d      	mov	r5, r3
 8016dbe:	68a3      	ldr	r3, [r4, #8]
 8016dc0:	6822      	ldr	r2, [r4, #0]
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d03a      	beq.n	8016e3c <_scanf_i+0x160>
 8016dc6:	6831      	ldr	r1, [r6, #0]
 8016dc8:	6960      	ldr	r0, [r4, #20]
 8016dca:	f891 c000 	ldrb.w	ip, [r1]
 8016dce:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016dd2:	2800      	cmp	r0, #0
 8016dd4:	d032      	beq.n	8016e3c <_scanf_i+0x160>
 8016dd6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8016dda:	d121      	bne.n	8016e20 <_scanf_i+0x144>
 8016ddc:	0510      	lsls	r0, r2, #20
 8016dde:	d51f      	bpl.n	8016e20 <_scanf_i+0x144>
 8016de0:	f108 0801 	add.w	r8, r8, #1
 8016de4:	b117      	cbz	r7, 8016dec <_scanf_i+0x110>
 8016de6:	3301      	adds	r3, #1
 8016de8:	3f01      	subs	r7, #1
 8016dea:	60a3      	str	r3, [r4, #8]
 8016dec:	6873      	ldr	r3, [r6, #4]
 8016dee:	3b01      	subs	r3, #1
 8016df0:	2b00      	cmp	r3, #0
 8016df2:	6073      	str	r3, [r6, #4]
 8016df4:	dd1b      	ble.n	8016e2e <_scanf_i+0x152>
 8016df6:	6833      	ldr	r3, [r6, #0]
 8016df8:	3301      	adds	r3, #1
 8016dfa:	6033      	str	r3, [r6, #0]
 8016dfc:	68a3      	ldr	r3, [r4, #8]
 8016dfe:	3b01      	subs	r3, #1
 8016e00:	60a3      	str	r3, [r4, #8]
 8016e02:	e7dc      	b.n	8016dbe <_scanf_i+0xe2>
 8016e04:	f1b8 0f02 	cmp.w	r8, #2
 8016e08:	d1ad      	bne.n	8016d66 <_scanf_i+0x8a>
 8016e0a:	6822      	ldr	r2, [r4, #0]
 8016e0c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8016e10:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016e14:	d1bf      	bne.n	8016d96 <_scanf_i+0xba>
 8016e16:	2110      	movs	r1, #16
 8016e18:	6061      	str	r1, [r4, #4]
 8016e1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016e1e:	e7a1      	b.n	8016d64 <_scanf_i+0x88>
 8016e20:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8016e24:	6022      	str	r2, [r4, #0]
 8016e26:	780b      	ldrb	r3, [r1, #0]
 8016e28:	702b      	strb	r3, [r5, #0]
 8016e2a:	3501      	adds	r5, #1
 8016e2c:	e7de      	b.n	8016dec <_scanf_i+0x110>
 8016e2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016e32:	4631      	mov	r1, r6
 8016e34:	4658      	mov	r0, fp
 8016e36:	4798      	blx	r3
 8016e38:	2800      	cmp	r0, #0
 8016e3a:	d0df      	beq.n	8016dfc <_scanf_i+0x120>
 8016e3c:	6823      	ldr	r3, [r4, #0]
 8016e3e:	05d9      	lsls	r1, r3, #23
 8016e40:	d50c      	bpl.n	8016e5c <_scanf_i+0x180>
 8016e42:	454d      	cmp	r5, r9
 8016e44:	d908      	bls.n	8016e58 <_scanf_i+0x17c>
 8016e46:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016e4e:	4632      	mov	r2, r6
 8016e50:	4658      	mov	r0, fp
 8016e52:	4798      	blx	r3
 8016e54:	1e6f      	subs	r7, r5, #1
 8016e56:	463d      	mov	r5, r7
 8016e58:	454d      	cmp	r5, r9
 8016e5a:	d029      	beq.n	8016eb0 <_scanf_i+0x1d4>
 8016e5c:	6822      	ldr	r2, [r4, #0]
 8016e5e:	f012 0210 	ands.w	r2, r2, #16
 8016e62:	d113      	bne.n	8016e8c <_scanf_i+0x1b0>
 8016e64:	702a      	strb	r2, [r5, #0]
 8016e66:	6863      	ldr	r3, [r4, #4]
 8016e68:	9e00      	ldr	r6, [sp, #0]
 8016e6a:	4649      	mov	r1, r9
 8016e6c:	4658      	mov	r0, fp
 8016e6e:	47b0      	blx	r6
 8016e70:	f8da 3000 	ldr.w	r3, [sl]
 8016e74:	6821      	ldr	r1, [r4, #0]
 8016e76:	1d1a      	adds	r2, r3, #4
 8016e78:	f8ca 2000 	str.w	r2, [sl]
 8016e7c:	f011 0f20 	tst.w	r1, #32
 8016e80:	681b      	ldr	r3, [r3, #0]
 8016e82:	d010      	beq.n	8016ea6 <_scanf_i+0x1ca>
 8016e84:	6018      	str	r0, [r3, #0]
 8016e86:	68e3      	ldr	r3, [r4, #12]
 8016e88:	3301      	adds	r3, #1
 8016e8a:	60e3      	str	r3, [r4, #12]
 8016e8c:	eba5 0509 	sub.w	r5, r5, r9
 8016e90:	44a8      	add	r8, r5
 8016e92:	6925      	ldr	r5, [r4, #16]
 8016e94:	4445      	add	r5, r8
 8016e96:	6125      	str	r5, [r4, #16]
 8016e98:	2000      	movs	r0, #0
 8016e9a:	b007      	add	sp, #28
 8016e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ea0:	f04f 0800 	mov.w	r8, #0
 8016ea4:	e7ca      	b.n	8016e3c <_scanf_i+0x160>
 8016ea6:	07ca      	lsls	r2, r1, #31
 8016ea8:	bf4c      	ite	mi
 8016eaa:	8018      	strhmi	r0, [r3, #0]
 8016eac:	6018      	strpl	r0, [r3, #0]
 8016eae:	e7ea      	b.n	8016e86 <_scanf_i+0x1aa>
 8016eb0:	2001      	movs	r0, #1
 8016eb2:	e7f2      	b.n	8016e9a <_scanf_i+0x1be>
 8016eb4:	08018fdc 	.word	0x08018fdc
 8016eb8:	08014a99 	.word	0x08014a99
 8016ebc:	08017041 	.word	0x08017041
 8016ec0:	080191c5 	.word	0x080191c5

08016ec4 <__sccl>:
 8016ec4:	b570      	push	{r4, r5, r6, lr}
 8016ec6:	780b      	ldrb	r3, [r1, #0]
 8016ec8:	2b5e      	cmp	r3, #94	; 0x5e
 8016eca:	bf13      	iteet	ne
 8016ecc:	1c4a      	addne	r2, r1, #1
 8016ece:	1c8a      	addeq	r2, r1, #2
 8016ed0:	784b      	ldrbeq	r3, [r1, #1]
 8016ed2:	2100      	movne	r1, #0
 8016ed4:	bf08      	it	eq
 8016ed6:	2101      	moveq	r1, #1
 8016ed8:	1e44      	subs	r4, r0, #1
 8016eda:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8016ede:	f804 1f01 	strb.w	r1, [r4, #1]!
 8016ee2:	42ac      	cmp	r4, r5
 8016ee4:	d1fb      	bne.n	8016ede <__sccl+0x1a>
 8016ee6:	b913      	cbnz	r3, 8016eee <__sccl+0x2a>
 8016ee8:	3a01      	subs	r2, #1
 8016eea:	4610      	mov	r0, r2
 8016eec:	bd70      	pop	{r4, r5, r6, pc}
 8016eee:	f081 0401 	eor.w	r4, r1, #1
 8016ef2:	54c4      	strb	r4, [r0, r3]
 8016ef4:	1c51      	adds	r1, r2, #1
 8016ef6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8016efa:	2d2d      	cmp	r5, #45	; 0x2d
 8016efc:	f101 36ff 	add.w	r6, r1, #4294967295
 8016f00:	460a      	mov	r2, r1
 8016f02:	d006      	beq.n	8016f12 <__sccl+0x4e>
 8016f04:	2d5d      	cmp	r5, #93	; 0x5d
 8016f06:	d0f0      	beq.n	8016eea <__sccl+0x26>
 8016f08:	b90d      	cbnz	r5, 8016f0e <__sccl+0x4a>
 8016f0a:	4632      	mov	r2, r6
 8016f0c:	e7ed      	b.n	8016eea <__sccl+0x26>
 8016f0e:	462b      	mov	r3, r5
 8016f10:	e7ef      	b.n	8016ef2 <__sccl+0x2e>
 8016f12:	780e      	ldrb	r6, [r1, #0]
 8016f14:	2e5d      	cmp	r6, #93	; 0x5d
 8016f16:	d0fa      	beq.n	8016f0e <__sccl+0x4a>
 8016f18:	42b3      	cmp	r3, r6
 8016f1a:	dcf8      	bgt.n	8016f0e <__sccl+0x4a>
 8016f1c:	3301      	adds	r3, #1
 8016f1e:	429e      	cmp	r6, r3
 8016f20:	54c4      	strb	r4, [r0, r3]
 8016f22:	dcfb      	bgt.n	8016f1c <__sccl+0x58>
 8016f24:	3102      	adds	r1, #2
 8016f26:	e7e6      	b.n	8016ef6 <__sccl+0x32>

08016f28 <strncmp>:
 8016f28:	b510      	push	{r4, lr}
 8016f2a:	b16a      	cbz	r2, 8016f48 <strncmp+0x20>
 8016f2c:	3901      	subs	r1, #1
 8016f2e:	1884      	adds	r4, r0, r2
 8016f30:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016f34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016f38:	4293      	cmp	r3, r2
 8016f3a:	d103      	bne.n	8016f44 <strncmp+0x1c>
 8016f3c:	42a0      	cmp	r0, r4
 8016f3e:	d001      	beq.n	8016f44 <strncmp+0x1c>
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d1f5      	bne.n	8016f30 <strncmp+0x8>
 8016f44:	1a98      	subs	r0, r3, r2
 8016f46:	bd10      	pop	{r4, pc}
 8016f48:	4610      	mov	r0, r2
 8016f4a:	e7fc      	b.n	8016f46 <strncmp+0x1e>

08016f4c <_strtoul_l.isra.0>:
 8016f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f50:	4680      	mov	r8, r0
 8016f52:	4689      	mov	r9, r1
 8016f54:	4692      	mov	sl, r2
 8016f56:	461e      	mov	r6, r3
 8016f58:	460f      	mov	r7, r1
 8016f5a:	463d      	mov	r5, r7
 8016f5c:	9808      	ldr	r0, [sp, #32]
 8016f5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f62:	f7fe ff17 	bl	8015d94 <__locale_ctype_ptr_l>
 8016f66:	4420      	add	r0, r4
 8016f68:	7843      	ldrb	r3, [r0, #1]
 8016f6a:	f013 0308 	ands.w	r3, r3, #8
 8016f6e:	d130      	bne.n	8016fd2 <_strtoul_l.isra.0+0x86>
 8016f70:	2c2d      	cmp	r4, #45	; 0x2d
 8016f72:	d130      	bne.n	8016fd6 <_strtoul_l.isra.0+0x8a>
 8016f74:	787c      	ldrb	r4, [r7, #1]
 8016f76:	1cbd      	adds	r5, r7, #2
 8016f78:	2101      	movs	r1, #1
 8016f7a:	2e00      	cmp	r6, #0
 8016f7c:	d05c      	beq.n	8017038 <_strtoul_l.isra.0+0xec>
 8016f7e:	2e10      	cmp	r6, #16
 8016f80:	d109      	bne.n	8016f96 <_strtoul_l.isra.0+0x4a>
 8016f82:	2c30      	cmp	r4, #48	; 0x30
 8016f84:	d107      	bne.n	8016f96 <_strtoul_l.isra.0+0x4a>
 8016f86:	782b      	ldrb	r3, [r5, #0]
 8016f88:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016f8c:	2b58      	cmp	r3, #88	; 0x58
 8016f8e:	d14e      	bne.n	801702e <_strtoul_l.isra.0+0xe2>
 8016f90:	786c      	ldrb	r4, [r5, #1]
 8016f92:	2610      	movs	r6, #16
 8016f94:	3502      	adds	r5, #2
 8016f96:	f04f 32ff 	mov.w	r2, #4294967295
 8016f9a:	2300      	movs	r3, #0
 8016f9c:	fbb2 f2f6 	udiv	r2, r2, r6
 8016fa0:	fb06 fc02 	mul.w	ip, r6, r2
 8016fa4:	ea6f 0c0c 	mvn.w	ip, ip
 8016fa8:	4618      	mov	r0, r3
 8016faa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8016fae:	2f09      	cmp	r7, #9
 8016fb0:	d817      	bhi.n	8016fe2 <_strtoul_l.isra.0+0x96>
 8016fb2:	463c      	mov	r4, r7
 8016fb4:	42a6      	cmp	r6, r4
 8016fb6:	dd23      	ble.n	8017000 <_strtoul_l.isra.0+0xb4>
 8016fb8:	2b00      	cmp	r3, #0
 8016fba:	db1e      	blt.n	8016ffa <_strtoul_l.isra.0+0xae>
 8016fbc:	4282      	cmp	r2, r0
 8016fbe:	d31c      	bcc.n	8016ffa <_strtoul_l.isra.0+0xae>
 8016fc0:	d101      	bne.n	8016fc6 <_strtoul_l.isra.0+0x7a>
 8016fc2:	45a4      	cmp	ip, r4
 8016fc4:	db19      	blt.n	8016ffa <_strtoul_l.isra.0+0xae>
 8016fc6:	fb00 4006 	mla	r0, r0, r6, r4
 8016fca:	2301      	movs	r3, #1
 8016fcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016fd0:	e7eb      	b.n	8016faa <_strtoul_l.isra.0+0x5e>
 8016fd2:	462f      	mov	r7, r5
 8016fd4:	e7c1      	b.n	8016f5a <_strtoul_l.isra.0+0xe>
 8016fd6:	2c2b      	cmp	r4, #43	; 0x2b
 8016fd8:	bf04      	itt	eq
 8016fda:	1cbd      	addeq	r5, r7, #2
 8016fdc:	787c      	ldrbeq	r4, [r7, #1]
 8016fde:	4619      	mov	r1, r3
 8016fe0:	e7cb      	b.n	8016f7a <_strtoul_l.isra.0+0x2e>
 8016fe2:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8016fe6:	2f19      	cmp	r7, #25
 8016fe8:	d801      	bhi.n	8016fee <_strtoul_l.isra.0+0xa2>
 8016fea:	3c37      	subs	r4, #55	; 0x37
 8016fec:	e7e2      	b.n	8016fb4 <_strtoul_l.isra.0+0x68>
 8016fee:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8016ff2:	2f19      	cmp	r7, #25
 8016ff4:	d804      	bhi.n	8017000 <_strtoul_l.isra.0+0xb4>
 8016ff6:	3c57      	subs	r4, #87	; 0x57
 8016ff8:	e7dc      	b.n	8016fb4 <_strtoul_l.isra.0+0x68>
 8016ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8016ffe:	e7e5      	b.n	8016fcc <_strtoul_l.isra.0+0x80>
 8017000:	2b00      	cmp	r3, #0
 8017002:	da09      	bge.n	8017018 <_strtoul_l.isra.0+0xcc>
 8017004:	2322      	movs	r3, #34	; 0x22
 8017006:	f8c8 3000 	str.w	r3, [r8]
 801700a:	f04f 30ff 	mov.w	r0, #4294967295
 801700e:	f1ba 0f00 	cmp.w	sl, #0
 8017012:	d107      	bne.n	8017024 <_strtoul_l.isra.0+0xd8>
 8017014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017018:	b101      	cbz	r1, 801701c <_strtoul_l.isra.0+0xd0>
 801701a:	4240      	negs	r0, r0
 801701c:	f1ba 0f00 	cmp.w	sl, #0
 8017020:	d0f8      	beq.n	8017014 <_strtoul_l.isra.0+0xc8>
 8017022:	b10b      	cbz	r3, 8017028 <_strtoul_l.isra.0+0xdc>
 8017024:	f105 39ff 	add.w	r9, r5, #4294967295
 8017028:	f8ca 9000 	str.w	r9, [sl]
 801702c:	e7f2      	b.n	8017014 <_strtoul_l.isra.0+0xc8>
 801702e:	2430      	movs	r4, #48	; 0x30
 8017030:	2e00      	cmp	r6, #0
 8017032:	d1b0      	bne.n	8016f96 <_strtoul_l.isra.0+0x4a>
 8017034:	2608      	movs	r6, #8
 8017036:	e7ae      	b.n	8016f96 <_strtoul_l.isra.0+0x4a>
 8017038:	2c30      	cmp	r4, #48	; 0x30
 801703a:	d0a4      	beq.n	8016f86 <_strtoul_l.isra.0+0x3a>
 801703c:	260a      	movs	r6, #10
 801703e:	e7aa      	b.n	8016f96 <_strtoul_l.isra.0+0x4a>

08017040 <_strtoul_r>:
 8017040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017042:	4c06      	ldr	r4, [pc, #24]	; (801705c <_strtoul_r+0x1c>)
 8017044:	4d06      	ldr	r5, [pc, #24]	; (8017060 <_strtoul_r+0x20>)
 8017046:	6824      	ldr	r4, [r4, #0]
 8017048:	6a24      	ldr	r4, [r4, #32]
 801704a:	2c00      	cmp	r4, #0
 801704c:	bf08      	it	eq
 801704e:	462c      	moveq	r4, r5
 8017050:	9400      	str	r4, [sp, #0]
 8017052:	f7ff ff7b 	bl	8016f4c <_strtoul_l.isra.0>
 8017056:	b003      	add	sp, #12
 8017058:	bd30      	pop	{r4, r5, pc}
 801705a:	bf00      	nop
 801705c:	20000e34 	.word	0x20000e34
 8017060:	20000e98 	.word	0x20000e98

08017064 <__submore>:
 8017064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017068:	460c      	mov	r4, r1
 801706a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801706c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017070:	4299      	cmp	r1, r3
 8017072:	d11d      	bne.n	80170b0 <__submore+0x4c>
 8017074:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017078:	f7fb ff34 	bl	8012ee4 <_malloc_r>
 801707c:	b918      	cbnz	r0, 8017086 <__submore+0x22>
 801707e:	f04f 30ff 	mov.w	r0, #4294967295
 8017082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017086:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801708a:	63a3      	str	r3, [r4, #56]	; 0x38
 801708c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017090:	6360      	str	r0, [r4, #52]	; 0x34
 8017092:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017096:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801709a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801709e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80170a2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80170a6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80170aa:	6020      	str	r0, [r4, #0]
 80170ac:	2000      	movs	r0, #0
 80170ae:	e7e8      	b.n	8017082 <__submore+0x1e>
 80170b0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80170b2:	0077      	lsls	r7, r6, #1
 80170b4:	463a      	mov	r2, r7
 80170b6:	f000 f81c 	bl	80170f2 <_realloc_r>
 80170ba:	4605      	mov	r5, r0
 80170bc:	2800      	cmp	r0, #0
 80170be:	d0de      	beq.n	801707e <__submore+0x1a>
 80170c0:	eb00 0806 	add.w	r8, r0, r6
 80170c4:	4601      	mov	r1, r0
 80170c6:	4632      	mov	r2, r6
 80170c8:	4640      	mov	r0, r8
 80170ca:	f7fb fe91 	bl	8012df0 <memcpy>
 80170ce:	f8c4 8000 	str.w	r8, [r4]
 80170d2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80170d6:	e7e9      	b.n	80170ac <__submore+0x48>

080170d8 <__ascii_wctomb>:
 80170d8:	b149      	cbz	r1, 80170ee <__ascii_wctomb+0x16>
 80170da:	2aff      	cmp	r2, #255	; 0xff
 80170dc:	bf85      	ittet	hi
 80170de:	238a      	movhi	r3, #138	; 0x8a
 80170e0:	6003      	strhi	r3, [r0, #0]
 80170e2:	700a      	strbls	r2, [r1, #0]
 80170e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80170e8:	bf98      	it	ls
 80170ea:	2001      	movls	r0, #1
 80170ec:	4770      	bx	lr
 80170ee:	4608      	mov	r0, r1
 80170f0:	4770      	bx	lr

080170f2 <_realloc_r>:
 80170f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170f4:	4607      	mov	r7, r0
 80170f6:	4614      	mov	r4, r2
 80170f8:	460e      	mov	r6, r1
 80170fa:	b921      	cbnz	r1, 8017106 <_realloc_r+0x14>
 80170fc:	4611      	mov	r1, r2
 80170fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017102:	f7fb beef 	b.w	8012ee4 <_malloc_r>
 8017106:	b922      	cbnz	r2, 8017112 <_realloc_r+0x20>
 8017108:	f7fb fe9e 	bl	8012e48 <_free_r>
 801710c:	4625      	mov	r5, r4
 801710e:	4628      	mov	r0, r5
 8017110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017112:	f000 f814 	bl	801713e <_malloc_usable_size_r>
 8017116:	42a0      	cmp	r0, r4
 8017118:	d20f      	bcs.n	801713a <_realloc_r+0x48>
 801711a:	4621      	mov	r1, r4
 801711c:	4638      	mov	r0, r7
 801711e:	f7fb fee1 	bl	8012ee4 <_malloc_r>
 8017122:	4605      	mov	r5, r0
 8017124:	2800      	cmp	r0, #0
 8017126:	d0f2      	beq.n	801710e <_realloc_r+0x1c>
 8017128:	4631      	mov	r1, r6
 801712a:	4622      	mov	r2, r4
 801712c:	f7fb fe60 	bl	8012df0 <memcpy>
 8017130:	4631      	mov	r1, r6
 8017132:	4638      	mov	r0, r7
 8017134:	f7fb fe88 	bl	8012e48 <_free_r>
 8017138:	e7e9      	b.n	801710e <_realloc_r+0x1c>
 801713a:	4635      	mov	r5, r6
 801713c:	e7e7      	b.n	801710e <_realloc_r+0x1c>

0801713e <_malloc_usable_size_r>:
 801713e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017142:	1f18      	subs	r0, r3, #4
 8017144:	2b00      	cmp	r3, #0
 8017146:	bfbc      	itt	lt
 8017148:	580b      	ldrlt	r3, [r1, r0]
 801714a:	18c0      	addlt	r0, r0, r3
 801714c:	4770      	bx	lr
	...

08017150 <ceil>:
 8017150:	ec51 0b10 	vmov	r0, r1, d0
 8017154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017158:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801715c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8017160:	2e13      	cmp	r6, #19
 8017162:	460c      	mov	r4, r1
 8017164:	ee10 5a10 	vmov	r5, s0
 8017168:	4680      	mov	r8, r0
 801716a:	dc30      	bgt.n	80171ce <ceil+0x7e>
 801716c:	2e00      	cmp	r6, #0
 801716e:	da12      	bge.n	8017196 <ceil+0x46>
 8017170:	a333      	add	r3, pc, #204	; (adr r3, 8017240 <ceil+0xf0>)
 8017172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017176:	f7e9 f899 	bl	80002ac <__adddf3>
 801717a:	2200      	movs	r2, #0
 801717c:	2300      	movs	r3, #0
 801717e:	f7e9 fcdb 	bl	8000b38 <__aeabi_dcmpgt>
 8017182:	b128      	cbz	r0, 8017190 <ceil+0x40>
 8017184:	2c00      	cmp	r4, #0
 8017186:	db55      	blt.n	8017234 <ceil+0xe4>
 8017188:	432c      	orrs	r4, r5
 801718a:	d057      	beq.n	801723c <ceil+0xec>
 801718c:	4c2e      	ldr	r4, [pc, #184]	; (8017248 <ceil+0xf8>)
 801718e:	2500      	movs	r5, #0
 8017190:	4621      	mov	r1, r4
 8017192:	4628      	mov	r0, r5
 8017194:	e025      	b.n	80171e2 <ceil+0x92>
 8017196:	4f2d      	ldr	r7, [pc, #180]	; (801724c <ceil+0xfc>)
 8017198:	4137      	asrs	r7, r6
 801719a:	ea01 0307 	and.w	r3, r1, r7
 801719e:	4303      	orrs	r3, r0
 80171a0:	d01f      	beq.n	80171e2 <ceil+0x92>
 80171a2:	a327      	add	r3, pc, #156	; (adr r3, 8017240 <ceil+0xf0>)
 80171a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171a8:	f7e9 f880 	bl	80002ac <__adddf3>
 80171ac:	2200      	movs	r2, #0
 80171ae:	2300      	movs	r3, #0
 80171b0:	f7e9 fcc2 	bl	8000b38 <__aeabi_dcmpgt>
 80171b4:	2800      	cmp	r0, #0
 80171b6:	d0eb      	beq.n	8017190 <ceil+0x40>
 80171b8:	2c00      	cmp	r4, #0
 80171ba:	bfc2      	ittt	gt
 80171bc:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 80171c0:	fa43 f606 	asrgt.w	r6, r3, r6
 80171c4:	19a4      	addgt	r4, r4, r6
 80171c6:	ea24 0407 	bic.w	r4, r4, r7
 80171ca:	2500      	movs	r5, #0
 80171cc:	e7e0      	b.n	8017190 <ceil+0x40>
 80171ce:	2e33      	cmp	r6, #51	; 0x33
 80171d0:	dd0b      	ble.n	80171ea <ceil+0x9a>
 80171d2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80171d6:	d104      	bne.n	80171e2 <ceil+0x92>
 80171d8:	ee10 2a10 	vmov	r2, s0
 80171dc:	460b      	mov	r3, r1
 80171de:	f7e9 f865 	bl	80002ac <__adddf3>
 80171e2:	ec41 0b10 	vmov	d0, r0, r1
 80171e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171ea:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80171ee:	f04f 33ff 	mov.w	r3, #4294967295
 80171f2:	fa23 f707 	lsr.w	r7, r3, r7
 80171f6:	4207      	tst	r7, r0
 80171f8:	d0f3      	beq.n	80171e2 <ceil+0x92>
 80171fa:	a311      	add	r3, pc, #68	; (adr r3, 8017240 <ceil+0xf0>)
 80171fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017200:	f7e9 f854 	bl	80002ac <__adddf3>
 8017204:	2200      	movs	r2, #0
 8017206:	2300      	movs	r3, #0
 8017208:	f7e9 fc96 	bl	8000b38 <__aeabi_dcmpgt>
 801720c:	2800      	cmp	r0, #0
 801720e:	d0bf      	beq.n	8017190 <ceil+0x40>
 8017210:	2c00      	cmp	r4, #0
 8017212:	dd02      	ble.n	801721a <ceil+0xca>
 8017214:	2e14      	cmp	r6, #20
 8017216:	d103      	bne.n	8017220 <ceil+0xd0>
 8017218:	3401      	adds	r4, #1
 801721a:	ea25 0507 	bic.w	r5, r5, r7
 801721e:	e7b7      	b.n	8017190 <ceil+0x40>
 8017220:	2301      	movs	r3, #1
 8017222:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8017226:	fa03 f606 	lsl.w	r6, r3, r6
 801722a:	4435      	add	r5, r6
 801722c:	4545      	cmp	r5, r8
 801722e:	bf38      	it	cc
 8017230:	18e4      	addcc	r4, r4, r3
 8017232:	e7f2      	b.n	801721a <ceil+0xca>
 8017234:	2500      	movs	r5, #0
 8017236:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801723a:	e7a9      	b.n	8017190 <ceil+0x40>
 801723c:	4625      	mov	r5, r4
 801723e:	e7a7      	b.n	8017190 <ceil+0x40>
 8017240:	8800759c 	.word	0x8800759c
 8017244:	7e37e43c 	.word	0x7e37e43c
 8017248:	3ff00000 	.word	0x3ff00000
 801724c:	000fffff 	.word	0x000fffff

08017250 <cos>:
 8017250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017252:	ec51 0b10 	vmov	r0, r1, d0
 8017256:	4a1e      	ldr	r2, [pc, #120]	; (80172d0 <cos+0x80>)
 8017258:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801725c:	4293      	cmp	r3, r2
 801725e:	dc06      	bgt.n	801726e <cos+0x1e>
 8017260:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80172c8 <cos+0x78>
 8017264:	f000 fcec 	bl	8017c40 <__kernel_cos>
 8017268:	ec51 0b10 	vmov	r0, r1, d0
 801726c:	e007      	b.n	801727e <cos+0x2e>
 801726e:	4a19      	ldr	r2, [pc, #100]	; (80172d4 <cos+0x84>)
 8017270:	4293      	cmp	r3, r2
 8017272:	dd09      	ble.n	8017288 <cos+0x38>
 8017274:	ee10 2a10 	vmov	r2, s0
 8017278:	460b      	mov	r3, r1
 801727a:	f7e9 f815 	bl	80002a8 <__aeabi_dsub>
 801727e:	ec41 0b10 	vmov	d0, r0, r1
 8017282:	b005      	add	sp, #20
 8017284:	f85d fb04 	ldr.w	pc, [sp], #4
 8017288:	4668      	mov	r0, sp
 801728a:	f000 fa35 	bl	80176f8 <__ieee754_rem_pio2>
 801728e:	f000 0003 	and.w	r0, r0, #3
 8017292:	2801      	cmp	r0, #1
 8017294:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017298:	ed9d 0b00 	vldr	d0, [sp]
 801729c:	d007      	beq.n	80172ae <cos+0x5e>
 801729e:	2802      	cmp	r0, #2
 80172a0:	d00e      	beq.n	80172c0 <cos+0x70>
 80172a2:	2800      	cmp	r0, #0
 80172a4:	d0de      	beq.n	8017264 <cos+0x14>
 80172a6:	2001      	movs	r0, #1
 80172a8:	f001 f8d2 	bl	8018450 <__kernel_sin>
 80172ac:	e7dc      	b.n	8017268 <cos+0x18>
 80172ae:	f001 f8cf 	bl	8018450 <__kernel_sin>
 80172b2:	ec53 2b10 	vmov	r2, r3, d0
 80172b6:	ee10 0a10 	vmov	r0, s0
 80172ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80172be:	e7de      	b.n	801727e <cos+0x2e>
 80172c0:	f000 fcbe 	bl	8017c40 <__kernel_cos>
 80172c4:	e7f5      	b.n	80172b2 <cos+0x62>
 80172c6:	bf00      	nop
	...
 80172d0:	3fe921fb 	.word	0x3fe921fb
 80172d4:	7fefffff 	.word	0x7fefffff

080172d8 <round>:
 80172d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172da:	ec57 6b10 	vmov	r6, r7, d0
 80172de:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80172e2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80172e6:	2c13      	cmp	r4, #19
 80172e8:	463b      	mov	r3, r7
 80172ea:	463d      	mov	r5, r7
 80172ec:	dc17      	bgt.n	801731e <round+0x46>
 80172ee:	2c00      	cmp	r4, #0
 80172f0:	da09      	bge.n	8017306 <round+0x2e>
 80172f2:	3401      	adds	r4, #1
 80172f4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80172f8:	d103      	bne.n	8017302 <round+0x2a>
 80172fa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80172fe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8017302:	2100      	movs	r1, #0
 8017304:	e02c      	b.n	8017360 <round+0x88>
 8017306:	4a18      	ldr	r2, [pc, #96]	; (8017368 <round+0x90>)
 8017308:	4122      	asrs	r2, r4
 801730a:	4217      	tst	r7, r2
 801730c:	d100      	bne.n	8017310 <round+0x38>
 801730e:	b19e      	cbz	r6, 8017338 <round+0x60>
 8017310:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8017314:	4123      	asrs	r3, r4
 8017316:	442b      	add	r3, r5
 8017318:	ea23 0302 	bic.w	r3, r3, r2
 801731c:	e7f1      	b.n	8017302 <round+0x2a>
 801731e:	2c33      	cmp	r4, #51	; 0x33
 8017320:	dd0d      	ble.n	801733e <round+0x66>
 8017322:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8017326:	d107      	bne.n	8017338 <round+0x60>
 8017328:	4630      	mov	r0, r6
 801732a:	4639      	mov	r1, r7
 801732c:	ee10 2a10 	vmov	r2, s0
 8017330:	f7e8 ffbc 	bl	80002ac <__adddf3>
 8017334:	4606      	mov	r6, r0
 8017336:	460f      	mov	r7, r1
 8017338:	ec47 6b10 	vmov	d0, r6, r7
 801733c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801733e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8017342:	f04f 30ff 	mov.w	r0, #4294967295
 8017346:	40d0      	lsrs	r0, r2
 8017348:	4206      	tst	r6, r0
 801734a:	d0f5      	beq.n	8017338 <round+0x60>
 801734c:	2201      	movs	r2, #1
 801734e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8017352:	fa02 f404 	lsl.w	r4, r2, r4
 8017356:	1931      	adds	r1, r6, r4
 8017358:	bf28      	it	cs
 801735a:	189b      	addcs	r3, r3, r2
 801735c:	ea21 0100 	bic.w	r1, r1, r0
 8017360:	461f      	mov	r7, r3
 8017362:	460e      	mov	r6, r1
 8017364:	e7e8      	b.n	8017338 <round+0x60>
 8017366:	bf00      	nop
 8017368:	000fffff 	.word	0x000fffff
 801736c:	00000000 	.word	0x00000000

08017370 <sin>:
 8017370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017372:	ec51 0b10 	vmov	r0, r1, d0
 8017376:	4a20      	ldr	r2, [pc, #128]	; (80173f8 <sin+0x88>)
 8017378:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801737c:	4293      	cmp	r3, r2
 801737e:	dc07      	bgt.n	8017390 <sin+0x20>
 8017380:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80173f0 <sin+0x80>
 8017384:	2000      	movs	r0, #0
 8017386:	f001 f863 	bl	8018450 <__kernel_sin>
 801738a:	ec51 0b10 	vmov	r0, r1, d0
 801738e:	e007      	b.n	80173a0 <sin+0x30>
 8017390:	4a1a      	ldr	r2, [pc, #104]	; (80173fc <sin+0x8c>)
 8017392:	4293      	cmp	r3, r2
 8017394:	dd09      	ble.n	80173aa <sin+0x3a>
 8017396:	ee10 2a10 	vmov	r2, s0
 801739a:	460b      	mov	r3, r1
 801739c:	f7e8 ff84 	bl	80002a8 <__aeabi_dsub>
 80173a0:	ec41 0b10 	vmov	d0, r0, r1
 80173a4:	b005      	add	sp, #20
 80173a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80173aa:	4668      	mov	r0, sp
 80173ac:	f000 f9a4 	bl	80176f8 <__ieee754_rem_pio2>
 80173b0:	f000 0003 	and.w	r0, r0, #3
 80173b4:	2801      	cmp	r0, #1
 80173b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80173ba:	ed9d 0b00 	vldr	d0, [sp]
 80173be:	d004      	beq.n	80173ca <sin+0x5a>
 80173c0:	2802      	cmp	r0, #2
 80173c2:	d005      	beq.n	80173d0 <sin+0x60>
 80173c4:	b970      	cbnz	r0, 80173e4 <sin+0x74>
 80173c6:	2001      	movs	r0, #1
 80173c8:	e7dd      	b.n	8017386 <sin+0x16>
 80173ca:	f000 fc39 	bl	8017c40 <__kernel_cos>
 80173ce:	e7dc      	b.n	801738a <sin+0x1a>
 80173d0:	2001      	movs	r0, #1
 80173d2:	f001 f83d 	bl	8018450 <__kernel_sin>
 80173d6:	ec53 2b10 	vmov	r2, r3, d0
 80173da:	ee10 0a10 	vmov	r0, s0
 80173de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80173e2:	e7dd      	b.n	80173a0 <sin+0x30>
 80173e4:	f000 fc2c 	bl	8017c40 <__kernel_cos>
 80173e8:	e7f5      	b.n	80173d6 <sin+0x66>
 80173ea:	bf00      	nop
 80173ec:	f3af 8000 	nop.w
	...
 80173f8:	3fe921fb 	.word	0x3fe921fb
 80173fc:	7fefffff 	.word	0x7fefffff

08017400 <ceilf>:
 8017400:	ee10 3a10 	vmov	r3, s0
 8017404:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8017408:	0dca      	lsrs	r2, r1, #23
 801740a:	3a7f      	subs	r2, #127	; 0x7f
 801740c:	2a16      	cmp	r2, #22
 801740e:	dc2a      	bgt.n	8017466 <ceilf+0x66>
 8017410:	2a00      	cmp	r2, #0
 8017412:	da11      	bge.n	8017438 <ceilf+0x38>
 8017414:	eddf 7a18 	vldr	s15, [pc, #96]	; 8017478 <ceilf+0x78>
 8017418:	ee30 0a27 	vadd.f32	s0, s0, s15
 801741c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8017420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017424:	dd05      	ble.n	8017432 <ceilf+0x32>
 8017426:	2b00      	cmp	r3, #0
 8017428:	db23      	blt.n	8017472 <ceilf+0x72>
 801742a:	2900      	cmp	r1, #0
 801742c:	bf18      	it	ne
 801742e:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 8017432:	ee00 3a10 	vmov	s0, r3
 8017436:	4770      	bx	lr
 8017438:	4910      	ldr	r1, [pc, #64]	; (801747c <ceilf+0x7c>)
 801743a:	4111      	asrs	r1, r2
 801743c:	420b      	tst	r3, r1
 801743e:	d0fa      	beq.n	8017436 <ceilf+0x36>
 8017440:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8017478 <ceilf+0x78>
 8017444:	ee30 0a27 	vadd.f32	s0, s0, s15
 8017448:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801744c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017450:	ddef      	ble.n	8017432 <ceilf+0x32>
 8017452:	2b00      	cmp	r3, #0
 8017454:	bfc2      	ittt	gt
 8017456:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 801745a:	fa40 f202 	asrgt.w	r2, r0, r2
 801745e:	189b      	addgt	r3, r3, r2
 8017460:	ea23 0301 	bic.w	r3, r3, r1
 8017464:	e7e5      	b.n	8017432 <ceilf+0x32>
 8017466:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801746a:	d3e4      	bcc.n	8017436 <ceilf+0x36>
 801746c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8017470:	4770      	bx	lr
 8017472:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8017476:	e7dc      	b.n	8017432 <ceilf+0x32>
 8017478:	7149f2ca 	.word	0x7149f2ca
 801747c:	007fffff 	.word	0x007fffff

08017480 <atan2>:
 8017480:	f000 b85a 	b.w	8017538 <__ieee754_atan2>

08017484 <sqrt>:
 8017484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017488:	ed2d 8b02 	vpush	{d8}
 801748c:	b08b      	sub	sp, #44	; 0x2c
 801748e:	ec55 4b10 	vmov	r4, r5, d0
 8017492:	f000 fb23 	bl	8017adc <__ieee754_sqrt>
 8017496:	4b26      	ldr	r3, [pc, #152]	; (8017530 <sqrt+0xac>)
 8017498:	eeb0 8a40 	vmov.f32	s16, s0
 801749c:	eef0 8a60 	vmov.f32	s17, s1
 80174a0:	f993 6000 	ldrsb.w	r6, [r3]
 80174a4:	1c73      	adds	r3, r6, #1
 80174a6:	d02a      	beq.n	80174fe <sqrt+0x7a>
 80174a8:	4622      	mov	r2, r4
 80174aa:	462b      	mov	r3, r5
 80174ac:	4620      	mov	r0, r4
 80174ae:	4629      	mov	r1, r5
 80174b0:	f7e9 fb4c 	bl	8000b4c <__aeabi_dcmpun>
 80174b4:	4607      	mov	r7, r0
 80174b6:	bb10      	cbnz	r0, 80174fe <sqrt+0x7a>
 80174b8:	f04f 0800 	mov.w	r8, #0
 80174bc:	f04f 0900 	mov.w	r9, #0
 80174c0:	4642      	mov	r2, r8
 80174c2:	464b      	mov	r3, r9
 80174c4:	4620      	mov	r0, r4
 80174c6:	4629      	mov	r1, r5
 80174c8:	f7e9 fb18 	bl	8000afc <__aeabi_dcmplt>
 80174cc:	b1b8      	cbz	r0, 80174fe <sqrt+0x7a>
 80174ce:	2301      	movs	r3, #1
 80174d0:	9300      	str	r3, [sp, #0]
 80174d2:	4b18      	ldr	r3, [pc, #96]	; (8017534 <sqrt+0xb0>)
 80174d4:	9301      	str	r3, [sp, #4]
 80174d6:	9708      	str	r7, [sp, #32]
 80174d8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80174dc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80174e0:	b9b6      	cbnz	r6, 8017510 <sqrt+0x8c>
 80174e2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80174e6:	4668      	mov	r0, sp
 80174e8:	f001 fa9e 	bl	8018a28 <matherr>
 80174ec:	b1d0      	cbz	r0, 8017524 <sqrt+0xa0>
 80174ee:	9b08      	ldr	r3, [sp, #32]
 80174f0:	b11b      	cbz	r3, 80174fa <sqrt+0x76>
 80174f2:	f7fb fc43 	bl	8012d7c <__errno>
 80174f6:	9b08      	ldr	r3, [sp, #32]
 80174f8:	6003      	str	r3, [r0, #0]
 80174fa:	ed9d 8b06 	vldr	d8, [sp, #24]
 80174fe:	eeb0 0a48 	vmov.f32	s0, s16
 8017502:	eef0 0a68 	vmov.f32	s1, s17
 8017506:	b00b      	add	sp, #44	; 0x2c
 8017508:	ecbd 8b02 	vpop	{d8}
 801750c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017510:	4642      	mov	r2, r8
 8017512:	464b      	mov	r3, r9
 8017514:	4640      	mov	r0, r8
 8017516:	4649      	mov	r1, r9
 8017518:	f7e9 f9a8 	bl	800086c <__aeabi_ddiv>
 801751c:	2e02      	cmp	r6, #2
 801751e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8017522:	d1e0      	bne.n	80174e6 <sqrt+0x62>
 8017524:	f7fb fc2a 	bl	8012d7c <__errno>
 8017528:	2321      	movs	r3, #33	; 0x21
 801752a:	6003      	str	r3, [r0, #0]
 801752c:	e7df      	b.n	80174ee <sqrt+0x6a>
 801752e:	bf00      	nop
 8017530:	20001004 	.word	0x20001004
 8017534:	08019334 	.word	0x08019334

08017538 <__ieee754_atan2>:
 8017538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801753c:	ec57 6b11 	vmov	r6, r7, d1
 8017540:	4273      	negs	r3, r6
 8017542:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8017546:	4333      	orrs	r3, r6
 8017548:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80176f0 <__ieee754_atan2+0x1b8>
 801754c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8017550:	4573      	cmp	r3, lr
 8017552:	ec51 0b10 	vmov	r0, r1, d0
 8017556:	ee11 8a10 	vmov	r8, s2
 801755a:	d80a      	bhi.n	8017572 <__ieee754_atan2+0x3a>
 801755c:	4244      	negs	r4, r0
 801755e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017562:	4304      	orrs	r4, r0
 8017564:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8017568:	4574      	cmp	r4, lr
 801756a:	468c      	mov	ip, r1
 801756c:	ee10 9a10 	vmov	r9, s0
 8017570:	d907      	bls.n	8017582 <__ieee754_atan2+0x4a>
 8017572:	4632      	mov	r2, r6
 8017574:	463b      	mov	r3, r7
 8017576:	f7e8 fe99 	bl	80002ac <__adddf3>
 801757a:	ec41 0b10 	vmov	d0, r0, r1
 801757e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017582:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8017586:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801758a:	4334      	orrs	r4, r6
 801758c:	d103      	bne.n	8017596 <__ieee754_atan2+0x5e>
 801758e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017592:	f001 b819 	b.w	80185c8 <atan>
 8017596:	17bc      	asrs	r4, r7, #30
 8017598:	f004 0402 	and.w	r4, r4, #2
 801759c:	ea53 0909 	orrs.w	r9, r3, r9
 80175a0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80175a4:	d107      	bne.n	80175b6 <__ieee754_atan2+0x7e>
 80175a6:	2c02      	cmp	r4, #2
 80175a8:	d073      	beq.n	8017692 <__ieee754_atan2+0x15a>
 80175aa:	2c03      	cmp	r4, #3
 80175ac:	d1e5      	bne.n	801757a <__ieee754_atan2+0x42>
 80175ae:	a13e      	add	r1, pc, #248	; (adr r1, 80176a8 <__ieee754_atan2+0x170>)
 80175b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175b4:	e7e1      	b.n	801757a <__ieee754_atan2+0x42>
 80175b6:	ea52 0808 	orrs.w	r8, r2, r8
 80175ba:	d106      	bne.n	80175ca <__ieee754_atan2+0x92>
 80175bc:	f1bc 0f00 	cmp.w	ip, #0
 80175c0:	da6b      	bge.n	801769a <__ieee754_atan2+0x162>
 80175c2:	a13b      	add	r1, pc, #236	; (adr r1, 80176b0 <__ieee754_atan2+0x178>)
 80175c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175c8:	e7d7      	b.n	801757a <__ieee754_atan2+0x42>
 80175ca:	4572      	cmp	r2, lr
 80175cc:	d120      	bne.n	8017610 <__ieee754_atan2+0xd8>
 80175ce:	4293      	cmp	r3, r2
 80175d0:	d111      	bne.n	80175f6 <__ieee754_atan2+0xbe>
 80175d2:	2c02      	cmp	r4, #2
 80175d4:	d007      	beq.n	80175e6 <__ieee754_atan2+0xae>
 80175d6:	2c03      	cmp	r4, #3
 80175d8:	d009      	beq.n	80175ee <__ieee754_atan2+0xb6>
 80175da:	2c01      	cmp	r4, #1
 80175dc:	d155      	bne.n	801768a <__ieee754_atan2+0x152>
 80175de:	a136      	add	r1, pc, #216	; (adr r1, 80176b8 <__ieee754_atan2+0x180>)
 80175e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175e4:	e7c9      	b.n	801757a <__ieee754_atan2+0x42>
 80175e6:	a136      	add	r1, pc, #216	; (adr r1, 80176c0 <__ieee754_atan2+0x188>)
 80175e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175ec:	e7c5      	b.n	801757a <__ieee754_atan2+0x42>
 80175ee:	a136      	add	r1, pc, #216	; (adr r1, 80176c8 <__ieee754_atan2+0x190>)
 80175f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175f4:	e7c1      	b.n	801757a <__ieee754_atan2+0x42>
 80175f6:	2c02      	cmp	r4, #2
 80175f8:	d04b      	beq.n	8017692 <__ieee754_atan2+0x15a>
 80175fa:	2c03      	cmp	r4, #3
 80175fc:	d0d7      	beq.n	80175ae <__ieee754_atan2+0x76>
 80175fe:	2c01      	cmp	r4, #1
 8017600:	f04f 0000 	mov.w	r0, #0
 8017604:	d102      	bne.n	801760c <__ieee754_atan2+0xd4>
 8017606:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801760a:	e7b6      	b.n	801757a <__ieee754_atan2+0x42>
 801760c:	2100      	movs	r1, #0
 801760e:	e7b4      	b.n	801757a <__ieee754_atan2+0x42>
 8017610:	4573      	cmp	r3, lr
 8017612:	d0d3      	beq.n	80175bc <__ieee754_atan2+0x84>
 8017614:	1a9b      	subs	r3, r3, r2
 8017616:	151b      	asrs	r3, r3, #20
 8017618:	2b3c      	cmp	r3, #60	; 0x3c
 801761a:	dc1e      	bgt.n	801765a <__ieee754_atan2+0x122>
 801761c:	2f00      	cmp	r7, #0
 801761e:	da01      	bge.n	8017624 <__ieee754_atan2+0xec>
 8017620:	333c      	adds	r3, #60	; 0x3c
 8017622:	db1e      	blt.n	8017662 <__ieee754_atan2+0x12a>
 8017624:	4632      	mov	r2, r6
 8017626:	463b      	mov	r3, r7
 8017628:	f7e9 f920 	bl	800086c <__aeabi_ddiv>
 801762c:	ec41 0b10 	vmov	d0, r0, r1
 8017630:	f001 f96a 	bl	8018908 <fabs>
 8017634:	f000 ffc8 	bl	80185c8 <atan>
 8017638:	ec51 0b10 	vmov	r0, r1, d0
 801763c:	2c01      	cmp	r4, #1
 801763e:	d013      	beq.n	8017668 <__ieee754_atan2+0x130>
 8017640:	2c02      	cmp	r4, #2
 8017642:	d015      	beq.n	8017670 <__ieee754_atan2+0x138>
 8017644:	2c00      	cmp	r4, #0
 8017646:	d098      	beq.n	801757a <__ieee754_atan2+0x42>
 8017648:	a321      	add	r3, pc, #132	; (adr r3, 80176d0 <__ieee754_atan2+0x198>)
 801764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801764e:	f7e8 fe2b 	bl	80002a8 <__aeabi_dsub>
 8017652:	a321      	add	r3, pc, #132	; (adr r3, 80176d8 <__ieee754_atan2+0x1a0>)
 8017654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017658:	e014      	b.n	8017684 <__ieee754_atan2+0x14c>
 801765a:	a121      	add	r1, pc, #132	; (adr r1, 80176e0 <__ieee754_atan2+0x1a8>)
 801765c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017660:	e7ec      	b.n	801763c <__ieee754_atan2+0x104>
 8017662:	2000      	movs	r0, #0
 8017664:	2100      	movs	r1, #0
 8017666:	e7e9      	b.n	801763c <__ieee754_atan2+0x104>
 8017668:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801766c:	4619      	mov	r1, r3
 801766e:	e784      	b.n	801757a <__ieee754_atan2+0x42>
 8017670:	a317      	add	r3, pc, #92	; (adr r3, 80176d0 <__ieee754_atan2+0x198>)
 8017672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017676:	f7e8 fe17 	bl	80002a8 <__aeabi_dsub>
 801767a:	4602      	mov	r2, r0
 801767c:	460b      	mov	r3, r1
 801767e:	a116      	add	r1, pc, #88	; (adr r1, 80176d8 <__ieee754_atan2+0x1a0>)
 8017680:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017684:	f7e8 fe10 	bl	80002a8 <__aeabi_dsub>
 8017688:	e777      	b.n	801757a <__ieee754_atan2+0x42>
 801768a:	a117      	add	r1, pc, #92	; (adr r1, 80176e8 <__ieee754_atan2+0x1b0>)
 801768c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017690:	e773      	b.n	801757a <__ieee754_atan2+0x42>
 8017692:	a111      	add	r1, pc, #68	; (adr r1, 80176d8 <__ieee754_atan2+0x1a0>)
 8017694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017698:	e76f      	b.n	801757a <__ieee754_atan2+0x42>
 801769a:	a111      	add	r1, pc, #68	; (adr r1, 80176e0 <__ieee754_atan2+0x1a8>)
 801769c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80176a0:	e76b      	b.n	801757a <__ieee754_atan2+0x42>
 80176a2:	bf00      	nop
 80176a4:	f3af 8000 	nop.w
 80176a8:	54442d18 	.word	0x54442d18
 80176ac:	c00921fb 	.word	0xc00921fb
 80176b0:	54442d18 	.word	0x54442d18
 80176b4:	bff921fb 	.word	0xbff921fb
 80176b8:	54442d18 	.word	0x54442d18
 80176bc:	bfe921fb 	.word	0xbfe921fb
 80176c0:	7f3321d2 	.word	0x7f3321d2
 80176c4:	4002d97c 	.word	0x4002d97c
 80176c8:	7f3321d2 	.word	0x7f3321d2
 80176cc:	c002d97c 	.word	0xc002d97c
 80176d0:	33145c07 	.word	0x33145c07
 80176d4:	3ca1a626 	.word	0x3ca1a626
 80176d8:	54442d18 	.word	0x54442d18
 80176dc:	400921fb 	.word	0x400921fb
 80176e0:	54442d18 	.word	0x54442d18
 80176e4:	3ff921fb 	.word	0x3ff921fb
 80176e8:	54442d18 	.word	0x54442d18
 80176ec:	3fe921fb 	.word	0x3fe921fb
 80176f0:	7ff00000 	.word	0x7ff00000
 80176f4:	00000000 	.word	0x00000000

080176f8 <__ieee754_rem_pio2>:
 80176f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176fc:	ec57 6b10 	vmov	r6, r7, d0
 8017700:	4bc3      	ldr	r3, [pc, #780]	; (8017a10 <__ieee754_rem_pio2+0x318>)
 8017702:	b08d      	sub	sp, #52	; 0x34
 8017704:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8017708:	4598      	cmp	r8, r3
 801770a:	4604      	mov	r4, r0
 801770c:	9704      	str	r7, [sp, #16]
 801770e:	dc07      	bgt.n	8017720 <__ieee754_rem_pio2+0x28>
 8017710:	2200      	movs	r2, #0
 8017712:	2300      	movs	r3, #0
 8017714:	ed84 0b00 	vstr	d0, [r4]
 8017718:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801771c:	2500      	movs	r5, #0
 801771e:	e027      	b.n	8017770 <__ieee754_rem_pio2+0x78>
 8017720:	4bbc      	ldr	r3, [pc, #752]	; (8017a14 <__ieee754_rem_pio2+0x31c>)
 8017722:	4598      	cmp	r8, r3
 8017724:	dc75      	bgt.n	8017812 <__ieee754_rem_pio2+0x11a>
 8017726:	9b04      	ldr	r3, [sp, #16]
 8017728:	4dbb      	ldr	r5, [pc, #748]	; (8017a18 <__ieee754_rem_pio2+0x320>)
 801772a:	2b00      	cmp	r3, #0
 801772c:	ee10 0a10 	vmov	r0, s0
 8017730:	a3a9      	add	r3, pc, #676	; (adr r3, 80179d8 <__ieee754_rem_pio2+0x2e0>)
 8017732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017736:	4639      	mov	r1, r7
 8017738:	dd36      	ble.n	80177a8 <__ieee754_rem_pio2+0xb0>
 801773a:	f7e8 fdb5 	bl	80002a8 <__aeabi_dsub>
 801773e:	45a8      	cmp	r8, r5
 8017740:	4606      	mov	r6, r0
 8017742:	460f      	mov	r7, r1
 8017744:	d018      	beq.n	8017778 <__ieee754_rem_pio2+0x80>
 8017746:	a3a6      	add	r3, pc, #664	; (adr r3, 80179e0 <__ieee754_rem_pio2+0x2e8>)
 8017748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801774c:	f7e8 fdac 	bl	80002a8 <__aeabi_dsub>
 8017750:	4602      	mov	r2, r0
 8017752:	460b      	mov	r3, r1
 8017754:	e9c4 2300 	strd	r2, r3, [r4]
 8017758:	4630      	mov	r0, r6
 801775a:	4639      	mov	r1, r7
 801775c:	f7e8 fda4 	bl	80002a8 <__aeabi_dsub>
 8017760:	a39f      	add	r3, pc, #636	; (adr r3, 80179e0 <__ieee754_rem_pio2+0x2e8>)
 8017762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017766:	f7e8 fd9f 	bl	80002a8 <__aeabi_dsub>
 801776a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801776e:	2501      	movs	r5, #1
 8017770:	4628      	mov	r0, r5
 8017772:	b00d      	add	sp, #52	; 0x34
 8017774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017778:	a39b      	add	r3, pc, #620	; (adr r3, 80179e8 <__ieee754_rem_pio2+0x2f0>)
 801777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801777e:	f7e8 fd93 	bl	80002a8 <__aeabi_dsub>
 8017782:	a39b      	add	r3, pc, #620	; (adr r3, 80179f0 <__ieee754_rem_pio2+0x2f8>)
 8017784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017788:	4606      	mov	r6, r0
 801778a:	460f      	mov	r7, r1
 801778c:	f7e8 fd8c 	bl	80002a8 <__aeabi_dsub>
 8017790:	4602      	mov	r2, r0
 8017792:	460b      	mov	r3, r1
 8017794:	e9c4 2300 	strd	r2, r3, [r4]
 8017798:	4630      	mov	r0, r6
 801779a:	4639      	mov	r1, r7
 801779c:	f7e8 fd84 	bl	80002a8 <__aeabi_dsub>
 80177a0:	a393      	add	r3, pc, #588	; (adr r3, 80179f0 <__ieee754_rem_pio2+0x2f8>)
 80177a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177a6:	e7de      	b.n	8017766 <__ieee754_rem_pio2+0x6e>
 80177a8:	f7e8 fd80 	bl	80002ac <__adddf3>
 80177ac:	45a8      	cmp	r8, r5
 80177ae:	4606      	mov	r6, r0
 80177b0:	460f      	mov	r7, r1
 80177b2:	d016      	beq.n	80177e2 <__ieee754_rem_pio2+0xea>
 80177b4:	a38a      	add	r3, pc, #552	; (adr r3, 80179e0 <__ieee754_rem_pio2+0x2e8>)
 80177b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177ba:	f7e8 fd77 	bl	80002ac <__adddf3>
 80177be:	4602      	mov	r2, r0
 80177c0:	460b      	mov	r3, r1
 80177c2:	e9c4 2300 	strd	r2, r3, [r4]
 80177c6:	4630      	mov	r0, r6
 80177c8:	4639      	mov	r1, r7
 80177ca:	f7e8 fd6d 	bl	80002a8 <__aeabi_dsub>
 80177ce:	a384      	add	r3, pc, #528	; (adr r3, 80179e0 <__ieee754_rem_pio2+0x2e8>)
 80177d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177d4:	f7e8 fd6a 	bl	80002ac <__adddf3>
 80177d8:	f04f 35ff 	mov.w	r5, #4294967295
 80177dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80177e0:	e7c6      	b.n	8017770 <__ieee754_rem_pio2+0x78>
 80177e2:	a381      	add	r3, pc, #516	; (adr r3, 80179e8 <__ieee754_rem_pio2+0x2f0>)
 80177e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177e8:	f7e8 fd60 	bl	80002ac <__adddf3>
 80177ec:	a380      	add	r3, pc, #512	; (adr r3, 80179f0 <__ieee754_rem_pio2+0x2f8>)
 80177ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177f2:	4606      	mov	r6, r0
 80177f4:	460f      	mov	r7, r1
 80177f6:	f7e8 fd59 	bl	80002ac <__adddf3>
 80177fa:	4602      	mov	r2, r0
 80177fc:	460b      	mov	r3, r1
 80177fe:	e9c4 2300 	strd	r2, r3, [r4]
 8017802:	4630      	mov	r0, r6
 8017804:	4639      	mov	r1, r7
 8017806:	f7e8 fd4f 	bl	80002a8 <__aeabi_dsub>
 801780a:	a379      	add	r3, pc, #484	; (adr r3, 80179f0 <__ieee754_rem_pio2+0x2f8>)
 801780c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017810:	e7e0      	b.n	80177d4 <__ieee754_rem_pio2+0xdc>
 8017812:	4b82      	ldr	r3, [pc, #520]	; (8017a1c <__ieee754_rem_pio2+0x324>)
 8017814:	4598      	cmp	r8, r3
 8017816:	f300 80d0 	bgt.w	80179ba <__ieee754_rem_pio2+0x2c2>
 801781a:	f001 f875 	bl	8018908 <fabs>
 801781e:	ec57 6b10 	vmov	r6, r7, d0
 8017822:	ee10 0a10 	vmov	r0, s0
 8017826:	a374      	add	r3, pc, #464	; (adr r3, 80179f8 <__ieee754_rem_pio2+0x300>)
 8017828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801782c:	4639      	mov	r1, r7
 801782e:	f7e8 fef3 	bl	8000618 <__aeabi_dmul>
 8017832:	2200      	movs	r2, #0
 8017834:	4b7a      	ldr	r3, [pc, #488]	; (8017a20 <__ieee754_rem_pio2+0x328>)
 8017836:	f7e8 fd39 	bl	80002ac <__adddf3>
 801783a:	f7e9 f99d 	bl	8000b78 <__aeabi_d2iz>
 801783e:	4605      	mov	r5, r0
 8017840:	f7e8 fe80 	bl	8000544 <__aeabi_i2d>
 8017844:	a364      	add	r3, pc, #400	; (adr r3, 80179d8 <__ieee754_rem_pio2+0x2e0>)
 8017846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801784a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801784e:	f7e8 fee3 	bl	8000618 <__aeabi_dmul>
 8017852:	4602      	mov	r2, r0
 8017854:	460b      	mov	r3, r1
 8017856:	4630      	mov	r0, r6
 8017858:	4639      	mov	r1, r7
 801785a:	f7e8 fd25 	bl	80002a8 <__aeabi_dsub>
 801785e:	a360      	add	r3, pc, #384	; (adr r3, 80179e0 <__ieee754_rem_pio2+0x2e8>)
 8017860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017864:	4682      	mov	sl, r0
 8017866:	468b      	mov	fp, r1
 8017868:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801786c:	f7e8 fed4 	bl	8000618 <__aeabi_dmul>
 8017870:	2d1f      	cmp	r5, #31
 8017872:	4606      	mov	r6, r0
 8017874:	460f      	mov	r7, r1
 8017876:	dc0c      	bgt.n	8017892 <__ieee754_rem_pio2+0x19a>
 8017878:	1e6a      	subs	r2, r5, #1
 801787a:	4b6a      	ldr	r3, [pc, #424]	; (8017a24 <__ieee754_rem_pio2+0x32c>)
 801787c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017880:	4543      	cmp	r3, r8
 8017882:	d006      	beq.n	8017892 <__ieee754_rem_pio2+0x19a>
 8017884:	4632      	mov	r2, r6
 8017886:	463b      	mov	r3, r7
 8017888:	4650      	mov	r0, sl
 801788a:	4659      	mov	r1, fp
 801788c:	f7e8 fd0c 	bl	80002a8 <__aeabi_dsub>
 8017890:	e00e      	b.n	80178b0 <__ieee754_rem_pio2+0x1b8>
 8017892:	4632      	mov	r2, r6
 8017894:	463b      	mov	r3, r7
 8017896:	4650      	mov	r0, sl
 8017898:	4659      	mov	r1, fp
 801789a:	f7e8 fd05 	bl	80002a8 <__aeabi_dsub>
 801789e:	ea4f 5328 	mov.w	r3, r8, asr #20
 80178a2:	9305      	str	r3, [sp, #20]
 80178a4:	9a05      	ldr	r2, [sp, #20]
 80178a6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80178aa:	1ad3      	subs	r3, r2, r3
 80178ac:	2b10      	cmp	r3, #16
 80178ae:	dc02      	bgt.n	80178b6 <__ieee754_rem_pio2+0x1be>
 80178b0:	e9c4 0100 	strd	r0, r1, [r4]
 80178b4:	e039      	b.n	801792a <__ieee754_rem_pio2+0x232>
 80178b6:	a34c      	add	r3, pc, #304	; (adr r3, 80179e8 <__ieee754_rem_pio2+0x2f0>)
 80178b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80178c0:	f7e8 feaa 	bl	8000618 <__aeabi_dmul>
 80178c4:	4606      	mov	r6, r0
 80178c6:	460f      	mov	r7, r1
 80178c8:	4602      	mov	r2, r0
 80178ca:	460b      	mov	r3, r1
 80178cc:	4650      	mov	r0, sl
 80178ce:	4659      	mov	r1, fp
 80178d0:	f7e8 fcea 	bl	80002a8 <__aeabi_dsub>
 80178d4:	4602      	mov	r2, r0
 80178d6:	460b      	mov	r3, r1
 80178d8:	4680      	mov	r8, r0
 80178da:	4689      	mov	r9, r1
 80178dc:	4650      	mov	r0, sl
 80178de:	4659      	mov	r1, fp
 80178e0:	f7e8 fce2 	bl	80002a8 <__aeabi_dsub>
 80178e4:	4632      	mov	r2, r6
 80178e6:	463b      	mov	r3, r7
 80178e8:	f7e8 fcde 	bl	80002a8 <__aeabi_dsub>
 80178ec:	a340      	add	r3, pc, #256	; (adr r3, 80179f0 <__ieee754_rem_pio2+0x2f8>)
 80178ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178f2:	4606      	mov	r6, r0
 80178f4:	460f      	mov	r7, r1
 80178f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80178fa:	f7e8 fe8d 	bl	8000618 <__aeabi_dmul>
 80178fe:	4632      	mov	r2, r6
 8017900:	463b      	mov	r3, r7
 8017902:	f7e8 fcd1 	bl	80002a8 <__aeabi_dsub>
 8017906:	4602      	mov	r2, r0
 8017908:	460b      	mov	r3, r1
 801790a:	4606      	mov	r6, r0
 801790c:	460f      	mov	r7, r1
 801790e:	4640      	mov	r0, r8
 8017910:	4649      	mov	r1, r9
 8017912:	f7e8 fcc9 	bl	80002a8 <__aeabi_dsub>
 8017916:	9a05      	ldr	r2, [sp, #20]
 8017918:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801791c:	1ad3      	subs	r3, r2, r3
 801791e:	2b31      	cmp	r3, #49	; 0x31
 8017920:	dc20      	bgt.n	8017964 <__ieee754_rem_pio2+0x26c>
 8017922:	e9c4 0100 	strd	r0, r1, [r4]
 8017926:	46c2      	mov	sl, r8
 8017928:	46cb      	mov	fp, r9
 801792a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801792e:	4650      	mov	r0, sl
 8017930:	4642      	mov	r2, r8
 8017932:	464b      	mov	r3, r9
 8017934:	4659      	mov	r1, fp
 8017936:	f7e8 fcb7 	bl	80002a8 <__aeabi_dsub>
 801793a:	463b      	mov	r3, r7
 801793c:	4632      	mov	r2, r6
 801793e:	f7e8 fcb3 	bl	80002a8 <__aeabi_dsub>
 8017942:	9b04      	ldr	r3, [sp, #16]
 8017944:	2b00      	cmp	r3, #0
 8017946:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801794a:	f6bf af11 	bge.w	8017770 <__ieee754_rem_pio2+0x78>
 801794e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8017952:	6063      	str	r3, [r4, #4]
 8017954:	f8c4 8000 	str.w	r8, [r4]
 8017958:	60a0      	str	r0, [r4, #8]
 801795a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801795e:	60e3      	str	r3, [r4, #12]
 8017960:	426d      	negs	r5, r5
 8017962:	e705      	b.n	8017770 <__ieee754_rem_pio2+0x78>
 8017964:	a326      	add	r3, pc, #152	; (adr r3, 8017a00 <__ieee754_rem_pio2+0x308>)
 8017966:	e9d3 2300 	ldrd	r2, r3, [r3]
 801796a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801796e:	f7e8 fe53 	bl	8000618 <__aeabi_dmul>
 8017972:	4606      	mov	r6, r0
 8017974:	460f      	mov	r7, r1
 8017976:	4602      	mov	r2, r0
 8017978:	460b      	mov	r3, r1
 801797a:	4640      	mov	r0, r8
 801797c:	4649      	mov	r1, r9
 801797e:	f7e8 fc93 	bl	80002a8 <__aeabi_dsub>
 8017982:	4602      	mov	r2, r0
 8017984:	460b      	mov	r3, r1
 8017986:	4682      	mov	sl, r0
 8017988:	468b      	mov	fp, r1
 801798a:	4640      	mov	r0, r8
 801798c:	4649      	mov	r1, r9
 801798e:	f7e8 fc8b 	bl	80002a8 <__aeabi_dsub>
 8017992:	4632      	mov	r2, r6
 8017994:	463b      	mov	r3, r7
 8017996:	f7e8 fc87 	bl	80002a8 <__aeabi_dsub>
 801799a:	a31b      	add	r3, pc, #108	; (adr r3, 8017a08 <__ieee754_rem_pio2+0x310>)
 801799c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179a0:	4606      	mov	r6, r0
 80179a2:	460f      	mov	r7, r1
 80179a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80179a8:	f7e8 fe36 	bl	8000618 <__aeabi_dmul>
 80179ac:	4632      	mov	r2, r6
 80179ae:	463b      	mov	r3, r7
 80179b0:	f7e8 fc7a 	bl	80002a8 <__aeabi_dsub>
 80179b4:	4606      	mov	r6, r0
 80179b6:	460f      	mov	r7, r1
 80179b8:	e764      	b.n	8017884 <__ieee754_rem_pio2+0x18c>
 80179ba:	4b1b      	ldr	r3, [pc, #108]	; (8017a28 <__ieee754_rem_pio2+0x330>)
 80179bc:	4598      	cmp	r8, r3
 80179be:	dd35      	ble.n	8017a2c <__ieee754_rem_pio2+0x334>
 80179c0:	ee10 2a10 	vmov	r2, s0
 80179c4:	463b      	mov	r3, r7
 80179c6:	4630      	mov	r0, r6
 80179c8:	4639      	mov	r1, r7
 80179ca:	f7e8 fc6d 	bl	80002a8 <__aeabi_dsub>
 80179ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80179d2:	e9c4 0100 	strd	r0, r1, [r4]
 80179d6:	e6a1      	b.n	801771c <__ieee754_rem_pio2+0x24>
 80179d8:	54400000 	.word	0x54400000
 80179dc:	3ff921fb 	.word	0x3ff921fb
 80179e0:	1a626331 	.word	0x1a626331
 80179e4:	3dd0b461 	.word	0x3dd0b461
 80179e8:	1a600000 	.word	0x1a600000
 80179ec:	3dd0b461 	.word	0x3dd0b461
 80179f0:	2e037073 	.word	0x2e037073
 80179f4:	3ba3198a 	.word	0x3ba3198a
 80179f8:	6dc9c883 	.word	0x6dc9c883
 80179fc:	3fe45f30 	.word	0x3fe45f30
 8017a00:	2e000000 	.word	0x2e000000
 8017a04:	3ba3198a 	.word	0x3ba3198a
 8017a08:	252049c1 	.word	0x252049c1
 8017a0c:	397b839a 	.word	0x397b839a
 8017a10:	3fe921fb 	.word	0x3fe921fb
 8017a14:	4002d97b 	.word	0x4002d97b
 8017a18:	3ff921fb 	.word	0x3ff921fb
 8017a1c:	413921fb 	.word	0x413921fb
 8017a20:	3fe00000 	.word	0x3fe00000
 8017a24:	0801933c 	.word	0x0801933c
 8017a28:	7fefffff 	.word	0x7fefffff
 8017a2c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8017a30:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8017a34:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8017a38:	4630      	mov	r0, r6
 8017a3a:	460f      	mov	r7, r1
 8017a3c:	f7e9 f89c 	bl	8000b78 <__aeabi_d2iz>
 8017a40:	f7e8 fd80 	bl	8000544 <__aeabi_i2d>
 8017a44:	4602      	mov	r2, r0
 8017a46:	460b      	mov	r3, r1
 8017a48:	4630      	mov	r0, r6
 8017a4a:	4639      	mov	r1, r7
 8017a4c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8017a50:	f7e8 fc2a 	bl	80002a8 <__aeabi_dsub>
 8017a54:	2200      	movs	r2, #0
 8017a56:	4b1f      	ldr	r3, [pc, #124]	; (8017ad4 <__ieee754_rem_pio2+0x3dc>)
 8017a58:	f7e8 fdde 	bl	8000618 <__aeabi_dmul>
 8017a5c:	460f      	mov	r7, r1
 8017a5e:	4606      	mov	r6, r0
 8017a60:	f7e9 f88a 	bl	8000b78 <__aeabi_d2iz>
 8017a64:	f7e8 fd6e 	bl	8000544 <__aeabi_i2d>
 8017a68:	4602      	mov	r2, r0
 8017a6a:	460b      	mov	r3, r1
 8017a6c:	4630      	mov	r0, r6
 8017a6e:	4639      	mov	r1, r7
 8017a70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017a74:	f7e8 fc18 	bl	80002a8 <__aeabi_dsub>
 8017a78:	2200      	movs	r2, #0
 8017a7a:	4b16      	ldr	r3, [pc, #88]	; (8017ad4 <__ieee754_rem_pio2+0x3dc>)
 8017a7c:	f7e8 fdcc 	bl	8000618 <__aeabi_dmul>
 8017a80:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017a84:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8017a88:	f04f 0803 	mov.w	r8, #3
 8017a8c:	2600      	movs	r6, #0
 8017a8e:	2700      	movs	r7, #0
 8017a90:	4632      	mov	r2, r6
 8017a92:	463b      	mov	r3, r7
 8017a94:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8017a98:	f108 3aff 	add.w	sl, r8, #4294967295
 8017a9c:	f7e9 f824 	bl	8000ae8 <__aeabi_dcmpeq>
 8017aa0:	b9b0      	cbnz	r0, 8017ad0 <__ieee754_rem_pio2+0x3d8>
 8017aa2:	4b0d      	ldr	r3, [pc, #52]	; (8017ad8 <__ieee754_rem_pio2+0x3e0>)
 8017aa4:	9301      	str	r3, [sp, #4]
 8017aa6:	2302      	movs	r3, #2
 8017aa8:	9300      	str	r3, [sp, #0]
 8017aaa:	462a      	mov	r2, r5
 8017aac:	4643      	mov	r3, r8
 8017aae:	4621      	mov	r1, r4
 8017ab0:	a806      	add	r0, sp, #24
 8017ab2:	f000 f98d 	bl	8017dd0 <__kernel_rem_pio2>
 8017ab6:	9b04      	ldr	r3, [sp, #16]
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	4605      	mov	r5, r0
 8017abc:	f6bf ae58 	bge.w	8017770 <__ieee754_rem_pio2+0x78>
 8017ac0:	6863      	ldr	r3, [r4, #4]
 8017ac2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8017ac6:	6063      	str	r3, [r4, #4]
 8017ac8:	68e3      	ldr	r3, [r4, #12]
 8017aca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8017ace:	e746      	b.n	801795e <__ieee754_rem_pio2+0x266>
 8017ad0:	46d0      	mov	r8, sl
 8017ad2:	e7dd      	b.n	8017a90 <__ieee754_rem_pio2+0x398>
 8017ad4:	41700000 	.word	0x41700000
 8017ad8:	080193bc 	.word	0x080193bc

08017adc <__ieee754_sqrt>:
 8017adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ae0:	4955      	ldr	r1, [pc, #340]	; (8017c38 <__ieee754_sqrt+0x15c>)
 8017ae2:	ec55 4b10 	vmov	r4, r5, d0
 8017ae6:	43a9      	bics	r1, r5
 8017ae8:	462b      	mov	r3, r5
 8017aea:	462a      	mov	r2, r5
 8017aec:	d112      	bne.n	8017b14 <__ieee754_sqrt+0x38>
 8017aee:	ee10 2a10 	vmov	r2, s0
 8017af2:	ee10 0a10 	vmov	r0, s0
 8017af6:	4629      	mov	r1, r5
 8017af8:	f7e8 fd8e 	bl	8000618 <__aeabi_dmul>
 8017afc:	4602      	mov	r2, r0
 8017afe:	460b      	mov	r3, r1
 8017b00:	4620      	mov	r0, r4
 8017b02:	4629      	mov	r1, r5
 8017b04:	f7e8 fbd2 	bl	80002ac <__adddf3>
 8017b08:	4604      	mov	r4, r0
 8017b0a:	460d      	mov	r5, r1
 8017b0c:	ec45 4b10 	vmov	d0, r4, r5
 8017b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b14:	2d00      	cmp	r5, #0
 8017b16:	ee10 0a10 	vmov	r0, s0
 8017b1a:	4621      	mov	r1, r4
 8017b1c:	dc0f      	bgt.n	8017b3e <__ieee754_sqrt+0x62>
 8017b1e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8017b22:	4330      	orrs	r0, r6
 8017b24:	d0f2      	beq.n	8017b0c <__ieee754_sqrt+0x30>
 8017b26:	b155      	cbz	r5, 8017b3e <__ieee754_sqrt+0x62>
 8017b28:	ee10 2a10 	vmov	r2, s0
 8017b2c:	4620      	mov	r0, r4
 8017b2e:	4629      	mov	r1, r5
 8017b30:	f7e8 fbba 	bl	80002a8 <__aeabi_dsub>
 8017b34:	4602      	mov	r2, r0
 8017b36:	460b      	mov	r3, r1
 8017b38:	f7e8 fe98 	bl	800086c <__aeabi_ddiv>
 8017b3c:	e7e4      	b.n	8017b08 <__ieee754_sqrt+0x2c>
 8017b3e:	151b      	asrs	r3, r3, #20
 8017b40:	d073      	beq.n	8017c2a <__ieee754_sqrt+0x14e>
 8017b42:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8017b46:	07dd      	lsls	r5, r3, #31
 8017b48:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8017b4c:	bf48      	it	mi
 8017b4e:	0fc8      	lsrmi	r0, r1, #31
 8017b50:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8017b54:	bf44      	itt	mi
 8017b56:	0049      	lslmi	r1, r1, #1
 8017b58:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8017b5c:	2500      	movs	r5, #0
 8017b5e:	1058      	asrs	r0, r3, #1
 8017b60:	0fcb      	lsrs	r3, r1, #31
 8017b62:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8017b66:	0049      	lsls	r1, r1, #1
 8017b68:	2316      	movs	r3, #22
 8017b6a:	462c      	mov	r4, r5
 8017b6c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8017b70:	19a7      	adds	r7, r4, r6
 8017b72:	4297      	cmp	r7, r2
 8017b74:	bfde      	ittt	le
 8017b76:	19bc      	addle	r4, r7, r6
 8017b78:	1bd2      	suble	r2, r2, r7
 8017b7a:	19ad      	addle	r5, r5, r6
 8017b7c:	0fcf      	lsrs	r7, r1, #31
 8017b7e:	3b01      	subs	r3, #1
 8017b80:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8017b84:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017b88:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8017b8c:	d1f0      	bne.n	8017b70 <__ieee754_sqrt+0x94>
 8017b8e:	f04f 0c20 	mov.w	ip, #32
 8017b92:	469e      	mov	lr, r3
 8017b94:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8017b98:	42a2      	cmp	r2, r4
 8017b9a:	eb06 070e 	add.w	r7, r6, lr
 8017b9e:	dc02      	bgt.n	8017ba6 <__ieee754_sqrt+0xca>
 8017ba0:	d112      	bne.n	8017bc8 <__ieee754_sqrt+0xec>
 8017ba2:	428f      	cmp	r7, r1
 8017ba4:	d810      	bhi.n	8017bc8 <__ieee754_sqrt+0xec>
 8017ba6:	2f00      	cmp	r7, #0
 8017ba8:	eb07 0e06 	add.w	lr, r7, r6
 8017bac:	da42      	bge.n	8017c34 <__ieee754_sqrt+0x158>
 8017bae:	f1be 0f00 	cmp.w	lr, #0
 8017bb2:	db3f      	blt.n	8017c34 <__ieee754_sqrt+0x158>
 8017bb4:	f104 0801 	add.w	r8, r4, #1
 8017bb8:	1b12      	subs	r2, r2, r4
 8017bba:	428f      	cmp	r7, r1
 8017bbc:	bf88      	it	hi
 8017bbe:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8017bc2:	1bc9      	subs	r1, r1, r7
 8017bc4:	4433      	add	r3, r6
 8017bc6:	4644      	mov	r4, r8
 8017bc8:	0052      	lsls	r2, r2, #1
 8017bca:	f1bc 0c01 	subs.w	ip, ip, #1
 8017bce:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8017bd2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8017bd6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017bda:	d1dd      	bne.n	8017b98 <__ieee754_sqrt+0xbc>
 8017bdc:	430a      	orrs	r2, r1
 8017bde:	d006      	beq.n	8017bee <__ieee754_sqrt+0x112>
 8017be0:	1c5c      	adds	r4, r3, #1
 8017be2:	bf13      	iteet	ne
 8017be4:	3301      	addne	r3, #1
 8017be6:	3501      	addeq	r5, #1
 8017be8:	4663      	moveq	r3, ip
 8017bea:	f023 0301 	bicne.w	r3, r3, #1
 8017bee:	106a      	asrs	r2, r5, #1
 8017bf0:	085b      	lsrs	r3, r3, #1
 8017bf2:	07e9      	lsls	r1, r5, #31
 8017bf4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8017bf8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8017bfc:	bf48      	it	mi
 8017bfe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8017c02:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8017c06:	461c      	mov	r4, r3
 8017c08:	e780      	b.n	8017b0c <__ieee754_sqrt+0x30>
 8017c0a:	0aca      	lsrs	r2, r1, #11
 8017c0c:	3815      	subs	r0, #21
 8017c0e:	0549      	lsls	r1, r1, #21
 8017c10:	2a00      	cmp	r2, #0
 8017c12:	d0fa      	beq.n	8017c0a <__ieee754_sqrt+0x12e>
 8017c14:	02d6      	lsls	r6, r2, #11
 8017c16:	d50a      	bpl.n	8017c2e <__ieee754_sqrt+0x152>
 8017c18:	f1c3 0420 	rsb	r4, r3, #32
 8017c1c:	fa21 f404 	lsr.w	r4, r1, r4
 8017c20:	1e5d      	subs	r5, r3, #1
 8017c22:	4099      	lsls	r1, r3
 8017c24:	4322      	orrs	r2, r4
 8017c26:	1b43      	subs	r3, r0, r5
 8017c28:	e78b      	b.n	8017b42 <__ieee754_sqrt+0x66>
 8017c2a:	4618      	mov	r0, r3
 8017c2c:	e7f0      	b.n	8017c10 <__ieee754_sqrt+0x134>
 8017c2e:	0052      	lsls	r2, r2, #1
 8017c30:	3301      	adds	r3, #1
 8017c32:	e7ef      	b.n	8017c14 <__ieee754_sqrt+0x138>
 8017c34:	46a0      	mov	r8, r4
 8017c36:	e7bf      	b.n	8017bb8 <__ieee754_sqrt+0xdc>
 8017c38:	7ff00000 	.word	0x7ff00000
 8017c3c:	00000000 	.word	0x00000000

08017c40 <__kernel_cos>:
 8017c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c44:	ec59 8b10 	vmov	r8, r9, d0
 8017c48:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8017c4c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8017c50:	ed2d 8b02 	vpush	{d8}
 8017c54:	eeb0 8a41 	vmov.f32	s16, s2
 8017c58:	eef0 8a61 	vmov.f32	s17, s3
 8017c5c:	da07      	bge.n	8017c6e <__kernel_cos+0x2e>
 8017c5e:	ee10 0a10 	vmov	r0, s0
 8017c62:	4649      	mov	r1, r9
 8017c64:	f7e8 ff88 	bl	8000b78 <__aeabi_d2iz>
 8017c68:	2800      	cmp	r0, #0
 8017c6a:	f000 8089 	beq.w	8017d80 <__kernel_cos+0x140>
 8017c6e:	4642      	mov	r2, r8
 8017c70:	464b      	mov	r3, r9
 8017c72:	4640      	mov	r0, r8
 8017c74:	4649      	mov	r1, r9
 8017c76:	f7e8 fccf 	bl	8000618 <__aeabi_dmul>
 8017c7a:	2200      	movs	r2, #0
 8017c7c:	4b4e      	ldr	r3, [pc, #312]	; (8017db8 <__kernel_cos+0x178>)
 8017c7e:	4604      	mov	r4, r0
 8017c80:	460d      	mov	r5, r1
 8017c82:	f7e8 fcc9 	bl	8000618 <__aeabi_dmul>
 8017c86:	a340      	add	r3, pc, #256	; (adr r3, 8017d88 <__kernel_cos+0x148>)
 8017c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c8c:	4682      	mov	sl, r0
 8017c8e:	468b      	mov	fp, r1
 8017c90:	4620      	mov	r0, r4
 8017c92:	4629      	mov	r1, r5
 8017c94:	f7e8 fcc0 	bl	8000618 <__aeabi_dmul>
 8017c98:	a33d      	add	r3, pc, #244	; (adr r3, 8017d90 <__kernel_cos+0x150>)
 8017c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c9e:	f7e8 fb05 	bl	80002ac <__adddf3>
 8017ca2:	4622      	mov	r2, r4
 8017ca4:	462b      	mov	r3, r5
 8017ca6:	f7e8 fcb7 	bl	8000618 <__aeabi_dmul>
 8017caa:	a33b      	add	r3, pc, #236	; (adr r3, 8017d98 <__kernel_cos+0x158>)
 8017cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017cb0:	f7e8 fafa 	bl	80002a8 <__aeabi_dsub>
 8017cb4:	4622      	mov	r2, r4
 8017cb6:	462b      	mov	r3, r5
 8017cb8:	f7e8 fcae 	bl	8000618 <__aeabi_dmul>
 8017cbc:	a338      	add	r3, pc, #224	; (adr r3, 8017da0 <__kernel_cos+0x160>)
 8017cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017cc2:	f7e8 faf3 	bl	80002ac <__adddf3>
 8017cc6:	4622      	mov	r2, r4
 8017cc8:	462b      	mov	r3, r5
 8017cca:	f7e8 fca5 	bl	8000618 <__aeabi_dmul>
 8017cce:	a336      	add	r3, pc, #216	; (adr r3, 8017da8 <__kernel_cos+0x168>)
 8017cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017cd4:	f7e8 fae8 	bl	80002a8 <__aeabi_dsub>
 8017cd8:	4622      	mov	r2, r4
 8017cda:	462b      	mov	r3, r5
 8017cdc:	f7e8 fc9c 	bl	8000618 <__aeabi_dmul>
 8017ce0:	a333      	add	r3, pc, #204	; (adr r3, 8017db0 <__kernel_cos+0x170>)
 8017ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ce6:	f7e8 fae1 	bl	80002ac <__adddf3>
 8017cea:	4622      	mov	r2, r4
 8017cec:	462b      	mov	r3, r5
 8017cee:	f7e8 fc93 	bl	8000618 <__aeabi_dmul>
 8017cf2:	4622      	mov	r2, r4
 8017cf4:	462b      	mov	r3, r5
 8017cf6:	f7e8 fc8f 	bl	8000618 <__aeabi_dmul>
 8017cfa:	ec53 2b18 	vmov	r2, r3, d8
 8017cfe:	4604      	mov	r4, r0
 8017d00:	460d      	mov	r5, r1
 8017d02:	4640      	mov	r0, r8
 8017d04:	4649      	mov	r1, r9
 8017d06:	f7e8 fc87 	bl	8000618 <__aeabi_dmul>
 8017d0a:	460b      	mov	r3, r1
 8017d0c:	4602      	mov	r2, r0
 8017d0e:	4629      	mov	r1, r5
 8017d10:	4620      	mov	r0, r4
 8017d12:	f7e8 fac9 	bl	80002a8 <__aeabi_dsub>
 8017d16:	4b29      	ldr	r3, [pc, #164]	; (8017dbc <__kernel_cos+0x17c>)
 8017d18:	429e      	cmp	r6, r3
 8017d1a:	4680      	mov	r8, r0
 8017d1c:	4689      	mov	r9, r1
 8017d1e:	dc11      	bgt.n	8017d44 <__kernel_cos+0x104>
 8017d20:	4602      	mov	r2, r0
 8017d22:	460b      	mov	r3, r1
 8017d24:	4650      	mov	r0, sl
 8017d26:	4659      	mov	r1, fp
 8017d28:	f7e8 fabe 	bl	80002a8 <__aeabi_dsub>
 8017d2c:	460b      	mov	r3, r1
 8017d2e:	4924      	ldr	r1, [pc, #144]	; (8017dc0 <__kernel_cos+0x180>)
 8017d30:	4602      	mov	r2, r0
 8017d32:	2000      	movs	r0, #0
 8017d34:	f7e8 fab8 	bl	80002a8 <__aeabi_dsub>
 8017d38:	ecbd 8b02 	vpop	{d8}
 8017d3c:	ec41 0b10 	vmov	d0, r0, r1
 8017d40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d44:	4b1f      	ldr	r3, [pc, #124]	; (8017dc4 <__kernel_cos+0x184>)
 8017d46:	491e      	ldr	r1, [pc, #120]	; (8017dc0 <__kernel_cos+0x180>)
 8017d48:	429e      	cmp	r6, r3
 8017d4a:	bfcc      	ite	gt
 8017d4c:	4d1e      	ldrgt	r5, [pc, #120]	; (8017dc8 <__kernel_cos+0x188>)
 8017d4e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8017d52:	2400      	movs	r4, #0
 8017d54:	4622      	mov	r2, r4
 8017d56:	462b      	mov	r3, r5
 8017d58:	2000      	movs	r0, #0
 8017d5a:	f7e8 faa5 	bl	80002a8 <__aeabi_dsub>
 8017d5e:	4622      	mov	r2, r4
 8017d60:	4606      	mov	r6, r0
 8017d62:	460f      	mov	r7, r1
 8017d64:	462b      	mov	r3, r5
 8017d66:	4650      	mov	r0, sl
 8017d68:	4659      	mov	r1, fp
 8017d6a:	f7e8 fa9d 	bl	80002a8 <__aeabi_dsub>
 8017d6e:	4642      	mov	r2, r8
 8017d70:	464b      	mov	r3, r9
 8017d72:	f7e8 fa99 	bl	80002a8 <__aeabi_dsub>
 8017d76:	4602      	mov	r2, r0
 8017d78:	460b      	mov	r3, r1
 8017d7a:	4630      	mov	r0, r6
 8017d7c:	4639      	mov	r1, r7
 8017d7e:	e7d9      	b.n	8017d34 <__kernel_cos+0xf4>
 8017d80:	2000      	movs	r0, #0
 8017d82:	490f      	ldr	r1, [pc, #60]	; (8017dc0 <__kernel_cos+0x180>)
 8017d84:	e7d8      	b.n	8017d38 <__kernel_cos+0xf8>
 8017d86:	bf00      	nop
 8017d88:	be8838d4 	.word	0xbe8838d4
 8017d8c:	bda8fae9 	.word	0xbda8fae9
 8017d90:	bdb4b1c4 	.word	0xbdb4b1c4
 8017d94:	3e21ee9e 	.word	0x3e21ee9e
 8017d98:	809c52ad 	.word	0x809c52ad
 8017d9c:	3e927e4f 	.word	0x3e927e4f
 8017da0:	19cb1590 	.word	0x19cb1590
 8017da4:	3efa01a0 	.word	0x3efa01a0
 8017da8:	16c15177 	.word	0x16c15177
 8017dac:	3f56c16c 	.word	0x3f56c16c
 8017db0:	5555554c 	.word	0x5555554c
 8017db4:	3fa55555 	.word	0x3fa55555
 8017db8:	3fe00000 	.word	0x3fe00000
 8017dbc:	3fd33332 	.word	0x3fd33332
 8017dc0:	3ff00000 	.word	0x3ff00000
 8017dc4:	3fe90000 	.word	0x3fe90000
 8017dc8:	3fd20000 	.word	0x3fd20000
 8017dcc:	00000000 	.word	0x00000000

08017dd0 <__kernel_rem_pio2>:
 8017dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017dd4:	ed2d 8b02 	vpush	{d8}
 8017dd8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8017ddc:	1ed4      	subs	r4, r2, #3
 8017dde:	9308      	str	r3, [sp, #32]
 8017de0:	9101      	str	r1, [sp, #4]
 8017de2:	4bc5      	ldr	r3, [pc, #788]	; (80180f8 <__kernel_rem_pio2+0x328>)
 8017de4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8017de6:	9009      	str	r0, [sp, #36]	; 0x24
 8017de8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017dec:	9304      	str	r3, [sp, #16]
 8017dee:	9b08      	ldr	r3, [sp, #32]
 8017df0:	3b01      	subs	r3, #1
 8017df2:	9307      	str	r3, [sp, #28]
 8017df4:	2318      	movs	r3, #24
 8017df6:	fb94 f4f3 	sdiv	r4, r4, r3
 8017dfa:	f06f 0317 	mvn.w	r3, #23
 8017dfe:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8017e02:	fb04 3303 	mla	r3, r4, r3, r3
 8017e06:	eb03 0a02 	add.w	sl, r3, r2
 8017e0a:	9b04      	ldr	r3, [sp, #16]
 8017e0c:	9a07      	ldr	r2, [sp, #28]
 8017e0e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80180e8 <__kernel_rem_pio2+0x318>
 8017e12:	eb03 0802 	add.w	r8, r3, r2
 8017e16:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8017e18:	1aa7      	subs	r7, r4, r2
 8017e1a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8017e1e:	ae22      	add	r6, sp, #136	; 0x88
 8017e20:	2500      	movs	r5, #0
 8017e22:	4545      	cmp	r5, r8
 8017e24:	dd13      	ble.n	8017e4e <__kernel_rem_pio2+0x7e>
 8017e26:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80180e8 <__kernel_rem_pio2+0x318>
 8017e2a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8017e2e:	2600      	movs	r6, #0
 8017e30:	9b04      	ldr	r3, [sp, #16]
 8017e32:	429e      	cmp	r6, r3
 8017e34:	dc32      	bgt.n	8017e9c <__kernel_rem_pio2+0xcc>
 8017e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e38:	9302      	str	r3, [sp, #8]
 8017e3a:	9b08      	ldr	r3, [sp, #32]
 8017e3c:	199d      	adds	r5, r3, r6
 8017e3e:	ab22      	add	r3, sp, #136	; 0x88
 8017e40:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8017e44:	9306      	str	r3, [sp, #24]
 8017e46:	ec59 8b18 	vmov	r8, r9, d8
 8017e4a:	2700      	movs	r7, #0
 8017e4c:	e01f      	b.n	8017e8e <__kernel_rem_pio2+0xbe>
 8017e4e:	42ef      	cmn	r7, r5
 8017e50:	d407      	bmi.n	8017e62 <__kernel_rem_pio2+0x92>
 8017e52:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8017e56:	f7e8 fb75 	bl	8000544 <__aeabi_i2d>
 8017e5a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8017e5e:	3501      	adds	r5, #1
 8017e60:	e7df      	b.n	8017e22 <__kernel_rem_pio2+0x52>
 8017e62:	ec51 0b18 	vmov	r0, r1, d8
 8017e66:	e7f8      	b.n	8017e5a <__kernel_rem_pio2+0x8a>
 8017e68:	9906      	ldr	r1, [sp, #24]
 8017e6a:	9d02      	ldr	r5, [sp, #8]
 8017e6c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8017e70:	9106      	str	r1, [sp, #24]
 8017e72:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8017e76:	9502      	str	r5, [sp, #8]
 8017e78:	f7e8 fbce 	bl	8000618 <__aeabi_dmul>
 8017e7c:	4602      	mov	r2, r0
 8017e7e:	460b      	mov	r3, r1
 8017e80:	4640      	mov	r0, r8
 8017e82:	4649      	mov	r1, r9
 8017e84:	f7e8 fa12 	bl	80002ac <__adddf3>
 8017e88:	3701      	adds	r7, #1
 8017e8a:	4680      	mov	r8, r0
 8017e8c:	4689      	mov	r9, r1
 8017e8e:	9b07      	ldr	r3, [sp, #28]
 8017e90:	429f      	cmp	r7, r3
 8017e92:	dde9      	ble.n	8017e68 <__kernel_rem_pio2+0x98>
 8017e94:	e8eb 8902 	strd	r8, r9, [fp], #8
 8017e98:	3601      	adds	r6, #1
 8017e9a:	e7c9      	b.n	8017e30 <__kernel_rem_pio2+0x60>
 8017e9c:	9b04      	ldr	r3, [sp, #16]
 8017e9e:	aa0e      	add	r2, sp, #56	; 0x38
 8017ea0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017ea4:	930c      	str	r3, [sp, #48]	; 0x30
 8017ea6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8017ea8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8017eac:	9c04      	ldr	r4, [sp, #16]
 8017eae:	930b      	str	r3, [sp, #44]	; 0x2c
 8017eb0:	ab9a      	add	r3, sp, #616	; 0x268
 8017eb2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8017eb6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017eba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017ebe:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8017ec2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8017ec6:	ab9a      	add	r3, sp, #616	; 0x268
 8017ec8:	445b      	add	r3, fp
 8017eca:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8017ece:	2500      	movs	r5, #0
 8017ed0:	1b63      	subs	r3, r4, r5
 8017ed2:	2b00      	cmp	r3, #0
 8017ed4:	dc78      	bgt.n	8017fc8 <__kernel_rem_pio2+0x1f8>
 8017ed6:	4650      	mov	r0, sl
 8017ed8:	ec49 8b10 	vmov	d0, r8, r9
 8017edc:	f000 fda8 	bl	8018a30 <scalbn>
 8017ee0:	ec57 6b10 	vmov	r6, r7, d0
 8017ee4:	2200      	movs	r2, #0
 8017ee6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8017eea:	ee10 0a10 	vmov	r0, s0
 8017eee:	4639      	mov	r1, r7
 8017ef0:	f7e8 fb92 	bl	8000618 <__aeabi_dmul>
 8017ef4:	ec41 0b10 	vmov	d0, r0, r1
 8017ef8:	f000 fd12 	bl	8018920 <floor>
 8017efc:	2200      	movs	r2, #0
 8017efe:	ec51 0b10 	vmov	r0, r1, d0
 8017f02:	4b7e      	ldr	r3, [pc, #504]	; (80180fc <__kernel_rem_pio2+0x32c>)
 8017f04:	f7e8 fb88 	bl	8000618 <__aeabi_dmul>
 8017f08:	4602      	mov	r2, r0
 8017f0a:	460b      	mov	r3, r1
 8017f0c:	4630      	mov	r0, r6
 8017f0e:	4639      	mov	r1, r7
 8017f10:	f7e8 f9ca 	bl	80002a8 <__aeabi_dsub>
 8017f14:	460f      	mov	r7, r1
 8017f16:	4606      	mov	r6, r0
 8017f18:	f7e8 fe2e 	bl	8000b78 <__aeabi_d2iz>
 8017f1c:	9006      	str	r0, [sp, #24]
 8017f1e:	f7e8 fb11 	bl	8000544 <__aeabi_i2d>
 8017f22:	4602      	mov	r2, r0
 8017f24:	460b      	mov	r3, r1
 8017f26:	4630      	mov	r0, r6
 8017f28:	4639      	mov	r1, r7
 8017f2a:	f7e8 f9bd 	bl	80002a8 <__aeabi_dsub>
 8017f2e:	f1ba 0f00 	cmp.w	sl, #0
 8017f32:	4606      	mov	r6, r0
 8017f34:	460f      	mov	r7, r1
 8017f36:	dd6c      	ble.n	8018012 <__kernel_rem_pio2+0x242>
 8017f38:	1e62      	subs	r2, r4, #1
 8017f3a:	ab0e      	add	r3, sp, #56	; 0x38
 8017f3c:	f1ca 0118 	rsb	r1, sl, #24
 8017f40:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8017f44:	9d06      	ldr	r5, [sp, #24]
 8017f46:	fa40 f301 	asr.w	r3, r0, r1
 8017f4a:	441d      	add	r5, r3
 8017f4c:	408b      	lsls	r3, r1
 8017f4e:	1ac0      	subs	r0, r0, r3
 8017f50:	ab0e      	add	r3, sp, #56	; 0x38
 8017f52:	9506      	str	r5, [sp, #24]
 8017f54:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8017f58:	f1ca 0317 	rsb	r3, sl, #23
 8017f5c:	fa40 f303 	asr.w	r3, r0, r3
 8017f60:	9302      	str	r3, [sp, #8]
 8017f62:	9b02      	ldr	r3, [sp, #8]
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	dd62      	ble.n	801802e <__kernel_rem_pio2+0x25e>
 8017f68:	9b06      	ldr	r3, [sp, #24]
 8017f6a:	2200      	movs	r2, #0
 8017f6c:	3301      	adds	r3, #1
 8017f6e:	9306      	str	r3, [sp, #24]
 8017f70:	4615      	mov	r5, r2
 8017f72:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8017f76:	4294      	cmp	r4, r2
 8017f78:	f300 8095 	bgt.w	80180a6 <__kernel_rem_pio2+0x2d6>
 8017f7c:	f1ba 0f00 	cmp.w	sl, #0
 8017f80:	dd07      	ble.n	8017f92 <__kernel_rem_pio2+0x1c2>
 8017f82:	f1ba 0f01 	cmp.w	sl, #1
 8017f86:	f000 80a2 	beq.w	80180ce <__kernel_rem_pio2+0x2fe>
 8017f8a:	f1ba 0f02 	cmp.w	sl, #2
 8017f8e:	f000 80c1 	beq.w	8018114 <__kernel_rem_pio2+0x344>
 8017f92:	9b02      	ldr	r3, [sp, #8]
 8017f94:	2b02      	cmp	r3, #2
 8017f96:	d14a      	bne.n	801802e <__kernel_rem_pio2+0x25e>
 8017f98:	4632      	mov	r2, r6
 8017f9a:	463b      	mov	r3, r7
 8017f9c:	2000      	movs	r0, #0
 8017f9e:	4958      	ldr	r1, [pc, #352]	; (8018100 <__kernel_rem_pio2+0x330>)
 8017fa0:	f7e8 f982 	bl	80002a8 <__aeabi_dsub>
 8017fa4:	4606      	mov	r6, r0
 8017fa6:	460f      	mov	r7, r1
 8017fa8:	2d00      	cmp	r5, #0
 8017faa:	d040      	beq.n	801802e <__kernel_rem_pio2+0x25e>
 8017fac:	4650      	mov	r0, sl
 8017fae:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80180f0 <__kernel_rem_pio2+0x320>
 8017fb2:	f000 fd3d 	bl	8018a30 <scalbn>
 8017fb6:	4630      	mov	r0, r6
 8017fb8:	4639      	mov	r1, r7
 8017fba:	ec53 2b10 	vmov	r2, r3, d0
 8017fbe:	f7e8 f973 	bl	80002a8 <__aeabi_dsub>
 8017fc2:	4606      	mov	r6, r0
 8017fc4:	460f      	mov	r7, r1
 8017fc6:	e032      	b.n	801802e <__kernel_rem_pio2+0x25e>
 8017fc8:	2200      	movs	r2, #0
 8017fca:	4b4e      	ldr	r3, [pc, #312]	; (8018104 <__kernel_rem_pio2+0x334>)
 8017fcc:	4640      	mov	r0, r8
 8017fce:	4649      	mov	r1, r9
 8017fd0:	f7e8 fb22 	bl	8000618 <__aeabi_dmul>
 8017fd4:	f7e8 fdd0 	bl	8000b78 <__aeabi_d2iz>
 8017fd8:	f7e8 fab4 	bl	8000544 <__aeabi_i2d>
 8017fdc:	2200      	movs	r2, #0
 8017fde:	4b4a      	ldr	r3, [pc, #296]	; (8018108 <__kernel_rem_pio2+0x338>)
 8017fe0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017fe4:	f7e8 fb18 	bl	8000618 <__aeabi_dmul>
 8017fe8:	4602      	mov	r2, r0
 8017fea:	460b      	mov	r3, r1
 8017fec:	4640      	mov	r0, r8
 8017fee:	4649      	mov	r1, r9
 8017ff0:	f7e8 f95a 	bl	80002a8 <__aeabi_dsub>
 8017ff4:	f7e8 fdc0 	bl	8000b78 <__aeabi_d2iz>
 8017ff8:	ab0e      	add	r3, sp, #56	; 0x38
 8017ffa:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8017ffe:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8018002:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018006:	f7e8 f951 	bl	80002ac <__adddf3>
 801800a:	3501      	adds	r5, #1
 801800c:	4680      	mov	r8, r0
 801800e:	4689      	mov	r9, r1
 8018010:	e75e      	b.n	8017ed0 <__kernel_rem_pio2+0x100>
 8018012:	d105      	bne.n	8018020 <__kernel_rem_pio2+0x250>
 8018014:	1e63      	subs	r3, r4, #1
 8018016:	aa0e      	add	r2, sp, #56	; 0x38
 8018018:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801801c:	15c3      	asrs	r3, r0, #23
 801801e:	e79f      	b.n	8017f60 <__kernel_rem_pio2+0x190>
 8018020:	2200      	movs	r2, #0
 8018022:	4b3a      	ldr	r3, [pc, #232]	; (801810c <__kernel_rem_pio2+0x33c>)
 8018024:	f7e8 fd7e 	bl	8000b24 <__aeabi_dcmpge>
 8018028:	2800      	cmp	r0, #0
 801802a:	d139      	bne.n	80180a0 <__kernel_rem_pio2+0x2d0>
 801802c:	9002      	str	r0, [sp, #8]
 801802e:	2200      	movs	r2, #0
 8018030:	2300      	movs	r3, #0
 8018032:	4630      	mov	r0, r6
 8018034:	4639      	mov	r1, r7
 8018036:	f7e8 fd57 	bl	8000ae8 <__aeabi_dcmpeq>
 801803a:	2800      	cmp	r0, #0
 801803c:	f000 80c7 	beq.w	80181ce <__kernel_rem_pio2+0x3fe>
 8018040:	1e65      	subs	r5, r4, #1
 8018042:	462b      	mov	r3, r5
 8018044:	2200      	movs	r2, #0
 8018046:	9904      	ldr	r1, [sp, #16]
 8018048:	428b      	cmp	r3, r1
 801804a:	da6a      	bge.n	8018122 <__kernel_rem_pio2+0x352>
 801804c:	2a00      	cmp	r2, #0
 801804e:	f000 8088 	beq.w	8018162 <__kernel_rem_pio2+0x392>
 8018052:	ab0e      	add	r3, sp, #56	; 0x38
 8018054:	f1aa 0a18 	sub.w	sl, sl, #24
 8018058:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801805c:	2b00      	cmp	r3, #0
 801805e:	f000 80b4 	beq.w	80181ca <__kernel_rem_pio2+0x3fa>
 8018062:	4650      	mov	r0, sl
 8018064:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80180f0 <__kernel_rem_pio2+0x320>
 8018068:	f000 fce2 	bl	8018a30 <scalbn>
 801806c:	00ec      	lsls	r4, r5, #3
 801806e:	ab72      	add	r3, sp, #456	; 0x1c8
 8018070:	191e      	adds	r6, r3, r4
 8018072:	ec59 8b10 	vmov	r8, r9, d0
 8018076:	f106 0a08 	add.w	sl, r6, #8
 801807a:	462f      	mov	r7, r5
 801807c:	2f00      	cmp	r7, #0
 801807e:	f280 80df 	bge.w	8018240 <__kernel_rem_pio2+0x470>
 8018082:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80180e8 <__kernel_rem_pio2+0x318>
 8018086:	f04f 0a00 	mov.w	sl, #0
 801808a:	eba5 030a 	sub.w	r3, r5, sl
 801808e:	2b00      	cmp	r3, #0
 8018090:	f2c0 810a 	blt.w	80182a8 <__kernel_rem_pio2+0x4d8>
 8018094:	f8df b078 	ldr.w	fp, [pc, #120]	; 8018110 <__kernel_rem_pio2+0x340>
 8018098:	ec59 8b18 	vmov	r8, r9, d8
 801809c:	2700      	movs	r7, #0
 801809e:	e0f5      	b.n	801828c <__kernel_rem_pio2+0x4bc>
 80180a0:	2302      	movs	r3, #2
 80180a2:	9302      	str	r3, [sp, #8]
 80180a4:	e760      	b.n	8017f68 <__kernel_rem_pio2+0x198>
 80180a6:	ab0e      	add	r3, sp, #56	; 0x38
 80180a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80180ac:	b94d      	cbnz	r5, 80180c2 <__kernel_rem_pio2+0x2f2>
 80180ae:	b12b      	cbz	r3, 80180bc <__kernel_rem_pio2+0x2ec>
 80180b0:	a80e      	add	r0, sp, #56	; 0x38
 80180b2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80180b6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80180ba:	2301      	movs	r3, #1
 80180bc:	3201      	adds	r2, #1
 80180be:	461d      	mov	r5, r3
 80180c0:	e759      	b.n	8017f76 <__kernel_rem_pio2+0x1a6>
 80180c2:	a80e      	add	r0, sp, #56	; 0x38
 80180c4:	1acb      	subs	r3, r1, r3
 80180c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80180ca:	462b      	mov	r3, r5
 80180cc:	e7f6      	b.n	80180bc <__kernel_rem_pio2+0x2ec>
 80180ce:	1e62      	subs	r2, r4, #1
 80180d0:	ab0e      	add	r3, sp, #56	; 0x38
 80180d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80180d6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80180da:	a90e      	add	r1, sp, #56	; 0x38
 80180dc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80180e0:	e757      	b.n	8017f92 <__kernel_rem_pio2+0x1c2>
 80180e2:	bf00      	nop
 80180e4:	f3af 8000 	nop.w
	...
 80180f4:	3ff00000 	.word	0x3ff00000
 80180f8:	08019508 	.word	0x08019508
 80180fc:	40200000 	.word	0x40200000
 8018100:	3ff00000 	.word	0x3ff00000
 8018104:	3e700000 	.word	0x3e700000
 8018108:	41700000 	.word	0x41700000
 801810c:	3fe00000 	.word	0x3fe00000
 8018110:	080194c8 	.word	0x080194c8
 8018114:	1e62      	subs	r2, r4, #1
 8018116:	ab0e      	add	r3, sp, #56	; 0x38
 8018118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801811c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8018120:	e7db      	b.n	80180da <__kernel_rem_pio2+0x30a>
 8018122:	a90e      	add	r1, sp, #56	; 0x38
 8018124:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8018128:	3b01      	subs	r3, #1
 801812a:	430a      	orrs	r2, r1
 801812c:	e78b      	b.n	8018046 <__kernel_rem_pio2+0x276>
 801812e:	3301      	adds	r3, #1
 8018130:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8018134:	2900      	cmp	r1, #0
 8018136:	d0fa      	beq.n	801812e <__kernel_rem_pio2+0x35e>
 8018138:	9a08      	ldr	r2, [sp, #32]
 801813a:	4422      	add	r2, r4
 801813c:	00d2      	lsls	r2, r2, #3
 801813e:	a922      	add	r1, sp, #136	; 0x88
 8018140:	18e3      	adds	r3, r4, r3
 8018142:	9206      	str	r2, [sp, #24]
 8018144:	440a      	add	r2, r1
 8018146:	9302      	str	r3, [sp, #8]
 8018148:	f10b 0108 	add.w	r1, fp, #8
 801814c:	f102 0308 	add.w	r3, r2, #8
 8018150:	1c66      	adds	r6, r4, #1
 8018152:	910a      	str	r1, [sp, #40]	; 0x28
 8018154:	2500      	movs	r5, #0
 8018156:	930d      	str	r3, [sp, #52]	; 0x34
 8018158:	9b02      	ldr	r3, [sp, #8]
 801815a:	42b3      	cmp	r3, r6
 801815c:	da04      	bge.n	8018168 <__kernel_rem_pio2+0x398>
 801815e:	461c      	mov	r4, r3
 8018160:	e6a6      	b.n	8017eb0 <__kernel_rem_pio2+0xe0>
 8018162:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018164:	2301      	movs	r3, #1
 8018166:	e7e3      	b.n	8018130 <__kernel_rem_pio2+0x360>
 8018168:	9b06      	ldr	r3, [sp, #24]
 801816a:	18ef      	adds	r7, r5, r3
 801816c:	ab22      	add	r3, sp, #136	; 0x88
 801816e:	441f      	add	r7, r3
 8018170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018172:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8018176:	f7e8 f9e5 	bl	8000544 <__aeabi_i2d>
 801817a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801817c:	461c      	mov	r4, r3
 801817e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018180:	e9c7 0100 	strd	r0, r1, [r7]
 8018184:	eb03 0b05 	add.w	fp, r3, r5
 8018188:	2700      	movs	r7, #0
 801818a:	f04f 0800 	mov.w	r8, #0
 801818e:	f04f 0900 	mov.w	r9, #0
 8018192:	9b07      	ldr	r3, [sp, #28]
 8018194:	429f      	cmp	r7, r3
 8018196:	dd08      	ble.n	80181aa <__kernel_rem_pio2+0x3da>
 8018198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801819a:	aa72      	add	r2, sp, #456	; 0x1c8
 801819c:	18eb      	adds	r3, r5, r3
 801819e:	4413      	add	r3, r2
 80181a0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80181a4:	3601      	adds	r6, #1
 80181a6:	3508      	adds	r5, #8
 80181a8:	e7d6      	b.n	8018158 <__kernel_rem_pio2+0x388>
 80181aa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80181ae:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80181b2:	f7e8 fa31 	bl	8000618 <__aeabi_dmul>
 80181b6:	4602      	mov	r2, r0
 80181b8:	460b      	mov	r3, r1
 80181ba:	4640      	mov	r0, r8
 80181bc:	4649      	mov	r1, r9
 80181be:	f7e8 f875 	bl	80002ac <__adddf3>
 80181c2:	3701      	adds	r7, #1
 80181c4:	4680      	mov	r8, r0
 80181c6:	4689      	mov	r9, r1
 80181c8:	e7e3      	b.n	8018192 <__kernel_rem_pio2+0x3c2>
 80181ca:	3d01      	subs	r5, #1
 80181cc:	e741      	b.n	8018052 <__kernel_rem_pio2+0x282>
 80181ce:	f1ca 0000 	rsb	r0, sl, #0
 80181d2:	ec47 6b10 	vmov	d0, r6, r7
 80181d6:	f000 fc2b 	bl	8018a30 <scalbn>
 80181da:	ec57 6b10 	vmov	r6, r7, d0
 80181de:	2200      	movs	r2, #0
 80181e0:	4b99      	ldr	r3, [pc, #612]	; (8018448 <__kernel_rem_pio2+0x678>)
 80181e2:	ee10 0a10 	vmov	r0, s0
 80181e6:	4639      	mov	r1, r7
 80181e8:	f7e8 fc9c 	bl	8000b24 <__aeabi_dcmpge>
 80181ec:	b1f8      	cbz	r0, 801822e <__kernel_rem_pio2+0x45e>
 80181ee:	2200      	movs	r2, #0
 80181f0:	4b96      	ldr	r3, [pc, #600]	; (801844c <__kernel_rem_pio2+0x67c>)
 80181f2:	4630      	mov	r0, r6
 80181f4:	4639      	mov	r1, r7
 80181f6:	f7e8 fa0f 	bl	8000618 <__aeabi_dmul>
 80181fa:	f7e8 fcbd 	bl	8000b78 <__aeabi_d2iz>
 80181fe:	4680      	mov	r8, r0
 8018200:	f7e8 f9a0 	bl	8000544 <__aeabi_i2d>
 8018204:	2200      	movs	r2, #0
 8018206:	4b90      	ldr	r3, [pc, #576]	; (8018448 <__kernel_rem_pio2+0x678>)
 8018208:	f7e8 fa06 	bl	8000618 <__aeabi_dmul>
 801820c:	460b      	mov	r3, r1
 801820e:	4602      	mov	r2, r0
 8018210:	4639      	mov	r1, r7
 8018212:	4630      	mov	r0, r6
 8018214:	f7e8 f848 	bl	80002a8 <__aeabi_dsub>
 8018218:	f7e8 fcae 	bl	8000b78 <__aeabi_d2iz>
 801821c:	1c65      	adds	r5, r4, #1
 801821e:	ab0e      	add	r3, sp, #56	; 0x38
 8018220:	f10a 0a18 	add.w	sl, sl, #24
 8018224:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8018228:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801822c:	e719      	b.n	8018062 <__kernel_rem_pio2+0x292>
 801822e:	4630      	mov	r0, r6
 8018230:	4639      	mov	r1, r7
 8018232:	f7e8 fca1 	bl	8000b78 <__aeabi_d2iz>
 8018236:	ab0e      	add	r3, sp, #56	; 0x38
 8018238:	4625      	mov	r5, r4
 801823a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801823e:	e710      	b.n	8018062 <__kernel_rem_pio2+0x292>
 8018240:	ab0e      	add	r3, sp, #56	; 0x38
 8018242:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8018246:	f7e8 f97d 	bl	8000544 <__aeabi_i2d>
 801824a:	4642      	mov	r2, r8
 801824c:	464b      	mov	r3, r9
 801824e:	f7e8 f9e3 	bl	8000618 <__aeabi_dmul>
 8018252:	2200      	movs	r2, #0
 8018254:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8018258:	4b7c      	ldr	r3, [pc, #496]	; (801844c <__kernel_rem_pio2+0x67c>)
 801825a:	4640      	mov	r0, r8
 801825c:	4649      	mov	r1, r9
 801825e:	f7e8 f9db 	bl	8000618 <__aeabi_dmul>
 8018262:	3f01      	subs	r7, #1
 8018264:	4680      	mov	r8, r0
 8018266:	4689      	mov	r9, r1
 8018268:	e708      	b.n	801807c <__kernel_rem_pio2+0x2ac>
 801826a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801826e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018272:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8018276:	f7e8 f9cf 	bl	8000618 <__aeabi_dmul>
 801827a:	4602      	mov	r2, r0
 801827c:	460b      	mov	r3, r1
 801827e:	4640      	mov	r0, r8
 8018280:	4649      	mov	r1, r9
 8018282:	f7e8 f813 	bl	80002ac <__adddf3>
 8018286:	3701      	adds	r7, #1
 8018288:	4680      	mov	r8, r0
 801828a:	4689      	mov	r9, r1
 801828c:	9b04      	ldr	r3, [sp, #16]
 801828e:	429f      	cmp	r7, r3
 8018290:	dc01      	bgt.n	8018296 <__kernel_rem_pio2+0x4c6>
 8018292:	45ba      	cmp	sl, r7
 8018294:	dae9      	bge.n	801826a <__kernel_rem_pio2+0x49a>
 8018296:	ab4a      	add	r3, sp, #296	; 0x128
 8018298:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801829c:	e9c3 8900 	strd	r8, r9, [r3]
 80182a0:	f10a 0a01 	add.w	sl, sl, #1
 80182a4:	3e08      	subs	r6, #8
 80182a6:	e6f0      	b.n	801808a <__kernel_rem_pio2+0x2ba>
 80182a8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80182aa:	2b03      	cmp	r3, #3
 80182ac:	d85b      	bhi.n	8018366 <__kernel_rem_pio2+0x596>
 80182ae:	e8df f003 	tbb	[pc, r3]
 80182b2:	264a      	.short	0x264a
 80182b4:	0226      	.short	0x0226
 80182b6:	ab9a      	add	r3, sp, #616	; 0x268
 80182b8:	441c      	add	r4, r3
 80182ba:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80182be:	46a2      	mov	sl, r4
 80182c0:	46ab      	mov	fp, r5
 80182c2:	f1bb 0f00 	cmp.w	fp, #0
 80182c6:	dc6c      	bgt.n	80183a2 <__kernel_rem_pio2+0x5d2>
 80182c8:	46a2      	mov	sl, r4
 80182ca:	46ab      	mov	fp, r5
 80182cc:	f1bb 0f01 	cmp.w	fp, #1
 80182d0:	f300 8086 	bgt.w	80183e0 <__kernel_rem_pio2+0x610>
 80182d4:	2000      	movs	r0, #0
 80182d6:	2100      	movs	r1, #0
 80182d8:	2d01      	cmp	r5, #1
 80182da:	f300 80a0 	bgt.w	801841e <__kernel_rem_pio2+0x64e>
 80182de:	9b02      	ldr	r3, [sp, #8]
 80182e0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80182e4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	f040 809e 	bne.w	801842a <__kernel_rem_pio2+0x65a>
 80182ee:	9b01      	ldr	r3, [sp, #4]
 80182f0:	e9c3 7800 	strd	r7, r8, [r3]
 80182f4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80182f8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80182fc:	e033      	b.n	8018366 <__kernel_rem_pio2+0x596>
 80182fe:	3408      	adds	r4, #8
 8018300:	ab4a      	add	r3, sp, #296	; 0x128
 8018302:	441c      	add	r4, r3
 8018304:	462e      	mov	r6, r5
 8018306:	2000      	movs	r0, #0
 8018308:	2100      	movs	r1, #0
 801830a:	2e00      	cmp	r6, #0
 801830c:	da3a      	bge.n	8018384 <__kernel_rem_pio2+0x5b4>
 801830e:	9b02      	ldr	r3, [sp, #8]
 8018310:	2b00      	cmp	r3, #0
 8018312:	d03d      	beq.n	8018390 <__kernel_rem_pio2+0x5c0>
 8018314:	4602      	mov	r2, r0
 8018316:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801831a:	9c01      	ldr	r4, [sp, #4]
 801831c:	e9c4 2300 	strd	r2, r3, [r4]
 8018320:	4602      	mov	r2, r0
 8018322:	460b      	mov	r3, r1
 8018324:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8018328:	f7e7 ffbe 	bl	80002a8 <__aeabi_dsub>
 801832c:	ae4c      	add	r6, sp, #304	; 0x130
 801832e:	2401      	movs	r4, #1
 8018330:	42a5      	cmp	r5, r4
 8018332:	da30      	bge.n	8018396 <__kernel_rem_pio2+0x5c6>
 8018334:	9b02      	ldr	r3, [sp, #8]
 8018336:	b113      	cbz	r3, 801833e <__kernel_rem_pio2+0x56e>
 8018338:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801833c:	4619      	mov	r1, r3
 801833e:	9b01      	ldr	r3, [sp, #4]
 8018340:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8018344:	e00f      	b.n	8018366 <__kernel_rem_pio2+0x596>
 8018346:	ab9a      	add	r3, sp, #616	; 0x268
 8018348:	441c      	add	r4, r3
 801834a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801834e:	2000      	movs	r0, #0
 8018350:	2100      	movs	r1, #0
 8018352:	2d00      	cmp	r5, #0
 8018354:	da10      	bge.n	8018378 <__kernel_rem_pio2+0x5a8>
 8018356:	9b02      	ldr	r3, [sp, #8]
 8018358:	b113      	cbz	r3, 8018360 <__kernel_rem_pio2+0x590>
 801835a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801835e:	4619      	mov	r1, r3
 8018360:	9b01      	ldr	r3, [sp, #4]
 8018362:	e9c3 0100 	strd	r0, r1, [r3]
 8018366:	9b06      	ldr	r3, [sp, #24]
 8018368:	f003 0007 	and.w	r0, r3, #7
 801836c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8018370:	ecbd 8b02 	vpop	{d8}
 8018374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018378:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801837c:	f7e7 ff96 	bl	80002ac <__adddf3>
 8018380:	3d01      	subs	r5, #1
 8018382:	e7e6      	b.n	8018352 <__kernel_rem_pio2+0x582>
 8018384:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8018388:	f7e7 ff90 	bl	80002ac <__adddf3>
 801838c:	3e01      	subs	r6, #1
 801838e:	e7bc      	b.n	801830a <__kernel_rem_pio2+0x53a>
 8018390:	4602      	mov	r2, r0
 8018392:	460b      	mov	r3, r1
 8018394:	e7c1      	b.n	801831a <__kernel_rem_pio2+0x54a>
 8018396:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801839a:	f7e7 ff87 	bl	80002ac <__adddf3>
 801839e:	3401      	adds	r4, #1
 80183a0:	e7c6      	b.n	8018330 <__kernel_rem_pio2+0x560>
 80183a2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80183a6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80183aa:	4640      	mov	r0, r8
 80183ac:	ec53 2b17 	vmov	r2, r3, d7
 80183b0:	4649      	mov	r1, r9
 80183b2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80183b6:	f7e7 ff79 	bl	80002ac <__adddf3>
 80183ba:	4602      	mov	r2, r0
 80183bc:	460b      	mov	r3, r1
 80183be:	4606      	mov	r6, r0
 80183c0:	460f      	mov	r7, r1
 80183c2:	4640      	mov	r0, r8
 80183c4:	4649      	mov	r1, r9
 80183c6:	f7e7 ff6f 	bl	80002a8 <__aeabi_dsub>
 80183ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80183ce:	f7e7 ff6d 	bl	80002ac <__adddf3>
 80183d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80183d6:	e9ca 0100 	strd	r0, r1, [sl]
 80183da:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80183de:	e770      	b.n	80182c2 <__kernel_rem_pio2+0x4f2>
 80183e0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80183e4:	ed3a 7b02 	vldmdb	sl!, {d7}
 80183e8:	4630      	mov	r0, r6
 80183ea:	ec53 2b17 	vmov	r2, r3, d7
 80183ee:	4639      	mov	r1, r7
 80183f0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80183f4:	f7e7 ff5a 	bl	80002ac <__adddf3>
 80183f8:	4602      	mov	r2, r0
 80183fa:	460b      	mov	r3, r1
 80183fc:	4680      	mov	r8, r0
 80183fe:	4689      	mov	r9, r1
 8018400:	4630      	mov	r0, r6
 8018402:	4639      	mov	r1, r7
 8018404:	f7e7 ff50 	bl	80002a8 <__aeabi_dsub>
 8018408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801840c:	f7e7 ff4e 	bl	80002ac <__adddf3>
 8018410:	f10b 3bff 	add.w	fp, fp, #4294967295
 8018414:	e9ca 0100 	strd	r0, r1, [sl]
 8018418:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801841c:	e756      	b.n	80182cc <__kernel_rem_pio2+0x4fc>
 801841e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8018422:	f7e7 ff43 	bl	80002ac <__adddf3>
 8018426:	3d01      	subs	r5, #1
 8018428:	e756      	b.n	80182d8 <__kernel_rem_pio2+0x508>
 801842a:	9b01      	ldr	r3, [sp, #4]
 801842c:	9a01      	ldr	r2, [sp, #4]
 801842e:	601f      	str	r7, [r3, #0]
 8018430:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8018434:	605c      	str	r4, [r3, #4]
 8018436:	609d      	str	r5, [r3, #8]
 8018438:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801843c:	60d3      	str	r3, [r2, #12]
 801843e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018442:	6110      	str	r0, [r2, #16]
 8018444:	6153      	str	r3, [r2, #20]
 8018446:	e78e      	b.n	8018366 <__kernel_rem_pio2+0x596>
 8018448:	41700000 	.word	0x41700000
 801844c:	3e700000 	.word	0x3e700000

08018450 <__kernel_sin>:
 8018450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018454:	ec55 4b10 	vmov	r4, r5, d0
 8018458:	b085      	sub	sp, #20
 801845a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801845e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8018462:	ed8d 1b00 	vstr	d1, [sp]
 8018466:	9002      	str	r0, [sp, #8]
 8018468:	da06      	bge.n	8018478 <__kernel_sin+0x28>
 801846a:	ee10 0a10 	vmov	r0, s0
 801846e:	4629      	mov	r1, r5
 8018470:	f7e8 fb82 	bl	8000b78 <__aeabi_d2iz>
 8018474:	2800      	cmp	r0, #0
 8018476:	d051      	beq.n	801851c <__kernel_sin+0xcc>
 8018478:	4622      	mov	r2, r4
 801847a:	462b      	mov	r3, r5
 801847c:	4620      	mov	r0, r4
 801847e:	4629      	mov	r1, r5
 8018480:	f7e8 f8ca 	bl	8000618 <__aeabi_dmul>
 8018484:	4682      	mov	sl, r0
 8018486:	468b      	mov	fp, r1
 8018488:	4602      	mov	r2, r0
 801848a:	460b      	mov	r3, r1
 801848c:	4620      	mov	r0, r4
 801848e:	4629      	mov	r1, r5
 8018490:	f7e8 f8c2 	bl	8000618 <__aeabi_dmul>
 8018494:	a341      	add	r3, pc, #260	; (adr r3, 801859c <__kernel_sin+0x14c>)
 8018496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801849a:	4680      	mov	r8, r0
 801849c:	4689      	mov	r9, r1
 801849e:	4650      	mov	r0, sl
 80184a0:	4659      	mov	r1, fp
 80184a2:	f7e8 f8b9 	bl	8000618 <__aeabi_dmul>
 80184a6:	a33f      	add	r3, pc, #252	; (adr r3, 80185a4 <__kernel_sin+0x154>)
 80184a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184ac:	f7e7 fefc 	bl	80002a8 <__aeabi_dsub>
 80184b0:	4652      	mov	r2, sl
 80184b2:	465b      	mov	r3, fp
 80184b4:	f7e8 f8b0 	bl	8000618 <__aeabi_dmul>
 80184b8:	a33c      	add	r3, pc, #240	; (adr r3, 80185ac <__kernel_sin+0x15c>)
 80184ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184be:	f7e7 fef5 	bl	80002ac <__adddf3>
 80184c2:	4652      	mov	r2, sl
 80184c4:	465b      	mov	r3, fp
 80184c6:	f7e8 f8a7 	bl	8000618 <__aeabi_dmul>
 80184ca:	a33a      	add	r3, pc, #232	; (adr r3, 80185b4 <__kernel_sin+0x164>)
 80184cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184d0:	f7e7 feea 	bl	80002a8 <__aeabi_dsub>
 80184d4:	4652      	mov	r2, sl
 80184d6:	465b      	mov	r3, fp
 80184d8:	f7e8 f89e 	bl	8000618 <__aeabi_dmul>
 80184dc:	a337      	add	r3, pc, #220	; (adr r3, 80185bc <__kernel_sin+0x16c>)
 80184de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184e2:	f7e7 fee3 	bl	80002ac <__adddf3>
 80184e6:	9b02      	ldr	r3, [sp, #8]
 80184e8:	4606      	mov	r6, r0
 80184ea:	460f      	mov	r7, r1
 80184ec:	b9db      	cbnz	r3, 8018526 <__kernel_sin+0xd6>
 80184ee:	4602      	mov	r2, r0
 80184f0:	460b      	mov	r3, r1
 80184f2:	4650      	mov	r0, sl
 80184f4:	4659      	mov	r1, fp
 80184f6:	f7e8 f88f 	bl	8000618 <__aeabi_dmul>
 80184fa:	a325      	add	r3, pc, #148	; (adr r3, 8018590 <__kernel_sin+0x140>)
 80184fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018500:	f7e7 fed2 	bl	80002a8 <__aeabi_dsub>
 8018504:	4642      	mov	r2, r8
 8018506:	464b      	mov	r3, r9
 8018508:	f7e8 f886 	bl	8000618 <__aeabi_dmul>
 801850c:	4602      	mov	r2, r0
 801850e:	460b      	mov	r3, r1
 8018510:	4620      	mov	r0, r4
 8018512:	4629      	mov	r1, r5
 8018514:	f7e7 feca 	bl	80002ac <__adddf3>
 8018518:	4604      	mov	r4, r0
 801851a:	460d      	mov	r5, r1
 801851c:	ec45 4b10 	vmov	d0, r4, r5
 8018520:	b005      	add	sp, #20
 8018522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018526:	2200      	movs	r2, #0
 8018528:	4b1b      	ldr	r3, [pc, #108]	; (8018598 <__kernel_sin+0x148>)
 801852a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801852e:	f7e8 f873 	bl	8000618 <__aeabi_dmul>
 8018532:	4632      	mov	r2, r6
 8018534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018538:	463b      	mov	r3, r7
 801853a:	4640      	mov	r0, r8
 801853c:	4649      	mov	r1, r9
 801853e:	f7e8 f86b 	bl	8000618 <__aeabi_dmul>
 8018542:	4602      	mov	r2, r0
 8018544:	460b      	mov	r3, r1
 8018546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801854a:	f7e7 fead 	bl	80002a8 <__aeabi_dsub>
 801854e:	4652      	mov	r2, sl
 8018550:	465b      	mov	r3, fp
 8018552:	f7e8 f861 	bl	8000618 <__aeabi_dmul>
 8018556:	e9dd 2300 	ldrd	r2, r3, [sp]
 801855a:	f7e7 fea5 	bl	80002a8 <__aeabi_dsub>
 801855e:	a30c      	add	r3, pc, #48	; (adr r3, 8018590 <__kernel_sin+0x140>)
 8018560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018564:	4606      	mov	r6, r0
 8018566:	460f      	mov	r7, r1
 8018568:	4640      	mov	r0, r8
 801856a:	4649      	mov	r1, r9
 801856c:	f7e8 f854 	bl	8000618 <__aeabi_dmul>
 8018570:	4602      	mov	r2, r0
 8018572:	460b      	mov	r3, r1
 8018574:	4630      	mov	r0, r6
 8018576:	4639      	mov	r1, r7
 8018578:	f7e7 fe98 	bl	80002ac <__adddf3>
 801857c:	4602      	mov	r2, r0
 801857e:	460b      	mov	r3, r1
 8018580:	4620      	mov	r0, r4
 8018582:	4629      	mov	r1, r5
 8018584:	f7e7 fe90 	bl	80002a8 <__aeabi_dsub>
 8018588:	e7c6      	b.n	8018518 <__kernel_sin+0xc8>
 801858a:	bf00      	nop
 801858c:	f3af 8000 	nop.w
 8018590:	55555549 	.word	0x55555549
 8018594:	3fc55555 	.word	0x3fc55555
 8018598:	3fe00000 	.word	0x3fe00000
 801859c:	5acfd57c 	.word	0x5acfd57c
 80185a0:	3de5d93a 	.word	0x3de5d93a
 80185a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80185a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80185ac:	57b1fe7d 	.word	0x57b1fe7d
 80185b0:	3ec71de3 	.word	0x3ec71de3
 80185b4:	19c161d5 	.word	0x19c161d5
 80185b8:	3f2a01a0 	.word	0x3f2a01a0
 80185bc:	1110f8a6 	.word	0x1110f8a6
 80185c0:	3f811111 	.word	0x3f811111
 80185c4:	00000000 	.word	0x00000000

080185c8 <atan>:
 80185c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185cc:	ec55 4b10 	vmov	r4, r5, d0
 80185d0:	4bc3      	ldr	r3, [pc, #780]	; (80188e0 <atan+0x318>)
 80185d2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80185d6:	429e      	cmp	r6, r3
 80185d8:	46ab      	mov	fp, r5
 80185da:	dd18      	ble.n	801860e <atan+0x46>
 80185dc:	4bc1      	ldr	r3, [pc, #772]	; (80188e4 <atan+0x31c>)
 80185de:	429e      	cmp	r6, r3
 80185e0:	dc01      	bgt.n	80185e6 <atan+0x1e>
 80185e2:	d109      	bne.n	80185f8 <atan+0x30>
 80185e4:	b144      	cbz	r4, 80185f8 <atan+0x30>
 80185e6:	4622      	mov	r2, r4
 80185e8:	462b      	mov	r3, r5
 80185ea:	4620      	mov	r0, r4
 80185ec:	4629      	mov	r1, r5
 80185ee:	f7e7 fe5d 	bl	80002ac <__adddf3>
 80185f2:	4604      	mov	r4, r0
 80185f4:	460d      	mov	r5, r1
 80185f6:	e006      	b.n	8018606 <atan+0x3e>
 80185f8:	f1bb 0f00 	cmp.w	fp, #0
 80185fc:	f340 8131 	ble.w	8018862 <atan+0x29a>
 8018600:	a59b      	add	r5, pc, #620	; (adr r5, 8018870 <atan+0x2a8>)
 8018602:	e9d5 4500 	ldrd	r4, r5, [r5]
 8018606:	ec45 4b10 	vmov	d0, r4, r5
 801860a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801860e:	4bb6      	ldr	r3, [pc, #728]	; (80188e8 <atan+0x320>)
 8018610:	429e      	cmp	r6, r3
 8018612:	dc14      	bgt.n	801863e <atan+0x76>
 8018614:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8018618:	429e      	cmp	r6, r3
 801861a:	dc0d      	bgt.n	8018638 <atan+0x70>
 801861c:	a396      	add	r3, pc, #600	; (adr r3, 8018878 <atan+0x2b0>)
 801861e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018622:	ee10 0a10 	vmov	r0, s0
 8018626:	4629      	mov	r1, r5
 8018628:	f7e7 fe40 	bl	80002ac <__adddf3>
 801862c:	2200      	movs	r2, #0
 801862e:	4baf      	ldr	r3, [pc, #700]	; (80188ec <atan+0x324>)
 8018630:	f7e8 fa82 	bl	8000b38 <__aeabi_dcmpgt>
 8018634:	2800      	cmp	r0, #0
 8018636:	d1e6      	bne.n	8018606 <atan+0x3e>
 8018638:	f04f 3aff 	mov.w	sl, #4294967295
 801863c:	e02b      	b.n	8018696 <atan+0xce>
 801863e:	f000 f963 	bl	8018908 <fabs>
 8018642:	4bab      	ldr	r3, [pc, #684]	; (80188f0 <atan+0x328>)
 8018644:	429e      	cmp	r6, r3
 8018646:	ec55 4b10 	vmov	r4, r5, d0
 801864a:	f300 80bf 	bgt.w	80187cc <atan+0x204>
 801864e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8018652:	429e      	cmp	r6, r3
 8018654:	f300 80a0 	bgt.w	8018798 <atan+0x1d0>
 8018658:	ee10 2a10 	vmov	r2, s0
 801865c:	ee10 0a10 	vmov	r0, s0
 8018660:	462b      	mov	r3, r5
 8018662:	4629      	mov	r1, r5
 8018664:	f7e7 fe22 	bl	80002ac <__adddf3>
 8018668:	2200      	movs	r2, #0
 801866a:	4ba0      	ldr	r3, [pc, #640]	; (80188ec <atan+0x324>)
 801866c:	f7e7 fe1c 	bl	80002a8 <__aeabi_dsub>
 8018670:	2200      	movs	r2, #0
 8018672:	4606      	mov	r6, r0
 8018674:	460f      	mov	r7, r1
 8018676:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801867a:	4620      	mov	r0, r4
 801867c:	4629      	mov	r1, r5
 801867e:	f7e7 fe15 	bl	80002ac <__adddf3>
 8018682:	4602      	mov	r2, r0
 8018684:	460b      	mov	r3, r1
 8018686:	4630      	mov	r0, r6
 8018688:	4639      	mov	r1, r7
 801868a:	f7e8 f8ef 	bl	800086c <__aeabi_ddiv>
 801868e:	f04f 0a00 	mov.w	sl, #0
 8018692:	4604      	mov	r4, r0
 8018694:	460d      	mov	r5, r1
 8018696:	4622      	mov	r2, r4
 8018698:	462b      	mov	r3, r5
 801869a:	4620      	mov	r0, r4
 801869c:	4629      	mov	r1, r5
 801869e:	f7e7 ffbb 	bl	8000618 <__aeabi_dmul>
 80186a2:	4602      	mov	r2, r0
 80186a4:	460b      	mov	r3, r1
 80186a6:	4680      	mov	r8, r0
 80186a8:	4689      	mov	r9, r1
 80186aa:	f7e7 ffb5 	bl	8000618 <__aeabi_dmul>
 80186ae:	a374      	add	r3, pc, #464	; (adr r3, 8018880 <atan+0x2b8>)
 80186b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186b4:	4606      	mov	r6, r0
 80186b6:	460f      	mov	r7, r1
 80186b8:	f7e7 ffae 	bl	8000618 <__aeabi_dmul>
 80186bc:	a372      	add	r3, pc, #456	; (adr r3, 8018888 <atan+0x2c0>)
 80186be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186c2:	f7e7 fdf3 	bl	80002ac <__adddf3>
 80186c6:	4632      	mov	r2, r6
 80186c8:	463b      	mov	r3, r7
 80186ca:	f7e7 ffa5 	bl	8000618 <__aeabi_dmul>
 80186ce:	a370      	add	r3, pc, #448	; (adr r3, 8018890 <atan+0x2c8>)
 80186d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186d4:	f7e7 fdea 	bl	80002ac <__adddf3>
 80186d8:	4632      	mov	r2, r6
 80186da:	463b      	mov	r3, r7
 80186dc:	f7e7 ff9c 	bl	8000618 <__aeabi_dmul>
 80186e0:	a36d      	add	r3, pc, #436	; (adr r3, 8018898 <atan+0x2d0>)
 80186e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186e6:	f7e7 fde1 	bl	80002ac <__adddf3>
 80186ea:	4632      	mov	r2, r6
 80186ec:	463b      	mov	r3, r7
 80186ee:	f7e7 ff93 	bl	8000618 <__aeabi_dmul>
 80186f2:	a36b      	add	r3, pc, #428	; (adr r3, 80188a0 <atan+0x2d8>)
 80186f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186f8:	f7e7 fdd8 	bl	80002ac <__adddf3>
 80186fc:	4632      	mov	r2, r6
 80186fe:	463b      	mov	r3, r7
 8018700:	f7e7 ff8a 	bl	8000618 <__aeabi_dmul>
 8018704:	a368      	add	r3, pc, #416	; (adr r3, 80188a8 <atan+0x2e0>)
 8018706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801870a:	f7e7 fdcf 	bl	80002ac <__adddf3>
 801870e:	4642      	mov	r2, r8
 8018710:	464b      	mov	r3, r9
 8018712:	f7e7 ff81 	bl	8000618 <__aeabi_dmul>
 8018716:	a366      	add	r3, pc, #408	; (adr r3, 80188b0 <atan+0x2e8>)
 8018718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801871c:	4680      	mov	r8, r0
 801871e:	4689      	mov	r9, r1
 8018720:	4630      	mov	r0, r6
 8018722:	4639      	mov	r1, r7
 8018724:	f7e7 ff78 	bl	8000618 <__aeabi_dmul>
 8018728:	a363      	add	r3, pc, #396	; (adr r3, 80188b8 <atan+0x2f0>)
 801872a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801872e:	f7e7 fdbb 	bl	80002a8 <__aeabi_dsub>
 8018732:	4632      	mov	r2, r6
 8018734:	463b      	mov	r3, r7
 8018736:	f7e7 ff6f 	bl	8000618 <__aeabi_dmul>
 801873a:	a361      	add	r3, pc, #388	; (adr r3, 80188c0 <atan+0x2f8>)
 801873c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018740:	f7e7 fdb2 	bl	80002a8 <__aeabi_dsub>
 8018744:	4632      	mov	r2, r6
 8018746:	463b      	mov	r3, r7
 8018748:	f7e7 ff66 	bl	8000618 <__aeabi_dmul>
 801874c:	a35e      	add	r3, pc, #376	; (adr r3, 80188c8 <atan+0x300>)
 801874e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018752:	f7e7 fda9 	bl	80002a8 <__aeabi_dsub>
 8018756:	4632      	mov	r2, r6
 8018758:	463b      	mov	r3, r7
 801875a:	f7e7 ff5d 	bl	8000618 <__aeabi_dmul>
 801875e:	a35c      	add	r3, pc, #368	; (adr r3, 80188d0 <atan+0x308>)
 8018760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018764:	f7e7 fda0 	bl	80002a8 <__aeabi_dsub>
 8018768:	4632      	mov	r2, r6
 801876a:	463b      	mov	r3, r7
 801876c:	f7e7 ff54 	bl	8000618 <__aeabi_dmul>
 8018770:	4602      	mov	r2, r0
 8018772:	460b      	mov	r3, r1
 8018774:	4640      	mov	r0, r8
 8018776:	4649      	mov	r1, r9
 8018778:	f7e7 fd98 	bl	80002ac <__adddf3>
 801877c:	4622      	mov	r2, r4
 801877e:	462b      	mov	r3, r5
 8018780:	f7e7 ff4a 	bl	8000618 <__aeabi_dmul>
 8018784:	f1ba 3fff 	cmp.w	sl, #4294967295
 8018788:	4602      	mov	r2, r0
 801878a:	460b      	mov	r3, r1
 801878c:	d14b      	bne.n	8018826 <atan+0x25e>
 801878e:	4620      	mov	r0, r4
 8018790:	4629      	mov	r1, r5
 8018792:	f7e7 fd89 	bl	80002a8 <__aeabi_dsub>
 8018796:	e72c      	b.n	80185f2 <atan+0x2a>
 8018798:	ee10 0a10 	vmov	r0, s0
 801879c:	2200      	movs	r2, #0
 801879e:	4b53      	ldr	r3, [pc, #332]	; (80188ec <atan+0x324>)
 80187a0:	4629      	mov	r1, r5
 80187a2:	f7e7 fd81 	bl	80002a8 <__aeabi_dsub>
 80187a6:	2200      	movs	r2, #0
 80187a8:	4606      	mov	r6, r0
 80187aa:	460f      	mov	r7, r1
 80187ac:	4b4f      	ldr	r3, [pc, #316]	; (80188ec <atan+0x324>)
 80187ae:	4620      	mov	r0, r4
 80187b0:	4629      	mov	r1, r5
 80187b2:	f7e7 fd7b 	bl	80002ac <__adddf3>
 80187b6:	4602      	mov	r2, r0
 80187b8:	460b      	mov	r3, r1
 80187ba:	4630      	mov	r0, r6
 80187bc:	4639      	mov	r1, r7
 80187be:	f7e8 f855 	bl	800086c <__aeabi_ddiv>
 80187c2:	f04f 0a01 	mov.w	sl, #1
 80187c6:	4604      	mov	r4, r0
 80187c8:	460d      	mov	r5, r1
 80187ca:	e764      	b.n	8018696 <atan+0xce>
 80187cc:	4b49      	ldr	r3, [pc, #292]	; (80188f4 <atan+0x32c>)
 80187ce:	429e      	cmp	r6, r3
 80187d0:	dc1d      	bgt.n	801880e <atan+0x246>
 80187d2:	ee10 0a10 	vmov	r0, s0
 80187d6:	2200      	movs	r2, #0
 80187d8:	4b47      	ldr	r3, [pc, #284]	; (80188f8 <atan+0x330>)
 80187da:	4629      	mov	r1, r5
 80187dc:	f7e7 fd64 	bl	80002a8 <__aeabi_dsub>
 80187e0:	2200      	movs	r2, #0
 80187e2:	4606      	mov	r6, r0
 80187e4:	460f      	mov	r7, r1
 80187e6:	4b44      	ldr	r3, [pc, #272]	; (80188f8 <atan+0x330>)
 80187e8:	4620      	mov	r0, r4
 80187ea:	4629      	mov	r1, r5
 80187ec:	f7e7 ff14 	bl	8000618 <__aeabi_dmul>
 80187f0:	2200      	movs	r2, #0
 80187f2:	4b3e      	ldr	r3, [pc, #248]	; (80188ec <atan+0x324>)
 80187f4:	f7e7 fd5a 	bl	80002ac <__adddf3>
 80187f8:	4602      	mov	r2, r0
 80187fa:	460b      	mov	r3, r1
 80187fc:	4630      	mov	r0, r6
 80187fe:	4639      	mov	r1, r7
 8018800:	f7e8 f834 	bl	800086c <__aeabi_ddiv>
 8018804:	f04f 0a02 	mov.w	sl, #2
 8018808:	4604      	mov	r4, r0
 801880a:	460d      	mov	r5, r1
 801880c:	e743      	b.n	8018696 <atan+0xce>
 801880e:	462b      	mov	r3, r5
 8018810:	ee10 2a10 	vmov	r2, s0
 8018814:	2000      	movs	r0, #0
 8018816:	4939      	ldr	r1, [pc, #228]	; (80188fc <atan+0x334>)
 8018818:	f7e8 f828 	bl	800086c <__aeabi_ddiv>
 801881c:	f04f 0a03 	mov.w	sl, #3
 8018820:	4604      	mov	r4, r0
 8018822:	460d      	mov	r5, r1
 8018824:	e737      	b.n	8018696 <atan+0xce>
 8018826:	4b36      	ldr	r3, [pc, #216]	; (8018900 <atan+0x338>)
 8018828:	4e36      	ldr	r6, [pc, #216]	; (8018904 <atan+0x33c>)
 801882a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801882e:	4456      	add	r6, sl
 8018830:	449a      	add	sl, r3
 8018832:	e9da 2300 	ldrd	r2, r3, [sl]
 8018836:	f7e7 fd37 	bl	80002a8 <__aeabi_dsub>
 801883a:	4622      	mov	r2, r4
 801883c:	462b      	mov	r3, r5
 801883e:	f7e7 fd33 	bl	80002a8 <__aeabi_dsub>
 8018842:	4602      	mov	r2, r0
 8018844:	460b      	mov	r3, r1
 8018846:	e9d6 0100 	ldrd	r0, r1, [r6]
 801884a:	f7e7 fd2d 	bl	80002a8 <__aeabi_dsub>
 801884e:	f1bb 0f00 	cmp.w	fp, #0
 8018852:	4604      	mov	r4, r0
 8018854:	460d      	mov	r5, r1
 8018856:	f6bf aed6 	bge.w	8018606 <atan+0x3e>
 801885a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801885e:	461d      	mov	r5, r3
 8018860:	e6d1      	b.n	8018606 <atan+0x3e>
 8018862:	a51d      	add	r5, pc, #116	; (adr r5, 80188d8 <atan+0x310>)
 8018864:	e9d5 4500 	ldrd	r4, r5, [r5]
 8018868:	e6cd      	b.n	8018606 <atan+0x3e>
 801886a:	bf00      	nop
 801886c:	f3af 8000 	nop.w
 8018870:	54442d18 	.word	0x54442d18
 8018874:	3ff921fb 	.word	0x3ff921fb
 8018878:	8800759c 	.word	0x8800759c
 801887c:	7e37e43c 	.word	0x7e37e43c
 8018880:	e322da11 	.word	0xe322da11
 8018884:	3f90ad3a 	.word	0x3f90ad3a
 8018888:	24760deb 	.word	0x24760deb
 801888c:	3fa97b4b 	.word	0x3fa97b4b
 8018890:	a0d03d51 	.word	0xa0d03d51
 8018894:	3fb10d66 	.word	0x3fb10d66
 8018898:	c54c206e 	.word	0xc54c206e
 801889c:	3fb745cd 	.word	0x3fb745cd
 80188a0:	920083ff 	.word	0x920083ff
 80188a4:	3fc24924 	.word	0x3fc24924
 80188a8:	5555550d 	.word	0x5555550d
 80188ac:	3fd55555 	.word	0x3fd55555
 80188b0:	2c6a6c2f 	.word	0x2c6a6c2f
 80188b4:	bfa2b444 	.word	0xbfa2b444
 80188b8:	52defd9a 	.word	0x52defd9a
 80188bc:	3fadde2d 	.word	0x3fadde2d
 80188c0:	af749a6d 	.word	0xaf749a6d
 80188c4:	3fb3b0f2 	.word	0x3fb3b0f2
 80188c8:	fe231671 	.word	0xfe231671
 80188cc:	3fbc71c6 	.word	0x3fbc71c6
 80188d0:	9998ebc4 	.word	0x9998ebc4
 80188d4:	3fc99999 	.word	0x3fc99999
 80188d8:	54442d18 	.word	0x54442d18
 80188dc:	bff921fb 	.word	0xbff921fb
 80188e0:	440fffff 	.word	0x440fffff
 80188e4:	7ff00000 	.word	0x7ff00000
 80188e8:	3fdbffff 	.word	0x3fdbffff
 80188ec:	3ff00000 	.word	0x3ff00000
 80188f0:	3ff2ffff 	.word	0x3ff2ffff
 80188f4:	40037fff 	.word	0x40037fff
 80188f8:	3ff80000 	.word	0x3ff80000
 80188fc:	bff00000 	.word	0xbff00000
 8018900:	08019538 	.word	0x08019538
 8018904:	08019518 	.word	0x08019518

08018908 <fabs>:
 8018908:	ec51 0b10 	vmov	r0, r1, d0
 801890c:	ee10 2a10 	vmov	r2, s0
 8018910:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8018914:	ec43 2b10 	vmov	d0, r2, r3
 8018918:	4770      	bx	lr
 801891a:	0000      	movs	r0, r0
 801891c:	0000      	movs	r0, r0
	...

08018920 <floor>:
 8018920:	ec51 0b10 	vmov	r0, r1, d0
 8018924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018928:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801892c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8018930:	2e13      	cmp	r6, #19
 8018932:	460c      	mov	r4, r1
 8018934:	ee10 5a10 	vmov	r5, s0
 8018938:	4680      	mov	r8, r0
 801893a:	dc34      	bgt.n	80189a6 <floor+0x86>
 801893c:	2e00      	cmp	r6, #0
 801893e:	da16      	bge.n	801896e <floor+0x4e>
 8018940:	a335      	add	r3, pc, #212	; (adr r3, 8018a18 <floor+0xf8>)
 8018942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018946:	f7e7 fcb1 	bl	80002ac <__adddf3>
 801894a:	2200      	movs	r2, #0
 801894c:	2300      	movs	r3, #0
 801894e:	f7e8 f8f3 	bl	8000b38 <__aeabi_dcmpgt>
 8018952:	b148      	cbz	r0, 8018968 <floor+0x48>
 8018954:	2c00      	cmp	r4, #0
 8018956:	da59      	bge.n	8018a0c <floor+0xec>
 8018958:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801895c:	4a30      	ldr	r2, [pc, #192]	; (8018a20 <floor+0x100>)
 801895e:	432b      	orrs	r3, r5
 8018960:	2500      	movs	r5, #0
 8018962:	42ab      	cmp	r3, r5
 8018964:	bf18      	it	ne
 8018966:	4614      	movne	r4, r2
 8018968:	4621      	mov	r1, r4
 801896a:	4628      	mov	r0, r5
 801896c:	e025      	b.n	80189ba <floor+0x9a>
 801896e:	4f2d      	ldr	r7, [pc, #180]	; (8018a24 <floor+0x104>)
 8018970:	4137      	asrs	r7, r6
 8018972:	ea01 0307 	and.w	r3, r1, r7
 8018976:	4303      	orrs	r3, r0
 8018978:	d01f      	beq.n	80189ba <floor+0x9a>
 801897a:	a327      	add	r3, pc, #156	; (adr r3, 8018a18 <floor+0xf8>)
 801897c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018980:	f7e7 fc94 	bl	80002ac <__adddf3>
 8018984:	2200      	movs	r2, #0
 8018986:	2300      	movs	r3, #0
 8018988:	f7e8 f8d6 	bl	8000b38 <__aeabi_dcmpgt>
 801898c:	2800      	cmp	r0, #0
 801898e:	d0eb      	beq.n	8018968 <floor+0x48>
 8018990:	2c00      	cmp	r4, #0
 8018992:	bfbe      	ittt	lt
 8018994:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8018998:	fa43 f606 	asrlt.w	r6, r3, r6
 801899c:	19a4      	addlt	r4, r4, r6
 801899e:	ea24 0407 	bic.w	r4, r4, r7
 80189a2:	2500      	movs	r5, #0
 80189a4:	e7e0      	b.n	8018968 <floor+0x48>
 80189a6:	2e33      	cmp	r6, #51	; 0x33
 80189a8:	dd0b      	ble.n	80189c2 <floor+0xa2>
 80189aa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80189ae:	d104      	bne.n	80189ba <floor+0x9a>
 80189b0:	ee10 2a10 	vmov	r2, s0
 80189b4:	460b      	mov	r3, r1
 80189b6:	f7e7 fc79 	bl	80002ac <__adddf3>
 80189ba:	ec41 0b10 	vmov	d0, r0, r1
 80189be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189c2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80189c6:	f04f 33ff 	mov.w	r3, #4294967295
 80189ca:	fa23 f707 	lsr.w	r7, r3, r7
 80189ce:	4207      	tst	r7, r0
 80189d0:	d0f3      	beq.n	80189ba <floor+0x9a>
 80189d2:	a311      	add	r3, pc, #68	; (adr r3, 8018a18 <floor+0xf8>)
 80189d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189d8:	f7e7 fc68 	bl	80002ac <__adddf3>
 80189dc:	2200      	movs	r2, #0
 80189de:	2300      	movs	r3, #0
 80189e0:	f7e8 f8aa 	bl	8000b38 <__aeabi_dcmpgt>
 80189e4:	2800      	cmp	r0, #0
 80189e6:	d0bf      	beq.n	8018968 <floor+0x48>
 80189e8:	2c00      	cmp	r4, #0
 80189ea:	da02      	bge.n	80189f2 <floor+0xd2>
 80189ec:	2e14      	cmp	r6, #20
 80189ee:	d103      	bne.n	80189f8 <floor+0xd8>
 80189f0:	3401      	adds	r4, #1
 80189f2:	ea25 0507 	bic.w	r5, r5, r7
 80189f6:	e7b7      	b.n	8018968 <floor+0x48>
 80189f8:	2301      	movs	r3, #1
 80189fa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80189fe:	fa03 f606 	lsl.w	r6, r3, r6
 8018a02:	4435      	add	r5, r6
 8018a04:	4545      	cmp	r5, r8
 8018a06:	bf38      	it	cc
 8018a08:	18e4      	addcc	r4, r4, r3
 8018a0a:	e7f2      	b.n	80189f2 <floor+0xd2>
 8018a0c:	2500      	movs	r5, #0
 8018a0e:	462c      	mov	r4, r5
 8018a10:	e7aa      	b.n	8018968 <floor+0x48>
 8018a12:	bf00      	nop
 8018a14:	f3af 8000 	nop.w
 8018a18:	8800759c 	.word	0x8800759c
 8018a1c:	7e37e43c 	.word	0x7e37e43c
 8018a20:	bff00000 	.word	0xbff00000
 8018a24:	000fffff 	.word	0x000fffff

08018a28 <matherr>:
 8018a28:	2000      	movs	r0, #0
 8018a2a:	4770      	bx	lr
 8018a2c:	0000      	movs	r0, r0
	...

08018a30 <scalbn>:
 8018a30:	b570      	push	{r4, r5, r6, lr}
 8018a32:	ec55 4b10 	vmov	r4, r5, d0
 8018a36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8018a3a:	4606      	mov	r6, r0
 8018a3c:	462b      	mov	r3, r5
 8018a3e:	b9aa      	cbnz	r2, 8018a6c <scalbn+0x3c>
 8018a40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8018a44:	4323      	orrs	r3, r4
 8018a46:	d03b      	beq.n	8018ac0 <scalbn+0x90>
 8018a48:	4b31      	ldr	r3, [pc, #196]	; (8018b10 <scalbn+0xe0>)
 8018a4a:	4629      	mov	r1, r5
 8018a4c:	2200      	movs	r2, #0
 8018a4e:	ee10 0a10 	vmov	r0, s0
 8018a52:	f7e7 fde1 	bl	8000618 <__aeabi_dmul>
 8018a56:	4b2f      	ldr	r3, [pc, #188]	; (8018b14 <scalbn+0xe4>)
 8018a58:	429e      	cmp	r6, r3
 8018a5a:	4604      	mov	r4, r0
 8018a5c:	460d      	mov	r5, r1
 8018a5e:	da12      	bge.n	8018a86 <scalbn+0x56>
 8018a60:	a327      	add	r3, pc, #156	; (adr r3, 8018b00 <scalbn+0xd0>)
 8018a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a66:	f7e7 fdd7 	bl	8000618 <__aeabi_dmul>
 8018a6a:	e009      	b.n	8018a80 <scalbn+0x50>
 8018a6c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8018a70:	428a      	cmp	r2, r1
 8018a72:	d10c      	bne.n	8018a8e <scalbn+0x5e>
 8018a74:	ee10 2a10 	vmov	r2, s0
 8018a78:	4620      	mov	r0, r4
 8018a7a:	4629      	mov	r1, r5
 8018a7c:	f7e7 fc16 	bl	80002ac <__adddf3>
 8018a80:	4604      	mov	r4, r0
 8018a82:	460d      	mov	r5, r1
 8018a84:	e01c      	b.n	8018ac0 <scalbn+0x90>
 8018a86:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8018a8a:	460b      	mov	r3, r1
 8018a8c:	3a36      	subs	r2, #54	; 0x36
 8018a8e:	4432      	add	r2, r6
 8018a90:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8018a94:	428a      	cmp	r2, r1
 8018a96:	dd0b      	ble.n	8018ab0 <scalbn+0x80>
 8018a98:	ec45 4b11 	vmov	d1, r4, r5
 8018a9c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8018b08 <scalbn+0xd8>
 8018aa0:	f000 f83c 	bl	8018b1c <copysign>
 8018aa4:	a318      	add	r3, pc, #96	; (adr r3, 8018b08 <scalbn+0xd8>)
 8018aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018aaa:	ec51 0b10 	vmov	r0, r1, d0
 8018aae:	e7da      	b.n	8018a66 <scalbn+0x36>
 8018ab0:	2a00      	cmp	r2, #0
 8018ab2:	dd08      	ble.n	8018ac6 <scalbn+0x96>
 8018ab4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018ab8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018abc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018ac0:	ec45 4b10 	vmov	d0, r4, r5
 8018ac4:	bd70      	pop	{r4, r5, r6, pc}
 8018ac6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8018aca:	da0d      	bge.n	8018ae8 <scalbn+0xb8>
 8018acc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8018ad0:	429e      	cmp	r6, r3
 8018ad2:	ec45 4b11 	vmov	d1, r4, r5
 8018ad6:	dce1      	bgt.n	8018a9c <scalbn+0x6c>
 8018ad8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8018b00 <scalbn+0xd0>
 8018adc:	f000 f81e 	bl	8018b1c <copysign>
 8018ae0:	a307      	add	r3, pc, #28	; (adr r3, 8018b00 <scalbn+0xd0>)
 8018ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ae6:	e7e0      	b.n	8018aaa <scalbn+0x7a>
 8018ae8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018aec:	3236      	adds	r2, #54	; 0x36
 8018aee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018af2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018af6:	4620      	mov	r0, r4
 8018af8:	4629      	mov	r1, r5
 8018afa:	2200      	movs	r2, #0
 8018afc:	4b06      	ldr	r3, [pc, #24]	; (8018b18 <scalbn+0xe8>)
 8018afe:	e7b2      	b.n	8018a66 <scalbn+0x36>
 8018b00:	c2f8f359 	.word	0xc2f8f359
 8018b04:	01a56e1f 	.word	0x01a56e1f
 8018b08:	8800759c 	.word	0x8800759c
 8018b0c:	7e37e43c 	.word	0x7e37e43c
 8018b10:	43500000 	.word	0x43500000
 8018b14:	ffff3cb0 	.word	0xffff3cb0
 8018b18:	3c900000 	.word	0x3c900000

08018b1c <copysign>:
 8018b1c:	ec51 0b10 	vmov	r0, r1, d0
 8018b20:	ee11 0a90 	vmov	r0, s3
 8018b24:	ee10 2a10 	vmov	r2, s0
 8018b28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018b2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8018b30:	ea41 0300 	orr.w	r3, r1, r0
 8018b34:	ec43 2b10 	vmov	d0, r2, r3
 8018b38:	4770      	bx	lr
	...

08018b3c <_init>:
 8018b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b3e:	bf00      	nop
 8018b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b42:	bc08      	pop	{r3}
 8018b44:	469e      	mov	lr, r3
 8018b46:	4770      	bx	lr

08018b48 <_fini>:
 8018b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b4a:	bf00      	nop
 8018b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b4e:	bc08      	pop	{r3}
 8018b50:	469e      	mov	lr, r3
 8018b52:	4770      	bx	lr
