{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467392679662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467392679662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 14:04:39 2016 " "Processing started: Fri Jul 01 14:04:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467392679662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1467392679662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon -c SuperHexagon --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon -c SuperHexagon --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1467392679662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1467392680114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX_7SEG-DECOD " "Found design unit 1: DEC_HEX_7SEG-DECOD" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/DEC_HEX_7SEG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695170 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX_7SEG " "Found entity 1: DEC_HEX_7SEG" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/DEC_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/vga_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superhexagon.bdf 1 1 " "Found 1 design units, including 1 entities, in source file superhexagon.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SuperHexagon " "Found entity 1: SuperHexagon" {  } { { "SuperHexagon.bdf" "" { Schematic "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/SuperHexagon.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circle.v 1 1 " "Found 1 design units, including 1 entities, in source file circle.v" { { "Info" "ISGN_ENTITY_NAME" "1 circle " "Found entity 1: circle" {  } { { "circle.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/circle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rect_to_hex.v(28) " "Verilog HDL information at rect_to_hex.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "rect_to_hex.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/rect_to_hex.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1467392695186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_to_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file rect_to_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 rect_to_hex " "Found entity 1: rect_to_hex" {  } { { "rect_to_hex.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/rect_to_hex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_colour.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_colour.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_colour " "Found entity 1: hex_to_colour" {  } { { "hex_to_colour.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/hex_to_colour.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "walls.v 1 1 " "Found 1 design units, including 1 entities, in source file walls.v" { { "Info" "ISGN_ENTITY_NAME" "1 walls " "Found entity 1: walls" {  } { { "walls.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/walls.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695186 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand drawing.v(11) " "Verilog HDL Declaration warning at drawing.v(11): \"rand\" is SystemVerilog-2005 keyword" {  } { { "drawing.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/drawing.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawing.v 1 1 " "Found 1 design units, including 1 entities, in source file drawing.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawing " "Found entity 1: drawing" {  } { { "drawing.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/drawing.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos.v 1 1 " "Found 1 design units, including 1 entities, in source file sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/sincos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sincos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincos_tb " "Found entity 1: sincos_tb" {  } { { "sincos_tb.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/sincos_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.v 1 1 " "Found 1 design units, including 1 entities, in source file player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/player.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver_tb " "Found entity 1: vga_driver_tb" {  } { { "vga_driver_tb.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/vga_driver_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Found entity 1: random_gen" {  } { { "random_gen.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/random_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file random_gen_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen_tb " "Found entity 1: random_gen_tb" {  } { { "random_gen_tb.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/random_gen_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand wall_generator.v(4) " "Verilog HDL Declaration warning at wall_generator.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "wall_generator.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/wall_generator.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file wall_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wall_generator " "Found entity 1: wall_generator" {  } { { "wall_generator.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/wall_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/game.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "rotate.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/rotate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand spin_controller.v(5) " "Verilog HDL Declaration warning at spin_controller.v(5): \"rand\" is SystemVerilog-2005 keyword" {  } { { "spin_controller.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/spin_controller.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spin_controller.v(23) " "Verilog HDL information at spin_controller.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "spin_controller.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/spin_controller.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1467392695217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spin_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spin_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spin_controller " "Found entity 1: spin_controller" {  } { { "spin_controller.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/spin_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pll " "Found entity 1: alt_pll" {  } { { "alt_pll.v" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/alt_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-beh " "Found design unit 1: Contador-beh" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/CONTADOR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/CONTADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desplazaxyalcentro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desplazaxyalcentro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesplazaXYalCentro-beh " "Found design unit 1: DesplazaXYalCentro-beh" {  } { { "DESPLAZAXYALCENTRO.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/DESPLAZAXYALCENTRO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesplazaXYalCentro " "Found entity 1: DesplazaXYalCentro" {  } { { "DESPLAZAXYALCENTRO.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/DESPLAZAXYALCENTRO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_coordenadas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara_coordenadas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compara_coordenadas-beh " "Found design unit 1: Compara_coordenadas-beh" {  } { { "COMPARA_COORDENADAS.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/COMPARA_COORDENADAS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compara_coordenadas " "Found entity 1: Compara_coordenadas" {  } { { "COMPARA_COORDENADAS.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/COMPARA_COORDENADAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dificultad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dificultad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dificultad-beh " "Found design unit 1: Dificultad-beh" {  } { { "DIFICULTAD.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/DIFICULTAD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dificultad " "Found entity 1: Dificultad" {  } { { "DIFICULTAD.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/DIFICULTAD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Juego_Fsm-beh " "Found design unit 1: Juego_Fsm-beh" {  } { { "JUEGO_FSM.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/JUEGO_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Juego_Fsm " "Found entity 1: Juego_Fsm" {  } { { "JUEGO_FSM.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/JUEGO_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467392695248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1467392695248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JUEGO_FSM " "Elaborating entity \"JUEGO_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1467392695295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/output_files/SuperHexagon.map.smsg " "Generated suppressed messages file C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Proyectos/SuperHexagonFPGA/output_files/SuperHexagon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1467392695436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467392695451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 14:04:55 2016 " "Processing ended: Fri Jul 01 14:04:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467392695451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467392695451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467392695451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1467392695451 ""}
