set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {led_project.vo led_project_v.sdo}}
}
