Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cdc6eb3d46694d5b89704eff560e99f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I_module_behav xil_defaultlib.I_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mult_gen_0_luts
Compiling module xil_defaultlib.mult_gen_0_mult_gen_v12_0_14_viv
Compiling module xil_defaultlib.mult_gen_0_mult_gen_v12_0_14
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.c_addsub_0_c_reg_fd_v12_0_5_viv
Compiling module xil_defaultlib.c_addsub_0_c_addsub_v12_0_12_lut...
Compiling module xil_defaultlib.c_addsub_0_c_addsub_v12_0_12_fab...
Compiling module xil_defaultlib.c_addsub_0_c_addsub_v12_0_12_leg...
Compiling module xil_defaultlib.c_addsub_0_c_addsub_v12_0_12_viv
Compiling module xil_defaultlib.c_addsub_0_c_addsub_v12_0_12
Compiling module xil_defaultlib.c_addsub_0
Compiling module xil_defaultlib.I_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot I_module_behav
