// Seed: 3361557312
module module_0 ();
  logic [7:0] id_1;
  logic [7:0] id_2 = id_1;
  wire id_3;
  logic [7:0] id_4;
  always @(negedge 1) begin : LABEL_0
    if (1) disable id_5;
  end
  assign id_2[1] = id_1;
  assign id_4[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = id_5;
  module_0 modCall_1 ();
endmodule
