var searchData=
[
  ['c_5fstr',['c_str',['../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa',1,'RTLIL::IdString']]],
  ['calcabstraction',['calcAbstraction',['../db/d09/classMinisat_1_1Clause.html#abc60102b38f379a0a9cdc3535061afc2',1,'Minisat::Clause']]],
  ['call',['call',['../d9/d43/structPass.html#a4588237cba735e3cdc75250d12bab98c',1,'Pass::call(RTLIL::Design *design, std::string command)'],['../d9/d43/structPass.html#a251195b57ba54bf3cc53369bf5f8aa68',1,'Pass::call(RTLIL::Design *design, std::vector&lt; std::string &gt; args)']]],
  ['call_5fon_5fmodule',['call_on_module',['../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73',1,'Pass::call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::string command)'],['../d9/d43/structPass.html#a5ebef936f793c46779250cf7ec8d9fe1',1,'Pass::call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::vector&lt; std::string &gt; args)']]],
  ['call_5fon_5fselection',['call_on_selection',['../d9/d43/structPass.html#a4b23b17e1fbac53445a1d63ade21ebc1',1,'Pass::call_on_selection(RTLIL::Design *design, const RTLIL::Selection &amp;selection, std::string command)'],['../d9/d43/structPass.html#a113a4dde9ae2dcb9033c054d98c3bd42',1,'Pass::call_on_selection(RTLIL::Design *design, const RTLIL::Selection &amp;selection, std::vector&lt; std::string &gt; args)']]],
  ['canceluntil',['cancelUntil',['../d5/daf/classMinisat_1_1Solver.html#a2fb2d91a89d728cdf90f04703d2f51d7',1,'Minisat::Solver']]],
  ['capacity',['capacity',['../da/d2d/classMinisat_1_1RegionAllocator.html#a168e654d3099319f8e102b894e0aa0fa',1,'Minisat::RegionAllocator::capacity()'],['../de/dcd/classMinisat_1_1vec.html#a216956474f5f00745b46b3e23574e7c6',1,'Minisat::vec::capacity(void) const '],['../de/dcd/classMinisat_1_1vec.html#adf953ee43775b0203ba64731a06b18be',1,'Minisat::vec::capacity(Size min_cap)']]],
  ['case_5fbody_5ffind_5fregs',['case_body_find_regs',['../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e',1,'verilog_backend.cc']]],
  ['cdpass',['CdPass',['../dc/d58/structCdPass.html#a3378c82311e711a0e167c9f927156127',1,'CdPass']]],
  ['cell',['Cell',['../d6/db5/structRTLIL_1_1Cell.html#ac8405eb612028620aa34ffa294724704',1,'RTLIL::Cell::Cell()'],['../d6/db5/structRTLIL_1_1Cell.html#aeca1031871f4d9fa7797e09564d69dc9',1,'RTLIL::Cell::Cell(RTLIL::Cell &amp;other)=delete'],['../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343',1,'RTLIL::Module::cell()']]],
  ['cell_5fevaluable',['cell_evaluable',['../d0/d4d/structCellTypes.html#a233341e343314504770937d1fbad8df8',1,'CellTypes']]],
  ['cell_5finput',['cell_input',['../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3',1,'CellTypes']]],
  ['cell_5fknown',['cell_known',['../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461',1,'CellTypes']]],
  ['cell_5foutput',['cell_output',['../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef',1,'CellTypes']]],
  ['cellname',['cellname',['../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0',1,'verilog_backend.cc']]],
  ['cells',['cells',['../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d',1,'RTLIL::Module']]],
  ['celltypes',['CellTypes',['../d0/d4d/structCellTypes.html#acbdf99f237d752d1b585bde8ac107162',1,'CellTypes::CellTypes()'],['../d0/d4d/structCellTypes.html#ac9c5540e44b0c3ed639cb50faa06b2a6',1,'CellTypes::CellTypes(RTLIL::Design *design)']]],
  ['check',['check',['../d1/d01/structRTLIL_1_1Design.html#a187e415950dee66d62e00c4575ef110f',1,'RTLIL::Design::check()'],['../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab',1,'RTLIL::Module::check()'],['../d6/db5/structRTLIL_1_1Cell.html#a9c7ee9952de856a99506d72ee6438cb2',1,'RTLIL::Cell::check()'],['../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46',1,'RTLIL::SigSpec::check()'],['../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f',1,'SigPool::check()'],['../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a',1,'check(const BigUnsigned &amp;x):&#160;testsuite.cc'],['../d7/d21/testsuite_8cc.html#aca7bc50e20cee9333f40a84acbc0c28b',1,'check(const BigInteger &amp;x):&#160;testsuite.cc'],['../d0/dca/testbench_8cc.html#a7650be502312e2a54809eb65f95688ec',1,'check(const char *expr1_str, bool expr1, const char *expr2_str, bool expr2):&#160;testbench.cc'],['../d3/d06/manual_2CHAPTER__StateOfTheArt_2cmp__tbdata_8c.html#ac15e0b498d392635047eb4477e7b389d',1,'check(bool ok):&#160;cmp_tbdata.c'],['../d7/dbb/tests_2tools_2cmp__tbdata_8c.html#ac15e0b498d392635047eb4477e7b389d',1,'check(bool ok):&#160;cmp_tbdata.c']]],
  ['check_5fall',['check_all',['../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9',1,'SigPool']]],
  ['check_5fany',['check_any',['../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2',1,'SigPool']]],
  ['check_5ffile_5fexists',['check_file_exists',['../da/daf/yosys_8cc.html#ab12a9fa0be959b8cb9b277cd0fb4c0d5',1,'check_file_exists(std::string filename, bool is_exec):&#160;yosys.cc'],['../d6/d81/yosys_8h.html#a3c9d09391605ba4c56b33e85d37628e4',1,'check_file_exists(std::string filename, bool is_exec=false):&#160;yosys.cc']]],
  ['check_5flabel',['check_label',['../df/d01/synth_8cc.html#aec56d66ca89fee6d3cee18de8585c592',1,'check_label(bool &amp;active, std::string run_from, std::string run_to, std::string label):&#160;synth.cc'],['../dd/d88/synth__xilinx_8cc.html#aec56d66ca89fee6d3cee18de8585c592',1,'check_label(bool &amp;active, std::string run_from, std::string run_to, std::string label):&#160;synth_xilinx.cc']]],
  ['check_5fpublic_5fname',['check_public_name',['../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188',1,'opt_clean.cc']]],
  ['check_5fsignal',['check_signal',['../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455',1,'proc_arst.cc']]],
  ['check_5fstate_5fmux_5ftree',['check_state_mux_tree',['../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1',1,'fsm_detect.cc']]],
  ['check_5fstate_5fusers',['check_state_users',['../d9/d39/fsm__detect_8cc.html#a8318d40bc7e5df27dc0ac784c7593c2e',1,'fsm_detect.cc']]],
  ['check_5fundef_5fenabled',['check_undef_enabled',['../dd/d09/structSatHelper.html#a81e9fc8a80451172567c7459fffc8c6f',1,'SatHelper']]],
  ['checkcap',['checkCap',['../d2/dad/classMinisat_1_1Map.html#a672f18d7b8343b17469db42460afa0c2',1,'Minisat::Map']]],
  ['checkenumerationmatrix',['checkEnumerationMatrix',['../d3/dfe/classSubCircuit_1_1SolverWorker.html#acc31f21b21ee82e65c19c577c9dab661',1,'SubCircuit::SolverWorker']]],
  ['checkgarbage',['checkGarbage',['../d5/daf/classMinisat_1_1Solver.html#ab3aea51bbdd0d9d126935608e669a35c',1,'Minisat::Solver::checkGarbage(double gf)'],['../d5/daf/classMinisat_1_1Solver.html#a2be2c29ca256171dea4b3535eab6364a',1,'Minisat::Solver::checkGarbage()']]],
  ['checkportmapcandidate',['checkPortmapCandidate',['../d3/dfe/classSubCircuit_1_1SolverWorker.html#ad05e803ca6afa11728595ce28fd7d647',1,'SubCircuit::SolverWorker']]],
  ['chunks',['chunks',['../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0',1,'RTLIL::SigSpec']]],
  ['clabumpactivity',['claBumpActivity',['../d5/daf/classMinisat_1_1Solver.html#a3b632e3d1f2bbf4308f9533daff30843',1,'Minisat::Solver']]],
  ['cladecayactivity',['claDecayActivity',['../d5/daf/classMinisat_1_1Solver.html#a322eb9d375e56b0ca591209daa83c375',1,'Minisat::Solver']]],
  ['clause',['Clause',['../db/d09/classMinisat_1_1Clause.html#aadf684fecc1b536f7ce4d7544fcf3c79',1,'Minisat::Clause::Clause(const vec&lt; Lit &gt; &amp;ps, bool use_extra, bool learnt)'],['../db/d09/classMinisat_1_1Clause.html#a3cce5b1e2e7ccda90544d5f88eb2925f',1,'Minisat::Clause::Clause(const Clause &amp;from, bool use_extra)']]],
  ['clauseallocator',['ClauseAllocator',['../d4/dd0/classMinisat_1_1ClauseAllocator.html#aa83d942750cb3937318d1a7686f196c1',1,'Minisat::ClauseAllocator::ClauseAllocator(uint32_t start_cap)'],['../d4/dd0/classMinisat_1_1ClauseAllocator.html#a06fd2d73b6f610a2d45e15568e4cdd1f',1,'Minisat::ClauseAllocator::ClauseAllocator()']]],
  ['clausedeleted',['ClauseDeleted',['../dc/dc0/structMinisat_1_1SimpSolver_1_1ClauseDeleted.html#ac161c4b07199564040ec4beb114b349c',1,'Minisat::SimpSolver::ClauseDeleted']]],
  ['clauseiterator',['ClauseIterator',['../da/da4/classMinisat_1_1ClauseIterator.html#a45e24d573579e220681a504415d5bee4',1,'Minisat::ClauseIterator']]],
  ['clausesbegin',['clausesBegin',['../d5/daf/classMinisat_1_1Solver.html#ab2eeeaae44832f7482d90063baafece6',1,'Minisat::Solver']]],
  ['clausesend',['clausesEnd',['../d5/daf/classMinisat_1_1Solver.html#aae2a72d4049188bd3da42ab4d4a54a23',1,'Minisat::Solver']]],
  ['clauseword32size',['clauseWord32Size',['../d4/dd0/classMinisat_1_1ClauseAllocator.html#a4d36af5fd5cca1a8a4b32a126d924f1b',1,'Minisat::ClauseAllocator']]],
  ['clean',['clean',['../db/ddc/classMinisat_1_1OccLists.html#a2cb66854c7275776a38973c8455539f9',1,'Minisat::OccLists']]],
  ['cleanall',['cleanAll',['../db/ddc/classMinisat_1_1OccLists.html#a58080ead7d866105b6bdf8504da4abfc',1,'Minisat::OccLists']]],
  ['cleanpass',['CleanPass',['../d2/dec/structCleanPass.html#aacf7a34cc0615bb8f860b58ed6d4d2d7',1,'CleanPass']]],
  ['clear',['clear',['../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46',1,'CellTypes::clear()'],['../d8/d46/structConstEval.html#a72e0198c831bebd6f8c022e1e1c9a3ae',1,'ConstEval::clear()'],['../d8/df7/structRTLIL_1_1IdString.html#a256de0679eb07e30d28cdc404a813b8c',1,'RTLIL::IdString::clear()'],['../df/d6f/structSigPool.html#a4e714aa7b8ef4ca14bed99d127f993d9',1,'SigPool::clear()'],['../d2/de4/structSigSet.html#ae917e02f91f8a40b871ca20c294b8290',1,'SigSet::clear()'],['../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7',1,'SigMap::clear()'],['../d2/d2e/classezMiniSAT.html#a0451a4f63257e4c001c3cf41d0ae800b',1,'ezMiniSAT::clear()'],['../d0/d07/classezSAT.html#afb2af8bb7e53dcb04c3ed5fd1b05650e',1,'ezSAT::clear()'],['../df/d6c/classMinisat_1_1Heap.html#a2e17ba273da7772757e86fa2ec1f0ac8',1,'Minisat::Heap::clear()'],['../d9/d49/classMinisat_1_1IntMap.html#ad29845945f261d81325288b17e9538ed',1,'Minisat::IntMap::clear()'],['../d4/de3/classMinisat_1_1IntSet.html#a75edcc4f06e2a63733c5d599c43359ed',1,'Minisat::IntSet::clear()'],['../d2/dad/classMinisat_1_1Map.html#af6bbafd1c62746b068e266e0295e78a5',1,'Minisat::Map::clear()'],['../d9/d10/classMinisat_1_1Queue.html#a3e7d8663307eafaf153712d3213a8ca0',1,'Minisat::Queue::clear()'],['../db/ddc/classMinisat_1_1OccLists.html#a421eef714e3634a6a75d9789f23601e8',1,'Minisat::OccLists::clear()'],['../de/db5/classMinisat_1_1CMap.html#ac3a53081ff87e886e5e70fc5979bc72f',1,'Minisat::CMap::clear()'],['../de/dcd/classMinisat_1_1vec.html#ad42b514d10ef01a6dbdf655e763f39b3',1,'Minisat::vec::clear()']]],
  ['clearconfig',['clearConfig',['../d3/dfe/classSubCircuit_1_1SolverWorker.html#a3958b1c48c66ad45d6b2d5450dc74177',1,'SubCircuit::SolverWorker::clearConfig()'],['../d6/d82/classSubCircuit_1_1Solver.html#a885eef5c6d6b78085abf28b7cf7595dc',1,'SubCircuit::Solver::clearConfig()']]],
  ['clearinterrupt',['clearInterrupt',['../d5/daf/classMinisat_1_1Solver.html#a023a4e3a76347e5a4a576dfbc00bd9cb',1,'Minisat::Solver']]],
  ['clearoverlaphistory',['clearOverlapHistory',['../d3/dfe/classSubCircuit_1_1SolverWorker.html#a25d889708dca4f578694fc7854ac1036',1,'SubCircuit::SolverWorker::clearOverlapHistory()'],['../d6/d82/classSubCircuit_1_1Solver.html#a674c2996a70ae398bcba94d03006afe1',1,'SubCircuit::Solver::clearOverlapHistory()']]],
  ['clone',['clone',['../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b',1,'AST::AstNode::clone()'],['../db/d8e/structAST_1_1AstModule.html#ae09a90954efe78c532917ba72e933920',1,'AST::AstModule::clone()'],['../d7/d6c/structRTLIL_1_1Module.html#aba62d5ec811b363a73b0de83da208b18',1,'RTLIL::Module::clone()'],['../db/d5b/structRTLIL_1_1CaseRule.html#ae83a14625de21b9b7234855900781058',1,'RTLIL::CaseRule::clone()'],['../d4/dca/structRTLIL_1_1SwitchRule.html#a455d4603720a4ed247e99bc07a91baf2',1,'RTLIL::SwitchRule::clone()'],['../dc/d6a/structRTLIL_1_1SyncRule.html#aecf1a5883fc225530111017dcb2bb54c',1,'RTLIL::SyncRule::clone()'],['../df/d7b/structRTLIL_1_1Process.html#a74303276879ada524234e3fdc68d482f',1,'RTLIL::Process::clone()']]],
  ['cloneinto',['cloneInto',['../db/d68/structAST_1_1AstNode.html#a96b9ea3fa31e4cbee87b6cae2ccf3e01',1,'AST::AstNode::cloneInto()'],['../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4',1,'RTLIL::Module::cloneInto()']]],
  ['cmd_5ferror',['cmd_error',['../d9/d43/structPass.html#acde21a08eac680604f659dbb7e0a3d3e',1,'Pass']]],
  ['cmd_5flog_5fargs',['cmd_log_args',['../d9/d43/structPass.html#ab4a67b0b0eb6a94e77b2bd59b0073e0c',1,'Pass']]],
  ['cmp_5fmacc_5fports',['cmp_macc_ports',['../da/d05/structShareWorker.html#a03da524237a178da4f9d4b92721b23c1',1,'ShareWorker']]],
  ['cnf',['cnf',['../d0/d07/classezSAT.html#ac9317b7fea87c1674c6b6108c20a1d2f',1,'ezSAT']]],
  ['cnfliteralinfo',['cnfLiteralInfo',['../d0/d07/classezSAT.html#aae5af914d407f0b62bd060413ce94bec',1,'ezSAT']]],
  ['collect_5flvalues',['collect_lvalues',['../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383',1,'AST_INTERNAL::ProcessGenerator']]],
  ['collect_5fproc_5fsignals',['collect_proc_signals',['../d3/d4b/structShowWorker.html#a5a7f21c476fca0367983fbaffce468cd',1,'ShowWorker::collect_proc_signals(std::vector&lt; RTLIL::SigSpec &gt; &amp;obj, std::set&lt; RTLIL::SigSpec &gt; &amp;signals)'],['../d3/d4b/structShowWorker.html#aee19e565c6a28c0506b23ee21a5398ea',1,'ShowWorker::collect_proc_signals(std::vector&lt; RTLIL::SigSig &gt; &amp;obj, std::set&lt; RTLIL::SigSpec &gt; &amp;input_signals, std::set&lt; RTLIL::SigSpec &gt; &amp;output_signals)'],['../d3/d4b/structShowWorker.html#ae8e149316f2656c38c1d171af341bf42',1,'ShowWorker::collect_proc_signals(RTLIL::CaseRule *obj, std::set&lt; RTLIL::SigSpec &gt; &amp;input_signals, std::set&lt; RTLIL::SigSpec &gt; &amp;output_signals)'],['../d3/d4b/structShowWorker.html#ae07b433f262ca4e99fc38216dbf7366c',1,'ShowWorker::collect_proc_signals(RTLIL::SwitchRule *obj, std::set&lt; RTLIL::SigSpec &gt; &amp;input_signals, std::set&lt; RTLIL::SigSpec &gt; &amp;output_signals)'],['../d3/d4b/structShowWorker.html#ace5fba19cb5831cd2dd30734335febb6',1,'ShowWorker::collect_proc_signals(RTLIL::SyncRule *obj, std::set&lt; RTLIL::SigSpec &gt; &amp;input_signals, std::set&lt; RTLIL::SigSpec &gt; &amp;output_signals)'],['../d3/d4b/structShowWorker.html#af0686cbf9088f963e731ce0f731247f6',1,'ShowWorker::collect_proc_signals(RTLIL::Process *obj, std::set&lt; RTLIL::SigSpec &gt; &amp;input_signals, std::set&lt; RTLIL::SigSpec &gt; &amp;output_signals)']]],
  ['compare',['compare',['../d8/dc1/structSubCircuit_1_1SolverWorker_1_1DiEdge.html#a6f50f7dde8b06709cdc74985e10a15a6',1,'SubCircuit::SolverWorker::DiEdge::compare(const DiEdge &amp;other, const std::map&lt; std::string, std::string &gt; &amp;mapFromPorts, const std::map&lt; std::string, std::string &gt; &amp;mapToPorts) const '],['../d8/dc1/structSubCircuit_1_1SolverWorker_1_1DiEdge.html#a9af68cf2e5f81014f83d56d41ab74d46',1,'SubCircuit::SolverWorker::DiEdge::compare(const DiEdge &amp;other, const std::map&lt; std::string, std::set&lt; std::set&lt; std::string &gt;&gt;&gt; &amp;swapPorts, const std::map&lt; std::string, std::set&lt; std::map&lt; std::string, std::string &gt;&gt;&gt; &amp;swapPermutations) const '],['../d8/dc1/structSubCircuit_1_1SolverWorker_1_1DiEdge.html#a165cfa071e584693c793152409420d61',1,'SubCircuit::SolverWorker::DiEdge::compare(const DiEdge &amp;other, const std::map&lt; std::string, std::string &gt; &amp;mapFromPorts, const std::map&lt; std::string, std::set&lt; std::set&lt; std::string &gt;&gt;&gt; &amp;swapPorts, const std::map&lt; std::string, std::set&lt; std::map&lt; std::string, std::string &gt;&gt;&gt; &amp;swapPermutations) const '],['../dc/db4/structSubCircuit_1_1SolverWorker_1_1DiCache.html#a6aa1597b7360821690688b746a80d039',1,'SubCircuit::SolverWorker::DiCache::compare(int needleEdge, int haystackEdge, const std::map&lt; std::string, std::set&lt; std::set&lt; std::string &gt;&gt;&gt; &amp;swapPorts, const std::map&lt; std::string, std::set&lt; std::map&lt; std::string, std::string &gt;&gt;&gt; &amp;swapPermutations)'],['../dc/db4/structSubCircuit_1_1SolverWorker_1_1DiCache.html#a9ffa2d33c7c42ca70a73c62f7f22ed40',1,'SubCircuit::SolverWorker::DiCache::compare(int needleEdge, int haystackEdge, const std::map&lt; std::string, std::string &gt; &amp;mapFromPorts, const std::map&lt; std::string, std::set&lt; std::set&lt; std::string &gt;&gt;&gt; &amp;swapPorts, const std::map&lt; std::string, std::set&lt; std::map&lt; std::string, std::string &gt;&gt;&gt; &amp;swapPermutations) const '],['../dc/db4/structSubCircuit_1_1SolverWorker_1_1DiCache.html#a84c3661278d85a2fdb08a75174e3e8d7',1,'SubCircuit::SolverWorker::DiCache::compare(int needleEdge, int haystackEdge, const std::map&lt; std::string, std::string &gt; &amp;mapFromPorts, const std::map&lt; std::string, std::string &gt; &amp;mapToPorts) const ']]],
  ['compare_5fcell_5fparameters_5fand_5fconnections',['compare_cell_parameters_and_connections',['../de/d01/structOptShareWorker.html#a18ef13aca78aa99402f92e9c002afdbb',1,'OptShareWorker']]],
  ['compare_5fcells',['compare_cells',['../de/d01/structOptShareWorker.html#af41b430f4805e58ee199c35b82d4c35d',1,'OptShareWorker::compare_cells()'],['../d4/d9f/expose_8cc.html#a14aef44b1c731333d9fd07f7645e3f4a',1,'compare_cells():&#160;expose.cc']]],
  ['compare_5fsignals',['compare_signals',['../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319',1,'opt_clean.cc']]],
  ['compare_5fwires',['compare_wires',['../d4/d9f/expose_8cc.html#a28adc34f75a4d7b9009832fa716d3474',1,'expose.cc']]],
  ['compareattributes',['compareAttributes',['../d2/d28/classSubCircuitSolver.html#a96f7130b1039a1e014138c093eff40b5',1,'SubCircuitSolver']]],
  ['comparecells',['CompareCells',['../d0/d0a/structOptShareWorker_1_1CompareCells.html#a6b11d92e5417492c244aa9bd9630f775',1,'OptShareWorker::CompareCells']]],
  ['comparesortneedlelist',['compareSortNeedleList',['../de/d45/extract_8cc.html#a75ca17c960164f890717f596e0b882a1',1,'extract.cc']]],
  ['compareto',['compareTo',['../d7/d68/classBigInteger.html#ad641bfaa85073908244b45b872517e57',1,'BigInteger::compareTo()'],['../d0/d5b/classBigUnsigned.html#a894cafe7e23ecef48deee90ca5822b10',1,'BigUnsigned::compareTo()']]],
  ['comparewithfromandtopermutations',['compareWithFromAndToPermutations',['../d8/dc1/structSubCircuit_1_1SolverWorker_1_1DiEdge.html#acc7a46ce93dd735c3b17826e32157aa3',1,'SubCircuit::SolverWorker::DiEdge']]],
  ['comparewithtopermutations',['compareWithToPermutations',['../d8/dc1/structSubCircuit_1_1SolverWorker_1_1DiEdge.html#ac3562821f56ff882ffee70932aa823e0',1,'SubCircuit::SolverWorker::DiEdge']]],
  ['condense_5fexclusives',['condense_exclusives',['../d3/d49/puzzle3d_8cc.html#adcd8662bbb46bfa7ca5e6c011989d659',1,'puzzle3d.cc']]],
  ['conditions_5fto_5flogic',['conditions_to_logic',['../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19',1,'MemoryShareWorker']]],
  ['connect',['connect',['../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c',1,'RTLIL::Module::connect(const RTLIL::SigSig &amp;conn)'],['../d7/d6c/structRTLIL_1_1Module.html#aab65ee47ac217ba95cf4b29889765221',1,'RTLIL::Module::connect(const RTLIL::SigSpec &amp;lhs, const RTLIL::SigSpec &amp;rhs)']]],
  ['connections',['connections',['../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9',1,'RTLIL::Module::connections()'],['../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873',1,'RTLIL::Cell::connections()']]],
  ['connectpass',['ConnectPass',['../d1/d1c/structConnectPass.html#aceeefab35fdf439bbd6ad348214467f8',1,'ConnectPass']]],
  ['connwrapperspass',['ConnwrappersPass',['../d1/d12/structConnwrappersPass.html#ae389078353c962eb4405b4c1801eb33d',1,'ConnwrappersPass']]],
  ['consider_5fcell',['consider_cell',['../d4/d9f/expose_8cc.html#aa2d8d440022ab2744fa2378d120cce06',1,'expose.cc']]],
  ['consider_5fwire',['consider_wire',['../d4/d9f/expose_8cc.html#a00def95447ccb893aa83038d1861d7ec',1,'expose.cc']]],
  ['consolidate_5fwr_5fby_5faddr',['consolidate_wr_by_addr',['../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2',1,'MemoryShareWorker']]],
  ['consolidate_5fwr_5fusing_5fsat',['consolidate_wr_using_sat',['../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d',1,'MemoryShareWorker']]],
  ['const',['Const',['../d8/db7/structRTLIL_1_1Const.html#ac02fbe9c0863a96a12bef58ade4d508d',1,'RTLIL::Const::Const()'],['../d8/db7/structRTLIL_1_1Const.html#a62989628e957a40efc8779dc0f161760',1,'RTLIL::Const::Const(std::string str)'],['../d8/db7/structRTLIL_1_1Const.html#aceea9df3af6b2c9b1af7495b7250b79d',1,'RTLIL::Const::Const(int val, int width=32)'],['../d8/db7/structRTLIL_1_1Const.html#adcb4085da0db628c1c1d0e0fc8ea717e',1,'RTLIL::Const::Const(RTLIL::State bit, int width=1)'],['../d8/db7/structRTLIL_1_1Const.html#aa3309caef1398996b6546c3d716a8879',1,'RTLIL::Const::Const(const std::vector&lt; RTLIL::State &gt; &amp;bits)'],['../d8/db7/structRTLIL_1_1Const.html#a0fe6d596412e7b715020317689cea38f',1,'RTLIL::Const::Const(const std::vector&lt; bool &gt; &amp;bits)']]],
  ['const2ast',['const2ast',['../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548',1,'VERILOG_FRONTEND']]],
  ['const2big',['const2big',['../d0/d30/calc_8cc.html#af547062839d6e235d6ede4d49ac9b298',1,'calc.cc']]],
  ['const_5fadd',['const_add',['../d3/dc3/namespaceRTLIL.html#a351753f131fea2aac899abb14da74e88',1,'RTLIL']]],
  ['const_5fand',['const_and',['../d3/dc3/namespaceRTLIL.html#a5b97e74024b64f93606a5203a748923c',1,'RTLIL']]],
  ['const_5fdiv',['const_div',['../d3/dc3/namespaceRTLIL.html#a3924de0993c521d9958fb7290a1c475d',1,'RTLIL']]],
  ['const_5feq',['const_eq',['../d3/dc3/namespaceRTLIL.html#a9adeffae2865c5757162b8a4775355aa',1,'RTLIL']]],
  ['const_5feqx',['const_eqx',['../d3/dc3/namespaceRTLIL.html#a2cf0fb961426ab2fcd202e0aa6405d16',1,'RTLIL']]],
  ['const_5fge',['const_ge',['../d3/dc3/namespaceRTLIL.html#a97c1b8bbc92981d6d2cda5d64922284b',1,'RTLIL']]],
  ['const_5fgt',['const_gt',['../d3/dc3/namespaceRTLIL.html#acb3190e278adfd9f445ad51e75efa642',1,'RTLIL']]],
  ['const_5fle',['const_le',['../d3/dc3/namespaceRTLIL.html#af2aeea076fec0f28915930c1ec9338c2',1,'RTLIL']]],
  ['const_5flogic_5fand',['const_logic_and',['../d3/dc3/namespaceRTLIL.html#a23e9dbada1c3490094a49e570f674a54',1,'RTLIL']]],
  ['const_5flogic_5fnot',['const_logic_not',['../d3/dc3/namespaceRTLIL.html#a4496df8e8dda1553b982c20ead4326e2',1,'RTLIL']]],
  ['const_5flogic_5for',['const_logic_or',['../d3/dc3/namespaceRTLIL.html#a86896a853053e8eb543207b34bf0d1c8',1,'RTLIL']]],
  ['const_5flt',['const_lt',['../d3/dc3/namespaceRTLIL.html#a53240de34fa2ec22bbb3ce081b56bf3f',1,'RTLIL']]],
  ['const_5fmod',['const_mod',['../d3/dc3/namespaceRTLIL.html#a132fcf89d4b7572a48389f14b065f41f',1,'RTLIL']]],
  ['const_5fmul',['const_mul',['../d3/dc3/namespaceRTLIL.html#a5d4c9dc4f581d7096c4f9184c499f22d',1,'RTLIL']]],
  ['const_5fne',['const_ne',['../d3/dc3/namespaceRTLIL.html#a13c34b1246c2361342d08acbc9e5da7f',1,'RTLIL']]],
  ['const_5fneg',['const_neg',['../d3/dc3/namespaceRTLIL.html#a6025dbd25e237a4b768c31ffb22d361a',1,'RTLIL']]],
  ['const_5fnex',['const_nex',['../d3/dc3/namespaceRTLIL.html#a3b1cc064b6d06e5e587756f3e5785d77',1,'RTLIL']]],
  ['const_5fnot',['const_not',['../d3/dc3/namespaceRTLIL.html#a72d5a9cbc6a7d5869478bd722473ec8c',1,'RTLIL']]],
  ['const_5for',['const_or',['../d3/dc3/namespaceRTLIL.html#af467272e98f5d8308c84696ce6f72a1a',1,'RTLIL']]],
  ['const_5fpos',['const_pos',['../d3/dc3/namespaceRTLIL.html#a4802e43242425e0ad5f31952d6165b9e',1,'RTLIL']]],
  ['const_5fpow',['const_pow',['../d3/dc3/namespaceRTLIL.html#a643ce23a13bca8844fd980f5c0b96729',1,'RTLIL']]],
  ['const_5freduce_5fand',['const_reduce_and',['../d3/dc3/namespaceRTLIL.html#a7d8c3165591c008dc87830fa479b903e',1,'RTLIL']]],
  ['const_5freduce_5fbool',['const_reduce_bool',['../d3/dc3/namespaceRTLIL.html#a5f0b49b8ebb63dc4636fe179ddcfee11',1,'RTLIL']]],
  ['const_5freduce_5for',['const_reduce_or',['../d3/dc3/namespaceRTLIL.html#abac1add67048509c2c6ac662b33993ba',1,'RTLIL']]],
  ['const_5freduce_5fxnor',['const_reduce_xnor',['../d3/dc3/namespaceRTLIL.html#aee37ff34c669de0dab08f24ff4e622df',1,'RTLIL']]],
  ['const_5freduce_5fxor',['const_reduce_xor',['../d3/dc3/namespaceRTLIL.html#a8352359095406e77aa240cb6a6d33745',1,'RTLIL']]],
  ['const_5fshift',['const_shift',['../d3/dc3/namespaceRTLIL.html#ac9ab37b935eb6cca979f9dbcbf76d1dd',1,'RTLIL']]],
  ['const_5fshift_5fshiftx',['const_shift_shiftx',['../d0/d30/calc_8cc.html#ad68b6178082001a48996299a549ef4f3',1,'calc.cc']]],
  ['const_5fshift_5fworker',['const_shift_worker',['../d0/d30/calc_8cc.html#acaae42a7fdbdbb0f731dd681f5133e02',1,'calc.cc']]],
  ['const_5fshiftx',['const_shiftx',['../d3/dc3/namespaceRTLIL.html#a1ae851f809c6f70f278fc6bb5c8ac36b',1,'RTLIL']]],
  ['const_5fshl',['const_shl',['../d3/dc3/namespaceRTLIL.html#a8daaff7a52347f6c535a91badfb5240f',1,'RTLIL']]],
  ['const_5fshr',['const_shr',['../d3/dc3/namespaceRTLIL.html#a1567e413b1156c179afccf50cf8f27b3',1,'RTLIL']]],
  ['const_5fsshl',['const_sshl',['../d3/dc3/namespaceRTLIL.html#a98b9a94f0f200a7a3bb29d268765b24b',1,'RTLIL']]],
  ['const_5fsshr',['const_sshr',['../d3/dc3/namespaceRTLIL.html#a681185df8e0988cd10cc5642a2add91f',1,'RTLIL']]],
  ['const_5fsub',['const_sub',['../d3/dc3/namespaceRTLIL.html#ac1c30b5090dc445905c880c1e428f246',1,'RTLIL']]],
  ['const_5fxnor',['const_xnor',['../d3/dc3/namespaceRTLIL.html#acf8f4589c72125cd23862e3cd21e0a5e',1,'RTLIL']]],
  ['const_5fxor',['const_xor',['../d3/dc3/namespaceRTLIL.html#a263f09b4e1caa15c220a0c4fbd4f153a',1,'RTLIL']]],
  ['consteval',['ConstEval',['../d8/d46/structConstEval.html#a5f034170b8423830e41a76e751295123',1,'ConstEval']]],
  ['constmap_5ftpl_5fname',['constmap_tpl_name',['../df/d86/structTechmapWorker.html#aaa8fc6e1677c115ed907844eb6077aa2',1,'TechmapWorker']]],
  ['consumecnf',['consumeCnf',['../d0/d07/classezSAT.html#a1e0b8d1996681881c410fba4df99709f',1,'ezSAT::consumeCnf()'],['../d0/d07/classezSAT.html#ab78ed5bb30be1af7881e1fd72b9dc93f',1,'ezSAT::consumeCnf(std::vector&lt; std::vector&lt; int &gt;&gt; &amp;cnf)']]],
  ['contains',['contains',['../db/d68/structAST_1_1AstNode.html#a26a0dbe78832f0f9803b4d55e0cad2d8',1,'AST::AstNode']]],
  ['convertbigunsignedtoprimitiveaccess',['convertBigUnsignedToPrimitiveAccess',['../d8/d66/BigInteger_8cc.html#a96741d68d18c9847cc65eeb8761d7497',1,'BigInteger.cc']]],
  ['converttoprimitive',['convertToPrimitive',['../d0/d5b/classBigUnsigned.html#aebf50beed4853376d04b8a7909f783dd',1,'BigUnsigned']]],
  ['converttosignedprimitive',['convertToSignedPrimitive',['../d7/d68/classBigInteger.html#ae1c9a623319c35cbae8db57ffb902209',1,'BigInteger::convertToSignedPrimitive()'],['../d0/d5b/classBigUnsigned.html#abec1af72377be4ae44b8a92d49dfc26e',1,'BigUnsigned::convertToSignedPrimitive()']]],
  ['converttounsignedprimitive',['convertToUnsignedPrimitive',['../d7/d68/classBigInteger.html#ac5387861d71b7917c5a849d2006eef40',1,'BigInteger']]],
  ['copy',['copy',['../d0/dbf/structSigMap.html#ac07e46ba6cd137727adf1b04efe0fd88',1,'SigMap::copy()'],['../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2',1,'Minisat::copy(const T &amp;from, T &amp;to)'],['../d6/d0b/namespaceMinisat.html#a7d618d6cc2141b74642a4efb14032ebe',1,'Minisat::copy(const vec&lt; T &gt; &amp;from, vec&lt; T &gt; &amp;to, bool append=false)']]],
  ['copy_5ffrom_5fcell',['copy_from_cell',['../dd/d2c/structFsmData.html#aae64f16a41b5533cefe404214cd540e1',1,'FsmData']]],
  ['copy_5fto_5fcell',['copy_to_cell',['../dd/d2c/structFsmData.html#ad445019522376943dd5d574b20632a19',1,'FsmData']]],
  ['copypass',['CopyPass',['../d6/dc4/structCopyPass.html#ab984fea0c87699a2fe80612dc69ae6b6',1,'CopyPass']]],
  ['copyto',['copyTo',['../d9/d49/classMinisat_1_1IntMap.html#a1bf9ef607345d53beddbc35428f64a35',1,'Minisat::IntMap::copyTo()'],['../de/dcd/classMinisat_1_1vec.html#ac8b055b397efde16ea0552d75f3948f0',1,'Minisat::vec::copyTo()']]],
  ['cost',['cost',['../de/d49/structMinisat_1_1SimpSolver_1_1ElimLt.html#a7d4f9f7c832feab90ebd89a386c54723',1,'Minisat::SimpSolver::ElimLt']]],
  ['count_5fbit_5fusers',['count_bit_users',['../dc/db8/structAlumaccWorker.html#a8a23454e48374bd1706804709d40d99c',1,'AlumaccWorker']]],
  ['count_5fid',['count_id',['../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46',1,'RTLIL::Module']]],
  ['count_5fnontrivial_5fwire_5fattrs',['count_nontrivial_wire_attrs',['../df/d0e/structWreduceWorker.html#a85a11cdd51d44d96ebc211afe6775ab2',1,'WreduceWorker::count_nontrivial_wire_attrs()'],['../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7',1,'count_nontrivial_wire_attrs():&#160;opt_clean.cc']]],
  ['countbitusage',['CountBitUsage',['../de/d06/structCountBitUsage.html#aacfb9d3058798e299bcb6ab6bef264b2',1,'CountBitUsage']]],
  ['coverpass',['CoverPass',['../d5/da5/structCoverPass.html#af9a3fe9657035e8f36a942e45f3b6d09',1,'CoverPass']]],
  ['cputime',['cpuTime',['../d6/d0b/namespaceMinisat.html#a3043511325284e821a9d8e4f8870c9e1',1,'Minisat']]],
  ['create_5fand_5fcell',['create_and_cell',['../d4/d9f/liberty_8cc.html#a3a9cb28d376dde63d107b78049e8ee33',1,'liberty.cc']]],
  ['create_5fcurrent_5fset',['create_current_set',['../d5/d3f/structFsmExpand.html#ac341f53d8b25330cbe37ced7a8246db3',1,'FsmExpand']]],
  ['create_5fdff_5fdq_5fmap',['create_dff_dq_map',['../d4/d9f/expose_8cc.html#a5400013a54f2bb70750e0659757f0de1',1,'expose.cc']]],
  ['create_5fff',['create_ff',['../d4/d9f/liberty_8cc.html#a5f04d0a09db1ba9e46703f4e53cdbbd0',1,'liberty.cc']]],
  ['create_5fgold_5fmodule',['create_gold_module',['../d3/df6/test__cell_8cc.html#a80927c3858202ef436706e3c7b653c5e',1,'test_cell.cc']]],
  ['create_5finv_5fcell',['create_inv_cell',['../d4/d9f/liberty_8cc.html#a5dfc252669472850e93f76dedfce7538',1,'liberty.cc']]],
  ['create_5flatch',['create_latch',['../d4/d9f/liberty_8cc.html#a175458ece991b5ff6096a319202e1464',1,'liberty.cc']]],
  ['create_5fmiter_5fequiv',['create_miter_equiv',['../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7',1,'miter.cc']]],
  ['create_5for_5fcell',['create_or_cell',['../d4/d9f/liberty_8cc.html#a19560dea4c163f093b506837e4d3f80b',1,'liberty.cc']]],
  ['create_5fprompt',['create_prompt',['../da/daf/yosys_8cc.html#ae3e16ec6265aa973f289cdc58e8cfa65',1,'create_prompt(RTLIL::Design *design, int recursion_counter):&#160;yosys.cc'],['../d6/d81/yosys_8h.html#ae3e16ec6265aa973f289cdc58e8cfa65',1,'create_prompt(RTLIL::Design *design, int recursion_counter):&#160;yosys.cc']]],
  ['create_5fxor_5fcell',['create_xor_cell',['../d4/d9f/liberty_8cc.html#a567388952f5ffb02b5cd402611222aa1',1,'liberty.cc']]],
  ['createconnection',['createConnection',['../d3/da9/classSubCircuit_1_1Graph.html#af2cc315b24b29b093da14c7aac74a2c6',1,'SubCircuit::Graph::createConnection(std::string fromNodeId, std::string fromPortId, int fromBit, std::string toNodeId, std::string toPortId, int toBit, int width=1)'],['../d3/da9/classSubCircuit_1_1Graph.html#a0d648a0f0c4bbc47d0948b604d94b672',1,'SubCircuit::Graph::createConnection(std::string fromNodeId, std::string fromPortId, std::string toNodeId, std::string toPortId)']]],
  ['createconstant',['createConstant',['../d3/da9/classSubCircuit_1_1Graph.html#a8df4e77c1135f36376e17e8d1bc32441',1,'SubCircuit::Graph::createConstant(std::string toNodeId, std::string toPortId, int toBit, int constValue)'],['../d3/da9/classSubCircuit_1_1Graph.html#afecf96a597ac9dadb559d1d9cf093aa4',1,'SubCircuit::Graph::createConstant(std::string toNodeId, std::string toPortId, int constValue)']]],
  ['createnode',['createNode',['../d3/da9/classSubCircuit_1_1Graph.html#a995422279544a64d81e7c67a062caa13',1,'SubCircuit::Graph']]],
  ['createport',['createPort',['../d3/da9/classSubCircuit_1_1Graph.html#a1069ce3b026ee5fac0bae645c9a8a480',1,'SubCircuit::Graph']]],
  ['cstr',['cstr',['../d1/d01/structBlifDumper.html#a9bae079519a88f7d088bf448b1732359',1,'BlifDumper::cstr(RTLIL::IdString id)'],['../d1/d01/structBlifDumper.html#adbd656d19b6b9c2da20e964931ad175b',1,'BlifDumper::cstr(RTLIL::SigBit sig)'],['../d5/d5a/structBtorDumper.html#a1ba8e85fcc83d189c43cc89e5d9da680',1,'BtorDumper::cstr()']]]
];
