<html><body>
<pre>
 
cpldfit:  version J.36                              Xilinx Inc.
                                  Fitter Report
Design Name: pattern_detector_52                 Date:  7-20-2022,  5:45PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
13 /36  ( 36%) 24  /180  ( 13%) 13 /108 ( 12%)   7  /36  ( 19%) 4  /34  ( 12%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          10/18       10/54       21/90       1/17
FB2           3/18        3/54        3/90       0/17
             -----       -----       -----      -----    
             13/36       13/108      24/180      1/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'rstn' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :     2      28
Output        :    1           1    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total      4           4

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 13 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                              Pts   Inps          No.  Type    Use     Mode Rate State
y                                 2     5     FB1_2   41   I/O     O       LOW  FAST RESET

** 12 Buried Nodes **

Signal                            Total Total Loc     Pwr  Reg Init
Name                              Pts   Inps          Mode State
$OpTx$FX_DC$1                     1     2     FB1_10  LOW  
y_OBUF/y_OBUF_RSTF                2     4     FB1_11  LOW  
next_state<2>/next_state<2>_SETF  2     4     FB1_12  LOW  
next_state<0>/next_state<0>_RSTF  2     4     FB1_13  LOW  
next_state<2>                     2     2     FB1_14  LOW  RESET
next_state<1>/next_state<1>_SETF  3     4     FB1_15  LOW  
next_state<1>                     2     2     FB1_16  LOW  RESET
next_state<0>/next_state<0>_SETF  3     6     FB1_17  LOW  
next_state<0>                     2     2     FB1_18  LOW  RESET
current_state<2>                  1     1     FB2_16  LOW  RESET
current_state<1>                  1     1     FB2_17  LOW  RESET
current_state<0>                  1     1     FB2_18  LOW  RESET

** 3 Inputs **

Signal                            Loc     Pin  Pin     Pin     
Name                                      No.  Type    Use     
clk                               FB1_3   43~  GCK/I/O GCK
rstn                              FB2_6   33~  GSR/I/O GSR
x                                 FB2_8   31   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
y                     2       0     0   3     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
$OpTx$FX_DC$1         1       0     0   4     FB1_10  6     I/O     (b)
y_OBUF/y_OBUF_RSTF    2       0     0   3     FB1_11  7     I/O     (b)
next_state<2>/next_state<2>_SETF
                      2       0     0   3     FB1_12  8     I/O     (b)
next_state<0>/next_state<0>_RSTF
                      2       0     0   3     FB1_13  12    I/O     (b)
next_state<2>         2       0     0   3     FB1_14  13    I/O     (b)
next_state<1>/next_state<1>_SETF
                      3       0     0   2     FB1_15  14    I/O     (b)
next_state<1>         2       0     0   3     FB1_16  16    I/O     (b)
next_state<0>/next_state<0>_SETF
                      3       0     0   2     FB1_17  18    I/O     (b)
next_state<0>         2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$1      5: next_state<0>/next_state<0>_RSTF   8: next_state<2>/next_state<2>_SETF 
  2: current_state<0>   6: next_state<0>/next_state<0>_SETF   9: x 
  3: current_state<1>   7: next_state<1>/next_state<1>_SETF  10: y_OBUF/y_OBUF_RSTF 
  4: current_state<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
y                    .XXX....XX.............................. 5
$OpTx$FX_DC$1        ..XX.................................... 2
y_OBUF/y_OBUF_RSTF   .XXX....X............................... 4
next_state<2>/next_state<2>_SETF 
                     .XXX....X............................... 4
next_state<0>/next_state<0>_RSTF 
                     X..X.X.X................................ 4
next_state<2>        X......X................................ 2
next_state<1>/next_state<1>_SETF 
                     .XXX....X............................... 4
next_state<1>        X.....X................................. 2
next_state<0>/next_state<0>_SETF 
                     XXX...XXX............................... 6
next_state<0>        ....XX.................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     
(unused)              0       0     0   5     FB2_2   38    I/O     
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O GSR
(unused)              0       0     0   5     FB2_7   32    I/O     
(unused)              0       0     0   5     FB2_8   31    I/O     I
(unused)              0       0     0   5     FB2_9   30    I/O     
(unused)              0       0     0   5     FB2_10  29    I/O     
(unused)              0       0     0   5     FB2_11  28    I/O     
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     
(unused)              0       0     0   5     FB2_15  21    I/O     
current_state<2>      1       0     0   4     FB2_16  20    I/O     (b)
current_state<1>      1       0     0   4     FB2_17  19    I/O     (b)
current_state<0>      1       0     0   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: next_state<0>      2: next_state<1>      3: next_state<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
current_state<2>     ..X..................................... 1
current_state<1>     .X...................................... 1
current_state<0>     X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$1 <= (current_state(1) AND current_state(2));

FDCPE_current_state0: FDCPE port map (current_state(0),next_state(0),clk,NOT rstn,'0');

FDCPE_current_state1: FDCPE port map (current_state(1),next_state(1),clk,NOT rstn,'0');

FDCPE_current_state2: FDCPE port map (current_state(2),next_state(2),clk,NOT rstn,'0');

FDCPE_next_state0: FDCPE port map (next_state(0),'0','0',next_state(0)/next_state(0)_RSTF,next_state(0)/next_state(0)_SETF);


next_state(0)/next_state(0)_SETF <= ((NOT current_state(1) AND 
	next_state(2)/next_state(2)_SETF)
	OR (NOT x AND next_state(1)/next_state(1)_SETF)
	OR (NOT current_state(0) AND x AND 
	NOT next_state(1)/next_state(1)_SETF AND NOT $OpTx$FX_DC$1));


next_state(0)/next_state(0)_RSTF <= ((NOT current_state(2) AND 
	NOT next_state(0)/next_state(0)_SETF)
	OR (NOT next_state(0)/next_state(0)_SETF AND 
	NOT next_state(2)/next_state(2)_SETF AND NOT $OpTx$FX_DC$1));

FDCPE_next_state1: FDCPE port map (next_state(1),'0','0',next_state_CLR(1),next_state(1)/next_state(1)_SETF);
next_state_CLR(1) <= (NOT next_state(1)/next_state(1)_SETF AND NOT $OpTx$FX_DC$1);


next_state(1)/next_state(1)_SETF <= ((current_state(1) AND NOT current_state(2) AND 
	NOT current_state(0))
	OR (NOT current_state(1) AND current_state(2) AND 
	NOT current_state(0) AND x)
	OR (NOT current_state(1) AND NOT current_state(2) AND 
	current_state(0) AND x));


next_state(2)/next_state(2)_SETF <= ((current_state(1) AND NOT current_state(2) AND 
	current_state(0) AND x)
	OR (NOT current_state(1) AND current_state(2) AND 
	NOT current_state(0) AND NOT x));

FDCPE_next_state2: FDCPE port map (next_state(2),'0','0',next_state_CLR(2),next_state(2)/next_state(2)_SETF);
next_state_CLR(2) <= (NOT next_state(2)/next_state(2)_SETF AND NOT $OpTx$FX_DC$1);

FDCPE_y: FDCPE port map (y,'0','0',NOT y_OBUF/y_OBUF_RSTF,y_PRE);
y_PRE <= (NOT current_state(1) AND current_state(2) AND 
	current_state(0) AND NOT x);


y_OBUF/y_OBUF_RSTF <= ((current_state(1) AND current_state(2))
	OR (current_state(2) AND current_state(0) AND NOT x));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 x                             
 10 TMS                              32 KPR                           
 11 TCK                              33 rstn                          
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 y                             
 20 KPR                              42 KPR                           
 21 KPR                              43 clk                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
