{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,             // Clock signal, positive edge triggered\n    input logic reset,           // Synchronous active high reset\n    input logic [7:0] d,         // 8-bit data input\n    output logic [7:0] q         // 8-bit data output\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}