module pipeline_reg #(
	/* Data Width:
	 * Data input/output bits */
	parameter DATA_WIDTH = 0

)(
	input clock,
	input reset,

	/* Sender Signals */
	input i_data,
	input i_valid,

	/* Receiver Signals */
	output o_data,
	output o_valid
);

	always@(posedge clk or posedge reset) begin
		if(reset) begin
			o_data <= {(WIDTH){1'b0}};
			o_valid <= 1'b0;
		end else begin
			o_data <= i_data;
			o_valid <= i_valid;
		end
	end

endmodule
