{
  "module_name": "clk-mt8188-vdec.c",
  "hash_id": "e0ac0da62ed2ac059b10cee1bced881d7eac7f7afe1b5466b8d2a5acc56c7506",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-vdec.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs vdec0_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x4,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs vdec1_cg_regs = {\n\t.set_ofs = 0x200,\n\t.clr_ofs = 0x204,\n\t.sta_ofs = 0x200,\n};\n\nstatic const struct mtk_gate_regs vdec2_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0xc,\n\t.sta_ofs = 0x8,\n};\n\n#define GATE_VDEC0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vdec0_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_VDEC1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vdec1_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_VDEC2(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vdec2_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate vdec1_clks[] = {\n\t \n\tGATE_VDEC0(CLK_VDEC1_SOC_VDEC, \"vdec1_soc_vdec\", \"top_vdec\", 0),\n\tGATE_VDEC0(CLK_VDEC1_SOC_VDEC_ACTIVE, \"vdec1_soc_vdec_active\", \"top_vdec\", 4),\n\tGATE_VDEC0(CLK_VDEC1_SOC_VDEC_ENG, \"vdec1_soc_vdec_eng\", \"top_vdec\", 8),\n\t \n\tGATE_VDEC1(CLK_VDEC1_SOC_LAT, \"vdec1_soc_lat\", \"top_vdec\", 0),\n\tGATE_VDEC1(CLK_VDEC1_SOC_LAT_ACTIVE, \"vdec1_soc_lat_active\", \"top_vdec\", 4),\n\tGATE_VDEC1(CLK_VDEC1_SOC_LAT_ENG, \"vdec1_soc_lat_eng\", \"top_vdec\", 8),\n\t \n\tGATE_VDEC2(CLK_VDEC1_SOC_LARB1, \"vdec1_soc_larb1\", \"top_vdec\", 0),\n};\n\nstatic const struct mtk_gate vdec2_clks[] = {\n\t \n\tGATE_VDEC0(CLK_VDEC2_VDEC, \"vdec2_vdec\", \"top_vdec\", 0),\n\tGATE_VDEC0(CLK_VDEC2_VDEC_ACTIVE, \"vdec2_vdec_active\", \"top_vdec\", 4),\n\tGATE_VDEC0(CLK_VDEC2_VDEC_ENG, \"vdec2_vdec_eng\", \"top_vdec\", 8),\n\t \n\tGATE_VDEC1(CLK_VDEC2_LAT, \"vdec2_lat\", \"top_vdec\", 0),\n\t \n\tGATE_VDEC2(CLK_VDEC2_LARB1, \"vdec2_larb1\", \"top_vdec\", 0),\n};\n\nstatic const struct mtk_clk_desc vdec1_desc = {\n\t.clks = vdec1_clks,\n\t.num_clks = ARRAY_SIZE(vdec1_clks),\n};\n\nstatic const struct mtk_clk_desc vdec2_desc = {\n\t.clks = vdec2_clks,\n\t.num_clks = ARRAY_SIZE(vdec2_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_vdec[] = {\n\t{ .compatible = \"mediatek,mt8188-vdecsys-soc\", .data = &vdec1_desc },\n\t{ .compatible = \"mediatek,mt8188-vdecsys\", .data = &vdec2_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_vdec);\n\nstatic struct platform_driver clk_mt8188_vdec_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-vdec\",\n\t\t.of_match_table = of_match_clk_mt8188_vdec,\n\t},\n};\n\nmodule_platform_driver(clk_mt8188_vdec_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}