{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751991176913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751991176914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  8 18:12:56 2025 " "Processing started: Tue Jul  8 18:12:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751991176914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1751991176914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1751991176914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1751991177539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1751991177539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/register/pipelineregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/register/pipelineregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-behavior " "Found design unit 1: PipelineRegister-behavior" {  } { { "../Komponenten/Register/PipelineRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineRegister.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189695 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "../Komponenten/Register/PipelineRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineRegister.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/register/pipelinebitregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/register/pipelinebitregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineBitRegister-behavior " "Found design unit 1: PipelineBitRegister-behavior" {  } { { "../Komponenten/Register/PipelineBitRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineBitRegister.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189699 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineBitRegister " "Found entity 1: PipelineBitRegister" {  } { { "../Komponenten/Register/PipelineBitRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineBitRegister.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/register/controlwordregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/register/controlwordregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlWordRegister-arc1 " "Found design unit 1: ControlWordRegister-arc1" {  } { { "../Komponenten/Register/controlwordregister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/controlwordregister.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189702 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlWordRegister " "Found entity 1: ControlWordRegister" {  } { { "../Komponenten/Register/controlwordregister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/controlwordregister.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/ram/single_port_ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/ram/single_port_ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Single_Port_RAM-behavior " "Found design unit 1: Single_Port_RAM-behavior" {  } { { "../Komponenten/RAM/Single_Port_RAM.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/RAM/Single_Port_RAM.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Single_Port_RAM " "Found entity 1: Single_Port_RAM" {  } { { "../Komponenten/RAM/Single_Port_RAM.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/RAM/Single_Port_RAM.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/ram/data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/ram/data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavior " "Found design unit 1: data_memory-behavior" {  } { { "../Komponenten/RAM/data_memory.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/RAM/data_memory.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189707 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../Komponenten/RAM/data_memory.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/RAM/data_memory.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/multiplexer/gen_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/multiplexer/gen_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_mux-behavior " "Found design unit 1: gen_mux-behavior" {  } { { "../Komponenten/Multiplexer/gen_mux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/gen_mux.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189710 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_mux " "Found entity 1: gen_mux" {  } { { "../Komponenten/Multiplexer/gen_mux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/gen_mux.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/multiplexer/fourwaymux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/multiplexer/fourwaymux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourWayMux-fourWayMux_arch " "Found design unit 1: fourWayMux-fourWayMux_arch" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189713 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourWayMux " "Found entity 1: fourWayMux" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/decoder/decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/decoder/decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arc " "Found design unit 1: decoder-arc" {  } { { "../Komponenten/Decoder/decoder.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Decoder/decoder.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189716 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Komponenten/Decoder/decoder.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Decoder/decoder.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/cache/instruction_cache.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/cache/instruction_cache.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache-behavior " "Found design unit 1: instruction_cache-behavior" {  } { { "../Komponenten/Cache/instruction_cache.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Cache/instruction_cache.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189719 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache " "Found entity 1: instruction_cache" {  } { { "../Komponenten/Cache/instruction_cache.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Cache/instruction_cache.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/xor_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/xor_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_alu-xor_alu_arch " "Found design unit 1: xor_alu-xor_alu_arch" {  } { { "../Komponenten/ALU/xor_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/xor_alu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189722 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_alu " "Found entity 1: xor_alu" {  } { { "../Komponenten/ALU/xor_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/xor_alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/sub_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/sub_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_alu-sub_alu_arch " "Found design unit 1: sub_alu-sub_alu_arch" {  } { { "../Komponenten/ALU/sub_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sub_alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189725 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_alu " "Found entity 1: sub_alu" {  } { { "../Komponenten/ALU/sub_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sub_alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/srl_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/srl_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_alu-srl_alu_arch " "Found design unit 1: srl_alu-srl_alu_arch" {  } { { "../Komponenten/ALU/srl_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/srl_alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189728 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_alu " "Found entity 1: srl_alu" {  } { { "../Komponenten/ALU/srl_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/srl_alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/sra_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/sra_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra_alu-sra_alu_arch " "Found design unit 1: sra_alu-sra_alu_arch" {  } { { "../Komponenten/ALU/sra_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sra_alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189730 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra_alu " "Found entity 1: sra_alu" {  } { { "../Komponenten/ALU/sra_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sra_alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/sltu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/sltu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sltu-structure " "Found design unit 1: sltu-structure" {  } { { "../Komponenten/ALU/sltu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sltu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189733 ""} { "Info" "ISGN_ENTITY_NAME" "1 sltu " "Found entity 1: sltu" {  } { { "../Komponenten/ALU/sltu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sltu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/slt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/slt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-structure " "Found design unit 1: slt-structure" {  } { { "../Komponenten/ALU/slt.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/slt.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189736 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "../Komponenten/ALU/slt.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/slt.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/sll_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/sll_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_alu-sll_alu_arch " "Found design unit 1: sll_alu-sll_alu_arch" {  } { { "../Komponenten/ALU/sll_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sll_alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189739 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_alu " "Found entity 1: sll_alu" {  } { { "../Komponenten/ALU/sll_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/sll_alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/or_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/or_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_alu-or_alu_arch " "Found design unit 1: or_alu-or_alu_arch" {  } { { "../Komponenten/ALU/or_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/or_alu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189741 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_alu " "Found entity 1: or_alu" {  } { { "../Komponenten/ALU/or_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/or_alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/my_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/my_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_alu-my_alu_arch " "Found design unit 1: my_alu-my_alu_arch" {  } { { "../Komponenten/ALU/my_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189744 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_alu " "Found entity 1: my_alu" {  } { { "../Komponenten/ALU/my_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/fadd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/fadd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fadd-fadd_arch " "Found design unit 1: fadd-fadd_arch" {  } { { "../Komponenten/ALU/fadd.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/fadd.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189747 ""} { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "../Komponenten/ALU/fadd.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/fadd.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/and_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/and_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_alu-and_alu_arch " "Found design unit 1: and_alu-and_alu_arch" {  } { { "../Komponenten/ALU/and_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/and_alu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189750 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_alu " "Found entity 1: and_alu" {  } { { "../Komponenten/ALU/and_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/and_alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/alu/add_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/alu/add_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_alu-add_alu_arch " "Found design unit 1: add_alu-add_alu_arch" {  } { { "../Komponenten/ALU/add_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/add_alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189753 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_alu " "Found entity 1: add_alu" {  } { { "../Komponenten/ALU/add_alu.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/add_alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/riscv/risc_v.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/riscv/risc_v.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v-risc_v_arch " "Found design unit 1: risc_v-risc_v_arch" {  } { { "../RISCV/risc_v.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/risc_v.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189756 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v " "Found entity 1: risc_v" {  } { { "../RISCV/risc_v.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/risc_v.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/packages/util_asm_package.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/test/documents/vs code/ralab/packages/util_asm_package.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util_asm_package " "Found design unit 1: util_asm_package" {  } { { "../Packages/Util_Asm_Package.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Packages/Util_Asm_Package.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189760 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util_asm_package-body " "Found design unit 2: util_asm_package-body" {  } { { "../Packages/Util_Asm_Package.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Packages/Util_Asm_Package.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/packages/types.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/vs code/ralab/packages/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "../Packages/types.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Packages/types.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/packages/type_packages.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/vs code/ralab/packages/type_packages.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types_package " "Found design unit 1: types_package" {  } { { "../Packages/type_packages.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Packages/type_packages.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/packages/constant_package.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/vs code/ralab/packages/constant_package.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_package " "Found design unit 1: constant_package" {  } { { "../Packages/constant_package.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Packages/constant_package.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/signextender/signextension.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/signextender/signextension.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtension-arc " "Found design unit 1: signExtension-arc" {  } { { "../Komponenten/SignExtender/signExtension.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/SignExtender/signExtension.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189773 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtension " "Found entity 1: signExtension" {  } { { "../Komponenten/SignExtender/signExtension.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/SignExtender/signExtension.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/sevsegdecoder/hex_7seg_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/sevsegdecoder/hex_7seg_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg_decoder-behavioral " "Found design unit 1: hex_7seg_decoder-behavioral" {  } { { "../Komponenten/sevSegDecoder/hex_7seg_decoder.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/sevSegDecoder/hex_7seg_decoder.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189776 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg_decoder " "Found entity 1: hex_7seg_decoder" {  } { { "../Komponenten/sevSegDecoder/hex_7seg_decoder.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/sevSegDecoder/hex_7seg_decoder.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/riscv/riubs_only_risc_v.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/riscv/riubs_only_risc_v.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riubs_only_RISC_V-structure " "Found design unit 1: riubs_only_RISC_V-structure" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189781 ""} { "Info" "ISGN_ENTITY_NAME" "1 riubs_only_RISC_V " "Found entity 1: riubs_only_RISC_V" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/registerfile/register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/registerfile/register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "../Komponenten/Registerfile/Register_File.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Registerfile/Register_File.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189785 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Komponenten/Registerfile/Register_File.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Registerfile/Register_File.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/vs code/ralab/komponenten/registerfile/addressable_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/vs code/ralab/komponenten/registerfile/addressable_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressable_register-behavior " "Found design unit 1: addressable_register-behavior" {  } { { "../Komponenten/Registerfile/Addressable_Register.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Registerfile/Addressable_Register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189789 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressable_register " "Found entity 1: addressable_register" {  } { { "../Komponenten/Registerfile/Addressable_Register.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Registerfile/Addressable_Register.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751991189789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751991189789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v " "Elaborating entity \"risc_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1751991189885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riubs_only_RISC_V riubs_only_RISC_V:riubs_inst " "Elaborating entity \"riubs_only_RISC_V\" for hierarchy \"riubs_only_RISC_V:riubs_inst\"" {  } { { "../RISCV/risc_v.vhdl" "riubs_inst" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/risc_v.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991190945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 riubs_only_RISC_V.vhdl(48) " "Verilog HDL or VHDL warning at riubs_only_RISC_V.vhdl(48): object \"funct7\" assigned a value but never read" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1751991191205 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct3 riubs_only_RISC_V.vhdl(49) " "Verilog HDL or VHDL warning at riubs_only_RISC_V.vhdl(49): object \"funct3\" assigned a value but never read" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1751991191205 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[0\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192223 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[1\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192223 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[2\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192223 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[3\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[4\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[5\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[6\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[7\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[8\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[9\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[10\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192224 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[11\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[12\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[13\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[14\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[15\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[16\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[17\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192225 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[18\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[19\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[20\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[21\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[22\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[23\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[24\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[25\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[26\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192226 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[27\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192227 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[28\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192227 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[29\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192227 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[30\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192227 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] riubs_only_RISC_V.vhdl(197) " "Inferred latch for \"immediate\[31\]\" at riubs_only_RISC_V.vhdl(197)" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991192227 "|risc_v|riubs_only_RISC_V:riubs_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourWayMux riubs_only_RISC_V:riubs_inst\|fourWayMux:pc_select_mux " "Elaborating entity \"fourWayMux\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|fourWayMux:pc_select_mux\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "pc_select_mux" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991193958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[0\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[0\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193959 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[1\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[1\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193959 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[2\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[2\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[3\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[3\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[4\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[4\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[5\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[5\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[6\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[6\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[7\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[7\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[8\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[8\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[9\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[9\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[10\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[10\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[11\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[11\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[12\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[12\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[13\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[13\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[14\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[14\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[15\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[15\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[16\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[16\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[17\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[17\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[18\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[18\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[19\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[19\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[20\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[20\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[21\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[21\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[22\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[22\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[23\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[23\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[24\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[24\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[25\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[25\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[26\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[26\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[27\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[27\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193960 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[28\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[28\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193961 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[29\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[29\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193961 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[30\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[30\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193961 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[31\] fourWayMux.vhdl(16) " "Inferred latch for \"po\[31\]\" at fourWayMux.vhdl(16)" {  } { { "../Komponenten/Multiplexer/fourWayMux.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Multiplexer/fourWayMux.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1751991193961 "|risc_v|riubs_only_RISC_V:riubs_inst|fourWayMux:pc_select_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_alu riubs_only_RISC_V:riubs_inst\|add_alu:pc_adder " "Elaborating entity \"add_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|add_alu:pc_adder\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "pc_adder" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991193963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd riubs_only_RISC_V:riubs_inst\|add_alu:pc_adder\|fadd:\\add_net:0:adder " "Elaborating entity \"fadd\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|add_alu:pc_adder\|fadd:\\add_net:0:adder\"" {  } { { "../Komponenten/ALU/add_alu.vhdl" "\\add_net:0:adder" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/add_alu.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991193966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister riubs_only_RISC_V:riubs_inst\|PipelineRegister:pc_register " "Elaborating entity \"PipelineRegister\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|PipelineRegister:pc_register\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "pc_register" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991193990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pi_stall PipelineRegister.vhdl(29) " "VHDL Process Statement warning at PipelineRegister.vhdl(29): signal \"pi_stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Komponenten/Register/PipelineRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineRegister.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1751991193991 "|risc_v|riubs_only_RISC_V:riubs_inst|PipelineRegister:pc_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache riubs_only_RISC_V:riubs_inst\|instruction_cache:instruction_cache_inst " "Elaborating entity \"instruction_cache\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|instruction_cache:instruction_cache_inst\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "instruction_cache_inst" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991193993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder riubs_only_RISC_V:riubs_inst\|decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|decoder:decoder_inst\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "decoder_inst" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtension riubs_only_RISC_V:riubs_inst\|signExtension:signextender_inst " "Elaborating entity \"signExtension\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|signExtension:signextender_inst\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "signextender_inst" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlWordRegister riubs_only_RISC_V:riubs_inst\|ControlWordRegister:execute_register_cw " "Elaborating entity \"ControlWordRegister\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|ControlWordRegister:execute_register_cw\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "execute_register_cw" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pi_stall controlwordregister.vhdl(41) " "VHDL Process Statement warning at controlwordregister.vhdl(41): signal \"pi_stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Komponenten/Register/controlwordregister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/controlwordregister.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1751991194185 "|risc_v|riubs_only_RISC_V:riubs_inst|ControlWordRegister:execute_register_cw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister riubs_only_RISC_V:riubs_inst\|PipelineRegister:execute_register_d " "Elaborating entity \"PipelineRegister\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|PipelineRegister:execute_register_d\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "execute_register_d" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194188 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pi_stall PipelineRegister.vhdl(29) " "VHDL Process Statement warning at PipelineRegister.vhdl(29): signal \"pi_stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Komponenten/Register/PipelineRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineRegister.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1751991194189 "|risc_v|riubs_only_RISC_V:riubs_inst|PipelineRegister:execute_register_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister riubs_only_RISC_V:riubs_inst\|PipelineRegister:execute_register_byp_sel_1 " "Elaborating entity \"PipelineRegister\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|PipelineRegister:execute_register_byp_sel_1\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "execute_register_byp_sel_1" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pi_stall PipelineRegister.vhdl(29) " "VHDL Process Statement warning at PipelineRegister.vhdl(29): signal \"pi_stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Komponenten/Register/PipelineRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineRegister.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1751991194193 "|risc_v|riubs_only_RISC_V:riubs_inst|PipelineRegister:execute_register_byp_sel_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux riubs_only_RISC_V:riubs_inst\|gen_mux:mux_alu_oba " "Elaborating entity \"gen_mux\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|gen_mux:mux_alu_oba\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "mux_alu_oba" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu " "Elaborating entity \"my_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "alu" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|and_alu:and_alu_inst " "Elaborating entity \"and_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|and_alu:and_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "and_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|or_alu:or_alu_inst " "Elaborating entity \"or_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|or_alu:or_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "or_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|xor_alu:xor_alu_inst " "Elaborating entity \"xor_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|xor_alu:xor_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "xor_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sll_alu:sll_alu_inst " "Elaborating entity \"sll_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sll_alu:sll_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "sll_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|srl_alu:srl_alu_inst " "Elaborating entity \"srl_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|srl_alu:srl_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "srl_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sra_alu:sra_alu_inst " "Elaborating entity \"sra_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sra_alu:sra_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "sra_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_alu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sub_alu:sub_alu_inst " "Elaborating entity \"sub_alu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sub_alu:sub_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "sub_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt riubs_only_RISC_V:riubs_inst\|my_alu:alu\|slt:slt_alu_inst " "Elaborating entity \"slt\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|slt:slt_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "slt_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sltu riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sltu:sltu_alu_inst " "Elaborating entity \"sltu\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|my_alu:alu\|sltu:sltu_alu_inst\"" {  } { { "../Komponenten/ALU/my_alu.vhdl" "sltu_alu_inst" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/ALU/my_alu.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineBitRegister riubs_only_RISC_V:riubs_inst\|PipelineBitRegister:mem_register_b_sel " "Elaborating entity \"PipelineBitRegister\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|PipelineBitRegister:mem_register_b_sel\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "mem_register_b_sel" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pi_stall PipelineBitRegister.vhdl(26) " "VHDL Process Statement warning at PipelineBitRegister.vhdl(26): signal \"pi_stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Komponenten/Register/PipelineBitRegister.vhdl" "" { Text "C:/Users/test/Documents/VS Code/ralab/Komponenten/Register/PipelineBitRegister.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1751991194434 "|risc_v|riubs_only_RISC_V:riubs_inst|PipelineBitRegister:mem_register_b_sel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory riubs_only_RISC_V:riubs_inst\|data_memory:main_memory " "Elaborating entity \"data_memory\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|data_memory:main_memory\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "main_memory" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991194447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file riubs_only_RISC_V:riubs_inst\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"riubs_only_RISC_V:riubs_inst\|register_file:reg_file\"" {  } { { "../RISCV/riubs_only_RISC_V.vhdl" "reg_file" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/riubs_only_RISC_V.vhdl" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991294849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg_decoder hex_7seg_decoder:\\gen_decoder:0:decoder_inst " "Elaborating entity \"hex_7seg_decoder\" for hierarchy \"hex_7seg_decoder:\\gen_decoder:0:decoder_inst\"" {  } { { "../RISCV/risc_v.vhdl" "\\gen_decoder:0:decoder_inst" { Text "C:/Users/test/Documents/VS Code/ralab/RISCV/risc_v.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751991295099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5550 " "Peak virtual memory: 5550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751991309932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  8 18:15:09 2025 " "Processing ended: Tue Jul  8 18:15:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751991309932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751991309932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751991309932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1751991309932 ""}
